Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



32

SH7705 Group

Hardware Manual

Renesas 32-Bit RISC
Microcomputer
SuperH[™] RISC engine Family/
SH7700 Series



Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family/SH7700 S

SH7705 Group

Hardware Manual



Renesas Technology Corp. product best suited to the customer's application; they do convey any license under any intellectual property rights, or any other rights, belong Renesas Technology Corp. or a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringem third-party's rights, originating in the use of any product data, diagrams, charts, pro-

1. These materials are intended as a reference to assist our customers in the selection of

Notes regarding diese materials

- algorithms, or circuit application examples contained in these materials. 3. All information contained in these materials, including product data, diagrams, char programs and algorithms represents information on products at the time of publication materials, and are subject to change by Renesas Technology Corp. without notice d
 - product improvements or other reasons. It is therefore recommended that customer Renesas Technology Corp. or an authorized Renesas Technology Corp. product dis the latest product information before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographica Renesas Technology Corp. assumes no responsibility for any damage, liability, or of rising from these inaccuracies or errors.
 - Please also pay attention to information published by Renesas Technology Corp. by means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
 - 4. When using any or all of the information contained in these materials, including pro diagrams, charts, programs, and algorithms, please be sure to evaluate all information system before making a final decision on the applicability of the information and pr Renesas Technology Corp. assumes no responsibility for any damage, liability or of resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for us device or system that is used under circumstances in which human life is potentially Please contact Renesas Technology Corp. or an authorized Renesas Technology Co distributor when considering the use of a product contained herein for any specific such as apparatus or systems for transportation, vehicular, medical, aerospace, nucl

6. The prior written approval of Renesas Technology Corp. is necessary to reprint or r

7. If these products or technologies are subject to the Japanese export control restriction must be exported under a license from the Japanese government and cannot be important

8. Please contact Renesas Technology Corp. for further details on these materials or the

Any diversion or reexport contrary to the export control laws and regulations of Jap

contained therein.

country other than the approved destination.

the country of destination is prohibited.

undersea repeater use.

Rev. 2.00, 09/03, page iv of xlvi

whole or in part these materials.

2. Treatment of Unused Input Pins

Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. It are in their open states, intermediate levels are induced by noise in the vicinity through current flows internally, and a malfunction may occur.

3. Processing before Initialization

When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied through chip and a low level is input on the reset pin. During the period where the star undefined, the register settings and the output state of each pin are also undefi your system so that it does not malfunction because of processing while it is in undefined state. For those products which have a reset function, reset the LSI

4. Prohibition of Access to Undefined or Reserved Addresses

after the power supply has been turned on.

Note:

Access to undefined or reserved addresses is prohibited. The undefined or reserved addresses may be used to expand functions, or test may have been be allocated to these addresses. Do not access these registers; operation is not guaranteed if they are accessed.

Rev. 2.00, 09/03,

- Overview
- 6. Description of Functional Modules
 - CPU and System-Control Modules
 - On-Chip Peripheral Modules
 - The configuration of the functional description of each module differs accor module. However, the generic style includes the following items:
 - i) Feature
 - ii) Input/Output Pin
 - iii) Register Description
 - iv) Operation
 - v) Usage Note

When designing an application system that includes this LSI, take notes into account. It section includes notes in relation to the descriptions given, and usage notes are given, as the final part of each section.

- 7. List of Registers
- 8. Electrical Characteristics
- 9. Appendix
- 10. Index

Rev. 2.00, 09/03, page vi of xlvi

microcomputers.

Objective: This manual was written to explain the hardware functions and electrical characteristics of the SH7705 MCU to the above users.

Refer to the SH-3/SH-3E/SH3-DSP Programming Manual for a detailed of the instruction set.

Notes on reading this manual:

Product names
 The following products are covered in this manual.

Product Classifications and Abbreviations

Basic Classification	Product Code
SH7705	HD6417705

• In order to understand the overall functions of the chip

Read the manual according to the contents. This manual can be roughly categorized.

on the CPU, system control functions, peripheral functions and electrical character

 In order to understand the details of the CPU's functions Read the SH-3/SH-3E/SH3-DSP Programming Manual.

Rev. 2.00, 09/03, p

Related Manuals:	The latest versions of all related manuals are available from our w
	Please ensure you have the latest versions of all documents you re

http://www.renesas.com/eng/

SH7705 manuals:

Manual Title	ADE No
SH7705 Hardware Manual	This ma
SH-3/SH-3E/SH3-DSP Programming Manual	ADE-60
Users manuals for development tools:	
Manual Title	ADE No

ADE-70

ADE-70

ADE-70

ADE-70

ADE-70

ī
Manual Title
SH Series C/C++ Compiler, Assemb
Manual

Manual Title
SH Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's

Embedded Workshop User's Manual

SH Series Simulator/Debugger (for Windows) User's Manual

SH Series Embedded Workshop, Debugging Interface Tutorial

SH Series Simulator/Debugger (for UNIX) User's Manual

bps bit per second BSC Bus State Controller CCN Cache Memory Controller CMT Compare Match Timer CPG Clock Pulse Generator CPU Central Processing Unit **DMAC** Direct Memory Access Controller Elementary Time Unit etu First-In First-Out **FIFO** High Impedance Hi-Z User Debugging Interface UDI Interrupt Controller **INTC** IrDA Infrared Data Association JTAG Joint Test Action Group **LQFP** Low Profile QFP LRU Least Recently Used LSB Least Significant Bit MMU Memory Management Unit MPX Multiplex MSB Most Significant Bit PC **Program Counter** PFC Pin Function Controller Phase Locked Loop PLL PWM Pulse Width Modulation Random Access Memory RAM Reduced Instruction Set Computer RISC ROM Read Only Memory Realtime Clock RTC Serial Communication Interface with FIFO SCIF

Rev. 2.00, 09/03, p

USB Universal Serial Bus WDT Watchdog Timer

Rev. 2.00, 09/03, page x of xlvi

	143	F15	TDO/PTF5	0 / I/O	Test data outpinput/output p
	144	F14	ASEBRKAK/ PTF6	0 / I/O	ASE break ac (UDI) / input/c
	145	E17	ASEMD0*2*7/ PTF7	I / I/O	ASE mode (U
	195	C6	RESETP*6	ı	Power-on res
	Notes	s: 6. P	ull-up MOS co	nnected.	
105	Desci	ription a	amended		
				o invalid	ate the add
107	Desci	ription I	argely revised		
108	Desci	ription a	added		
117	Note	*3 ame	ended		
	-	•	•	J	
	107	144 145 195 Notes 7. Th (PFC) 105 Desci 107 Desci 108 Desci 117 Note Note:	144 F14 145 E17 195 C6 Notes: 6. P 7. The pull-t (PFC) is use 105 Description a This oper specification 107 Description I 108 Description a Note *3 ame Note: 3. If a	144 F14 ASEBRKAK/ PTF6 145 E17 ASEMD0*2**7/ PTF7 195 C6 RESETP*6 Notes: 6. Pull-up MOS contours of (PFC) is used to select other (PFC) is used to select other specification for a cache. 107 Description largely revised 108 Description added 117 Note *3 amended Note: 3. If an interrupt is accordance.	144 F14 ASEBRKAK/ O / I/O PTF6 145 E17 ASEMDO*2**/ I / I/O PTF7 195 C6 RESETP*6 I Notes: 6. Pull-up MOS connected. 7. The pull-up MOS turns on if the (PFC) is used to select other function. 105 Description amended This operation is used to invalid specification for a cache. 107 Description largely revised 108 Description added

FP-

139

140

141

142

208C

TBP-

208A

G15

G14

F17

F16

Pin Name

TDI*7/PTG0

TCK*7/PTG1

TMS*7/PTG2

TRST*1 *7/PTG3 I/I/O

I/O

1/1/0

1 / 1/0

1/1/0

Description

Test data inpu

input/output p

Test clock (UI

Test mode se input/output p

Test reset (UI port G

port G

Rev. 2.00, 09/03, p

		SCIF : ADC : USB : TMU :	Direct memor Serial commu A/D converter USB interface Timer pulse u 16-bit timer p	e ınit	roller ace (with FIF	-O)
6.4.6 Interrupt Exception Handling and Priority	140		t number		ded for	interrupt source ⁻
Table 6.4 Interrupt Exception Handling Sources and Priority (IRQ Mode)						
7.4.2 CSn Space Bus	160	Bits 14	to 12 de	scription	added	
Control Register (CSnBCR) (n = 0, 2, 3, 4, 5A, 5B, 6A, 6B)		Note: SDRAM can be specified only in area 2 ar SDRAM is connected to only one area, SDRAM specified for area 3. In this case area 2 should be as normal space.				
	161	Note 5	added			
		for the	CS3 spa		er to the	ve mode can only explanation of ther.)
7.4.5 Refresh Timer	177	Bits 31	to 18 de	scription	amend	ed
Control/Status Register (RTCSR)		Bit	Bit Name	Initial Value	R/W	Description
		31 to 8		0	R	Reserved
7.4.6 Refresh Timer	179	Bits 31	to 18 de	scription	amend	ed
Counter (RTCNT)		Bit	Bit Name	Initial Value	R/W	Description
		31 to 8		0	R	Reserved

Legend:

TMU —

Control Registers (CHCR)		00: Fixed destination address (setting prohibited in 16-byte transfer)
	245	Bits 13, 12 description amended
_		00: Fixed source address (setting prohibited in 16-byte transfer)
8.4.3 Channel Priority Round-Robin Mode	258	····· The priority of round-robin mode is CH0 > CCH3 immediately after a reset.
		When the round-robin mode is specified, cycle- and burst mode should not be mixed among the for multiple channels.
8.4.4 DMA Transfer Types	262	Figure amended
Address Modes		скю ПППППП
Figure 8.6 Example of DMA Transfer Timing in Dual Mode (Source: Ordinary Memory,		A25 to A0 Transfer source Address Transfer destination Address
Destination: Ordinary Memory)		D31 to D0
		RD Wen
		Data read cycle (1st cycle) Data write cycle (2nd cycle)
Bus Mode and channel Priority Order	266	Description largely revised
8.5 Precautions	270	Newly added

bits 15, 14 description amended

6.3.4 DIVIA CHAIITE

RENESAS

Rev. 2.00, 09/03, pa

		watchdog manual r successi	of is selected using bits CKS2 to Ckg timer counter overflow occurs, reseset, the LSI will generate two maron. This will not affect its operation the state of the STATUS pin.	sultin nual r	
11.6.1 Transition to	301	Descripti	on amended		
Module Standby Function			tion can be used to reduce the pov rmal mode and sleep mode.	ver c	
16.5 SCIF Interrupt Sources and DMAC	427	Table an	nended		
		Interrupt	Book to the co	D 144	
Table 16.4 SCIF Interrupt		Source	Description	DMA	
Sources		ERI	Interrupt initiated by receive error flag (ER) or break flag (BRK)	Not	
		RXI	Interrupt initiated by receive FIFO data full flag (RDF) or receive data ready (DR)	Poss	
		TXI	Interrupt initiated by transmit FIFO data empty flag (TDFE) or transmit data stop flag (TSF)	Poss	
18.1 Features	437	Descripti	on amended		
			C (USB device controller) conform nsceiver process USB protocol auto	_	
19.2.7 Port F Control	489	Note *2	added to Bits 15 and 14		
Register (PFCR)		Note 2. Pull-up MOS on.			

Rev. 2.00, 09/03, page xiv of xlvi

491

19.2.9 Port G Control

Register (PGCR)



Note 2. Pull-up MOS on. Note *2 added to Bits 7 to 0

Note 2. Pull-up MOS on.

			LDC Rm,R3_BANK	4	BSR label
			LDC Rm,R4_BANK	4	BSRF Rm
			LDC Rm,R5_BANK	4	JSR @Rm
			LDC Rm,R6_BANK	4	
			LDC Rm,R7_BANK	4	_
23.2 I	nput/Output Pins	569	Note * added		
					ns on if the pin fund elect other function
23.3.3 Boundary Scan 570 Register (SDBSR)		570	Description amend	ded	
			SDBSR is a 385-b controlling the input	•	ister, located on the ins of this LSI.
23.5.2	Points for Attention	582	Item 7 added unde	er "23.5.2	Points for Attention'
			The MD[2:0] pin st during normal ope	nould be s ration, and	perate during bound et to the clock mod d EXTAL and CKIO ge specified in the (

592

24.1 Register Addresses

order of the corresponding

(by functional module, in

section numbers)

amended to 8/32

Generator (CPG) section.

crystal oscillator, PLL1, and PLL2.

OR.B #imm,@(R0,GBR)

XOR.B #imm,@(R0,GBR) 3

4

TAS.B @Rn TST.B #imm,@(R0,GBR)

LDC Rm.SR

LDC Rm.GBR

LDC Rm.VBR

LDC Rm,SSR

LDC Rm.SPC

LDC Rm.R0 BANK

LDC Rm,R1_BANK

LDC Rm,R2 BANK

LDC.L @Rm+,R2_BANK LDC.L @Rm+.R3 BANK

LDC.L @Rm+,R4_BANK

LDC.L @Rm+,R5_BANK LDC.L @Rm+,R6_BANK

LDC.L @Rm+.R7 BANK

LDC.L @Rn+,MOD

LDC.L @Rn+,RS

LDC.L @Rn+.RE

LDC Rn.MOD

LDC Rn.RS

LDC Rn,RE BSR label

As during normal operation, the boundary scan be performed after allowing sufficient settling tir


Access size of EP1 data register and EP2 data

 $V_{CC} = V_{CC}$ -PLL1 = V_{CC} -PLL2 = 1.4 to 1.6 V, AV_{CC} Table 25.6 Control Signal 3.6 V, $V_{SS}Q = V_{SS} = V_{SS}$ -RTC = V_{SS} -USB = V_{SS} -**Timing** PLL2 = $AV_{SS} = 0 \text{ V}$, $T_a = -20 \text{ to } 75^{\circ}\text{C}$, Clock mod 0/1/2/4/5/6/7) Note *1 amended Note: 1. RESETP, RESETM, NMI, and IRQ5 to asynchronous. Figure 25.15 Pin Drive 638 Figure amended Timing at Standby Standby mode Normal mode tstn STATUS 0 STATUS 1 25.3.4 Basic Timing 640 Note *2 added Figure 25.16 Basic Bus Cycle (No Wait) WEn*2 t_{WDH1} D31 to D0 t_{WDH4} Notes: 1. DACKn is a waveform when active-low is specified. 2. Output timing is the same when reading byte-selection SRAM. 641 Figure 25.17 Basic Bus Note *2 added Cycle (One Software Wait) t_{WED} WEn*2 D31 to D0 Notes: 1. DACKn is a waveform when active-low is specified. 2. Output timing is the same when reading byte-selection SRAM

(Conditions: $V_{CC}Q = V_{CC}-RTC = V_{CC}-USB = 3.0 t$

RENESAS

Rev. 2.00, 09/03, page xvi of xlvi



RESETM I

I

[6:0]

Note: 13. The values of PTJ6, PTJ1, and PTJ0 of power-on reset and after the power-on reset state released. They conform to the port J data register after being switched to port status by the pin function (PFC).

	During Power-On	After Power-On		
	Reset	PTD5/NF = 1	PT	
PTJ6/NF	1	0	1	
PTJ1/NF	1	1	0	
PTJ0/NF	1	0	1	

	2.1.1	Processing States					
	2.1.2	Processing Modes					
2.2	Memo	ry Map					
	2.2.1	Logical Address Space					
	2.2.2	External Memory Space					
2.3	Regist	er Descriptions					
	2.3.1	General Registers					
	2.3.2	System Registers					
	2.3.3	Program Counter					
	2.3.4	Control Registers					
2.4	Data F	Formats					
	2.4.1	Register Data Format					
	2.4.2	Memory Data Formats					
2.5	Featur	Features of CPU Core Instructions					
	2.5.1	Instruction Execution Method					
	2.5.2	CPU Instruction Addressing Modes					
	2.5.3	CPU Instruction Formats					
2.6	Instruc	etion Set					
	2.6.1	CPU Instruction Set Based on Functions					
	2.6.2	Operation Code Map					
Sect	tion 3	Memory Management Unit (MMU)					
3.1	Role o	f MMU					
	3.1.1	MMU of This LSI					
3.2	Regist	er Descriptions					
	3.2.1						
	3.2.2	Page Table Entry Register Low (PTEL)					

3.2.3

3.2.4

3.3.1

3.3

Translation Table Base Register (TTB).....

MMU Control Register (MMUCR).....

Configuration of the TLB

RENESAS

Rev. 2.00, 09/03, pa

TLB Functions

	3.5.3 TLB Invalid Exception
	3.5.4 Initial Page Write Exception
3.6	Memory-Mapped TLB
	3.6.1 Address Array
	3.6.2 Data Array
	3.6.3 Usage Examples
3.7	Usage Note
Secti	ion 4 Cache
4.1	Features
	4.1.1 Cache Structure
4.2	Register Descriptions
	4.2.1 Cache Control Register 1 (CCR1)
	4.2.2 Cache Control Register 2 (CCR2)
	4.2.3 Cache Control Register 3 (CCR3)
4.3	Operation
	4.3.1 Searching the Cache
	4.3.2 Read Access
	4.3.3 Prefetch Operation
	4.3.4 Write Access
	4.3.5 Write-Back Buffer
	4.3.6 Coherency of Cache and External Memory
4.4	Memory-Mapped Cache
	4.4.1 Address Array
	4.4.2 Data Array
	4.4.3 Usage Examples
4.5	Usage Note
Secti	ion 5 Exception Handling
5.1	Register Descriptions
	5.1.1 TRAPA Exception Register (TRA)
	5.1.2 Exception Event Register (EXPEVT)

Rev. 2.00, 09/03, page xx of xlvi

TLB Miss Exception

TLB Protection Violation Exception.....

RENESAS

3.5.1

3.5.2

		Interrupt Controller (INTC)	
6.1		'es	
6.2	-	Output Pins	
6.3	Regist	er Descriptions	
	6.3.1	Interrupt Priority Level Setting Registers A to I	
	6.3.2	Interrupt Control Register 0 (ICR0)	
	6.3.3	Interrupt Control Register 1 (ICR1)	
	6.3.4	Interrupt Control Register 2 (ICR2)	
	6.3.5	PINT Interrupt Enable Register (PINTER)	
	6.3.6	Interrupt Request Register 0 (IRR0)	
	6.3.7	Interrupt Request Register 1 (IRR1)	
	6.3.8	Interrupt Request Register 2 (IRR2)	
6.4	Interr	ipt Sources	
	6.4.1	NMI Interrupt	
	6.4.2	IRQ Interrupts	
	6.4.3	IRL Interrupts	
	6.4.4	PINT Interrupt	
	6.4.5	On-Chip Peripheral Module Interrupts	
	6.4.6	Interrupt Exception Handling and Priority	
6.5		tion	
	6.5.1	Interrupt Sequence	
	6.5.2	Multiple Interrupts	
6.6		Note	
Sec	ction 7	Bus State Controller (BSC)	
7.1		iew	
	7.1.1	Features	
	7.1.2	Block Diagram	
		-	Rev. 2.00, 09/03, pa
		RENESAS	1.00, 2.00, 00/00, μ
		•	

Individual Exception Operations

Usage Notes.....

Resets....

General Exceptions.

General Exceptions (MMU Exceptions).....

5.3

5.4

5.3.1

5.3.2

5.3.3

	7.4.6	Refresh Timer Counter (RTCNT)
	7.4.7	Refresh Time Constant Register (RTCOR)
	7.4.8	Reset Wait Counter (RWTCNT)
7.5	Endiar	n/Access Size and Data Alignment
7.6		al Space Interface
	7.6.1	Basic Timing
	7.6.2	Access Wait Control
	7.6.3	CSn Assert Period Expansion
7.7	Addre	ss/Data Multiplex I/O Interface
7.8		M Interface
	7.8.1	SDRAM Direct Connection
	7.8.2	Address Multiplexing
	7.8.3	Burst Read
	7.8.4	Single Read
	7.8.5	Burst Write
	7.8.6	Single Write
	7.8.7	Bank Active
	7.8.8	Refreshing
	7.8.9	Low-Frequency Mode
	7.8.10	Power-On Sequence
7.9	Burst 1	ROM Interface
7.10) Byte-S	Selection SRAM Interface
7.1	l Wait b	etween Access Cycles
7.12	2 Bus A	rbitration
7.13	3 Others	
Sec	ction 8	Direct Memory Access Controller (DMAC)
8.1	Featur	es
8.2	Input/	Output Pins
8.3	Regist	er Descriptions
	8.3.1	DMA Source Address Registers (SAR)
	8.3.2	DMA Destination Address Registers (DAR)
Rev	. 2.00, 09	/03, page xxii of xlvi

SDRAM Control Register (SDCR)

Refresh Timer Control/Status Register (RTCSR)

RENESAS

7.4.4

7.4.5

	0.0.1	Channels
		Chameis
S	Section 9	Clock Pulse Generator (CPG)
		es
9		Output Pins
9	-	Operating Modes
9		er Descriptions
	9.4.1	Frequency Control Register (FRQCR)
	9.4.2	USB Clock Frequency Control Register (UCLKCR)
	9.4.3	Usage Notes
9	.5 Chang	ing Frequency
	9.5.1	Changing Multiplication Rate
	9.5.2	Changing Division Ratio
	9.5.3	Modification of Clock Operating Mode
9	0.6 Usage	Notes
S	Section 10	Watchdog Timer (WDT)
1	0.1 Featur	es
1		er Descriptions
	10.2.1	Watchdog Timer Counter (WTCNT)
	10.2.2	Watchdog Timer Control/Status Register (WTCSR)
	10.2.3	Notes on Register Access
1		ion
	10.3.1	Canceling Software Standbys
	10.3.2	Changing Frequency
		Using Watchdog Timer Mode
	10.3.4	Using Interval Timer Mode
S	Section 11	Power-Down Modes
		es
_		Output Pins
1	1.2 Input	•
		Rev. 2.00, 09/03, pa

Number of Bus Cycle States and DREQ Pin Sampling Timing......

Precautions when Mixing Cycle-Steal Mode Channels and Burst Mode

RENESAS

Precautions

8.4.5

8.5.1

8.5

11.5.2 Canceling Software Standby Mode
11.6 Module Standby Function
11.6.1 Transition to Module Standby Function
11.6.2 Canceling Module Standby Function
11.7 Hardware Standby Mode
11.7.1 Transition to Hardware Standby Mode
11.7.2 Canceling Hardware Standby Mode
11.8 Timing of STATUS Pin Changes
Section 12 Timer Unit (TMU)
12.1 Features
12.2 Input/Output Pin
12.3 Register Descriptions
12.3.1 Timer Start Register (TSTR)
12.3.2 Timer Control Registers (TCR)
12.3.3 Timer Constant Registers (TCOR)
12.3.4 Timer Counters (TCNT)
12.3.5 Input Capture Register_2 (TCPR_2)
12.4 Operation
12.4.1 Counter Operation
12.4.2 Input Capture Function
12.5 Interrupts
12.5.1 Status Flag Set Timing
12.5.2 Status Flag Clear Timing
12.5.3 Interrupt Sources and Priorities
12.6 Usage Notes
12.6.1 Writing to Registers
12.6.2 Reading Registers
Section 13 Compare Match Timer (CMT)
13.1 Features
13.2 Register Descriptions
13.2.1 Compare Match Timer Start Register (CMSTR)
13.2.2 Compare Match Timer Control/Status Register (CMCSR)
Rev. 2.00, 09/03, page xxiv of xlvi
RENESAS

	14.3.2	Timer Mode Registers (TMDR)	
		Timer I/O Control Registers (TIOR)	
		Timer Interrupt Enable Registers (TIER)	
		Timer Status Registers (TSR)	
		Timer Counters (TCNT)	
		Timer General Registers (TGR)	
		Timer Start Register (TSTR)	
14.4	Operat	ion	
		Overview	
	14.4.2	Basic Functions	
	14.4.3	Buffer Operation	
	14.4.4	PWM Modes	
Secti	ion 15	Realtime Clock (RTC)	
15.1		es	
15.2		Output Pins	
15.3		er Descriptions	
		64-Hz Counter (R64CNT)	
		Second Counter (RSECCNT)	
		Minute Counter (RMINCNT)	
		Hour Counter (RHRCNT)	
		Day of Week Counter (RWKCNT)	
	15.3.6	Date Counter (RDAYCNT)	
		Month Counter (RMONCNT)	
	15.3.8	Year Counter (RYRCNT)	
		Second Alarm Register (RSECAR)	
	15.3.10	Minute Alarm Register (RMINAR)	
	15.3.11	Hour Alarm Register (RHRAR)	
	15.3.12	2 Day of Week Alarm Register (RWKAR)	
	15.3.13	B Date Alarm Register (RDAYAR)	
	15.3.14	Month Alarm Register (RMONAR)	
		3	Rev. 2.00, 09/03, pa
		RENESAS	

14.3.1 Timer Control Registers (TCR).....

14.2

14.3

15.5	Notes f	for Usage
	15.5.1	Register Writing during RTC Count
	15.5.2	Use of Realtime Clock (RTC) Periodic Interrupts
	15.5.3	Standby Mode after Register Setting
Secti	ion 16	Serial Communication Interface with FIFO (SCIF)
16.1		28
16.2		Output Pins
16.3	-	er Descriptions
	_	Receive Shift Register (SCRSR)
		Receive FIFO Data Register (SCFRDR)
		Transmit Shift Register (SCTSR)
		Transmit FIFO Data Register (SCFTDR)
		Serial Mode Register (SCSMR)
	16.3.6	Serial Control Register (SCSCR)
		FIFO Error Count Register (SCFER)
	16.3.8	Serial Status Register (SCSSR)
	16.3.9	Bit Rate Register (SCBRR)
	16.3.10	FIFO Control Register (SCFCR)
	16.3.11	FIFO Data Count Register (SCFDR)
	16.3.12	2 Transmit Data Stop Register (SCTDSR)
16.4	Operat	ion
	16.4.1	Overview
	16.4.2	Asynchronous Mode
		Serial Operation in Asynchronous Mode
	16.4.4	Clock Synchronous Mode
		Serial Operation in Clock Synchronous Mode
16.5	SCIF I	nterrupt Sources and DMAC
16.6	Notes of	on Usage
Secti	ion 17	Infrared Data Association Module (IrDA)
~~~		11111 MI VO 12 MIN I 1000 VINCIOII 1/10 MMIO (11 12/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/1/

Rev. 2.00, 09/03, page xxvi of xlvi

15.4.5 Crystal Oscillator Circuit.....

Features.....
Input/Output Pins.....

	18.3.2 Interrupt Flag Register 1 (IFR1)
	18.3.3 Interrupt Select Register 0 (ISR0)
	18.3.4 Interrupt Select Register 1 (ISR1)
	18.3.5 Interrupt Enable Register 0 (IER0)
	18.3.6 Interrupt Enable Register 1 (IER1)
	18.3.7 EP0i Data Register (EPDR0i)
	18.3.8 EP0o Data Register (EPDR0o)
	18.3.9 EP0s Data Register (EPDR0s)
	18.3.10 EP1 Data Register (EPDR1)
	18.3.11 EP2 Data Register (EPDR2)
	18.3.12 EP3 Data Register (EPDR3)
	18.3.13 EP0o Receive Data Size Register (EPSZ0o)
	18.3.14 EP1 Receive Data Size Register (EPSZ1)
	18.3.15 Trigger Register (TRG)
	18.3.16 Data Status Register (DASTS)
	18.3.17 FIFO Clear Register (FCLR)
	18.3.18 DMA Transfer Setting Register (DMAR)
	18.3.19 Endpoint Stall Register (EPSTL)
	18.3.20 Transceiver Control Register (XVERCR)
18.4	Operation
	18.4.1 Cable Connection
	18.4.2 Cable Disconnection
	18.4.3 Control Transfer
	18.4.4 EP1 Bulk-Out Transfer (Dual FIFOs)
	18.4.5 EP2 Bulk-In Transfer (Dual FIFOs)
	18.4.6 EP3 Interrupt-In Transfer
18.5	Processing of USB Standard Commands and Class/Vendor Commands
	18.5.1 Processing of Commands Transmitted by Control Transfer
18.6	Stall Operations
	18.6.1 Overview
	Rev. 2.00, 09/03, paç <b>₹ENES∆S</b>
	<u> </u>

Features .....

Input/Output Pins....

18.1

18.2

18.3

	18.9.4	Assigning Interrupt Sources to EP0
	18.9.5	Clearing the FIFO when DMA Transfer Is Enabled
	18.9.6	Notes on TR Interrupt
Sect	ion 19	Pin Function Controller
19.1	Overvi	ew
19.2	Registe	r Descriptions
	19.2.1	Port A Control Register (PACR)
	19.2.2	Port B Control Register (PBCR)
	19.2.3	Port C Control Register (PCCR)
	19.2.4	Port D Control Register (PDCR)
	19.2.5	Port E Control Register (PECR)
	19.2.6	Port E Control Register 2 (PECR2)
	19.2.7	Port F Control Register (PFCR)
	19.2.8	Port F Control Register 2 (PFCR2)
	19.2.9	Port G Control Register (PGCR)
	19.2.10	Port H Control Register (PHCR)
	19.2.11	Port J Control Register (PJCR)
	19.2.12	Port K Control Register (PKCR)
	19.2.13	Port L Control Register (PLCR)
	19.2.14	Port M Control Register (PMCR)
	19.2.15	Port N Control Register (PNCR)
	19.2.16	6 Port N Control Register 2 (PNCR2)
	19.2.17	Port SC Control Register (SCPCR)
Sect	ion 20	I/O Ports
20.1	Port A.	
	20.1.1	Register Description
	20.1.2	Port A Data Register (PADR)
20.2	Port B.	
	20.2.1	Register Description

Rev. 2.00, 09/03, page xxviii of xlvi

20.2.2 Port B Data Register (PBDR).....

20.7	Port G
	20.7.1 Register Description
	20.7.2 Port G Data Register (PGDR)
20.8	Port H
	20.8.1 Register Description
	20.8.2 Port H Data Register (PHDR)
20.9	Port J
	20.9.1 Register Description
	20.9.2 Port J Data Register (PJDR)
20.10	Port K
	20.10.1 Register Description
	20.10.2 Port K Data Register (PKDR)
20.11	Port L
	20.11.1 Register Description
	20.11.2 Port L Data Register (PLDR)
20.12	2 Port M
	20.12.1 Register Description
	20.12.2 Port M Data Register (PMDR)
20.13	3 Port N
	20.13.1 Register Description
	20.13.2 Port N Data Register (PNDR)
20.14	4 SC Port
	20.14.1 Register Description
	20.14.2 Port SC Data Register (SCPDR)
Sect	ion 21 A/D Converter
21.1	Features
21.2	Input/Output Pins
21.3	Register Descriptions
	21.3.1 A/D Data Registers A to D (ADDRA to ADDRD)
	21.3.2 A/D Control/Status Registers (ADCSR)
	Rev. 2.00, 09/03, pa
	<b>RENESAS</b>
	· ·

	21.7.3	Setting Analog Input Voltage
		Notes on Board Design
		Notes on Countermeasures to Noise
Sec	tion 22	User Break Controller
22.1	Feature	98
22.2	Registe	er Descriptions
	22.2.1	Break Address Register A (BARA)
		Break Address Mask Register A (BAMRA)
		Break Bus Cycle Register A (BBRA)
		Break Address Register B (BARB)
		Break Address Mask Register B (BAMRB)
		Break Data Register B (BDRB)
		Break Data Mask Register B (BDMRB)
		Break Bus Cycle Register B (BBRB)
		Break Control Register (BRCR)
		Execution Times Break Register (BETR)
		Branch Source Register (BRSR)
		2 Branch Destination Register (BRDR)
		B Break ASID Register A (BASRA)
		Break ASID Register B (BASRB)
22.3		ion
	_	Flow of the User Break Operation
		Break on Instruction Fetch Cycle
		Break on Data Access Cycle
		Sequential Break
		Value of Saved Program Counter
		PC Trace
		Usage Examples
		Notes
Sec	tion 23	User Debugging Interface (UDI)
22.1	Footume	· · · · · · · · · · · · · · · · · · ·

Rev. 2.00, 09/03, page xxx of xlvi

21.7.2 Influence to Absolute Accuracy.....

	23.3.2	Points for Attention	
23.6	Usage l	Notes	
23.7	Advanc	ed User Debugger (AUD)	
Secti	ion 24	List of Registers	
24.1		r Addresses	
	(by fun	ctional module, in order of the corresponding sect	ion numbers)
24.2	Registe	r Bits	
24.3	Registe	r States in Each Operating Mode	
Secti	ion 25	Electrical Characteristics	
25.1	Absolu	te Maximum Ratings	
25.2	DC Cha	aracteristics	
25.3	AC Cha	aracteristics	
	25.3.1	Clock Timing	
	25.3.2	Control Signal Timing	
	25.3.3	AC Bus Timing	
	25.3.4	Basic Timing	
		Burst ROM Timing	
	25.3.6	Synchronous DRAM Timing	
		DMAC Signal Timing	
		TMU Signal Timing	
		RTC Signal Timing	
		16-Bit Timer Pulse Unit (TPU) Signal Timing	
		SCIF Module Signal Timing	
		USB Module Signal Timing	
		USB Transceiver Timing	
		Port Input/Output Timing	
	25.3.15	UDI Related Pin Timing	
		RENESAS	Rev. 2.00, 09/03, pa

23.5

Rev. 2.00, 09/03, page xxxii of xlvi

Figure 2.4 General Registers
Figure 2.5 System Registers and Program Counter
Figure 2.6 Control Register Configuration
Figure 2.7 Data Format on Memory (Big Endian Mode)
Figure 2.8 Data Format on Memory (Little Endian Mode)
Section 3 Memory Management Unit (MMU)
Figure 3.1 MMU Functions
Figure 3.2 Virtual Address Space (MMUCR.AT = 1)
Figure 3.3 Virtual Address Space (MMUCR.AT = 0)
Figure 3.4 P4 Area
Figure 3.5 External Memory Space
Figure 3.6 Overall Configuration of the TLB
Figure 3.7 Virtual Address and TLB Structure
Figure 3.8 TLB Indexing (IX = 1)
Figure 3.9 TLB Indexing (IX = 0)
Figure 3.10 Objects of Address Comparison
Figure 3.11 Operation of LDTLB Instruction
Figure 3.12 Synonym Problem (32-kbyte Cache)
Figure 3.13 MMU Exception Generation Flowchart
Figure 3.14 Specifying Address and Data for Memory-Mapped TLB Access
Section 4 Cache
Figure 4.1 Cache Structure (32-kbyte Mode)
Figure 4.2 Cache Search Scheme
Figure 4.3 Write-Back Buffer Configuration
Figure 4.4 Specifying Address and Data for Memory-Mapped Cache Access
(32-kbyte Mode)
Section 5 Exception Handling
Figure 5.1 Register Bit Configuration
Section 6 Interrupt Controller (INTC)
Figure 6.1 Block Diagram of INTC
Rev. 2.00, 09/03, pag
<b>RENESAS</b>
· ·

Figure 7.8	Wait Timing for Normal Space Access (Software Wait Only)
Figure 7.9	Wait State Timing for Normal Space Access
(	(Wait State Insertion by WAIT Signal)
Figure 7.10	CSn Assert Period Expansion
Figure 7.11	Access Timing for MPX Space (Address Cycle No Wait, Data Cycle No
Figure 7.12	Access Timing for MPX Space (Address Cycle Wait 1, Data Cycle No W
Figure 7.13	Access Timing for MPX Space (Address Cycle Access Wait 1,
	Data Cycle Wait 1, External Wait 1)
Figure 7.14	Example of 64-MBit Synchronous DRAM Connection (32-Bit Data Bus).
Figure 7.15	Example of 64-MBit Synchronous DRAM (16-Bit Data Bus)
Figure 7.16	Synchronous DRAM Burst Read Wait Specification Timing (Auto Precha
Figure 7.17	Basic Timing for Single Read (Auto Precharge)
Figure 7.18	Basic Timing for Synchronous DRAM Burst Write (Auto Precharge)
Figure 7.19	Basic Timing for Single Write (Auto Precharge)
Figure 7.20	Burst Read Timing (No Auto Precharge)
Figure 7.21	Burst Read Timing (Bank Active, Same Row Address)
Figure 7.22	Burst Read Timing (Bank Active, Different Row Addresses)
-	- · · · · · · · · · · · · · · · · · · ·

Rev. 2.00, 09/03, page xxxiv of xlvi

Access Wait for the 1st Time 2, Access Wait for 2nd Time and after 1)....

115010 0.10	Example of Bill I Transfer in Spele Stear Intermittent Wode
	(Dual Address, DREQ Low Level Detection)
Figure 8.11	DMA Transfer Example in Burst Mode
	(Dual Address, DREQ Low Level Detection)
Figure 8.12	Bus State when Multiple Channels are Operating
Figure 8.13	Example of DREQ Input Detection in Cycle Steal Mode Edge Detection
Figure 8.14	Example of DREQ Input Detection in Cycle Steal Mode Level Detection
Figure 8.15	Example of DREQ Input Detection in Burst Mode Edge Detection
Figure 8.16	Example of DREQ Input Detection in Burst Mode Level Detection
Figure 8.17	Example of DMA Transfer End Signal (in Cycle Steal Level Detection).
Figure 8.18	BSC Ordinary Memory Access
	(No Wait, Idle Cycle 1, Longword Access to 16-Bit Device)
Section 9	Clock Pulse Generator (CPG)
Figure 9.1	Block Diagram of Clock Pulse Generator
Figure 9.2	Points for Attention when Using Crystal Resonator
Figure 9.3	Points for Attention when Using PLL Oscillator Circuit
Section 10	Watchdog Timer (WDT)
Figure 10.1	Block Diagram of WDT
Figure 10.2	Writing to WTCNT and WTCSR
Section 11	Power-Down Modes
Figure 11.1	Canceling Standby Mode with STBY Bit in STBCR
Figure 11.2	Power-On Reset STATUS Output
Figure 11.3	Manual Reset STATUS Output
	T
-	Canceling Software Standby by Interrupt STATUS Output
Figure 11.4	<u>*</u>
Figure 11.4 Figure 11.5	Canceling Software Standby by Interrupt STATUS Output
Figure 11.4 Figure 11.5 Figure 11.6	Canceling Software Standby by Interrupt STATUS Output  Canceling Software Standby by Power-On Reset STATUS Output
Figure 11.4 Figure 11.5 Figure 11.6 Figure 11.7	Canceling Software Standby by Interrupt STATUS Output
Figure 11.4 Figure 11.5 Figure 11.6 Figure 11.7 Figure 11.8	Canceling Software Standby by Interrupt STATUS Output

Figure 8.8 Example of DMA Transfer Timing in Single Address Mode.....

(Dual Address, DREQ Low Level Detection).....

RENESAS

Rev. 2.00, 09/03, pag

Figure 8.9 DMA Transfer Example in Cycle-Steal Normal Mode

Figure 8.10 Example of DMA Transfer in Cycle Steal Intermittent Mode

115010 12.5	Count Timing when External clock is operating (Both Edges Detected
Figure 12.6	Operation Timing when Using Input Capture Function
(	Using TCLK Rising Edge)
Figure 12.7	UNF Set Timing
Figure 12.8	Status Flag Clear Timing
Section 13 (	Compare Match Timer (CMT)
Figure 13.1	CMT Block Diagram
Figure 13.2	Counter Operation
Figure 13.3	Count Timing
Figure 13.4	CMF Set Timing
Section 14 1	6-Bit Timer Pulse Unit (TPU)
Figure 14.1	Block Diagram of TPU
Figure 14.2	Example of Counter Operation Setting Procedure
Figure 14.3	Free-Running Counter Operation
Figure 14.4	Periodic Counter Operation
Figure 14.5	Example of Setting Procedure for Waveform Output by Compare Mate
Figure 14.6	Example of 0 Output/1 Output Operation
Figure 14.7	Example of Toggle Output Operation
Figure 14.8	Compare Match Buffer Operation
Figure 14.9	Example of Buffer Operation Setting Procedure
	Example of Buffer Operation
Figure 14.11	Example of PWM Mode Setting Procedure
Figure 14.12	Example of PWM Mode Operation (1)
	Examples of PWM Mode Operation (2)
Section 15 F	Realtime Clock (RTC)

Figure 15.1 RTC Block Diagram

Figure 15.2 Setting Time

Figure 15.3 Reading the Time...

Figure 15.4 Using the Alarm Function...

Figure 15.5 Example of Crystal Oscillator Circuit Connection

Figure 15.6 Using Periodic Interrupt Function...

Figure 16.1 Block Diagram of SCIF

RENESAS

**Section 16 Serial Communication Interface with FIFO (SCIF)** 

Rev. 2.00, 09/03, page xxxvi of xlvi

6	
Figure 16.13	Sample SCIF Initialization Flowchart (1) (Transmission)
Figure 16.13	Sample SCIF Initialization Flowchart (2) (Reception)
Figure 16.13	Sample SCIF Initialization Flowchart (3)
	(Simultaneous Transmission and Reception)
Figure 16.14	Sample Serial Transmission Flowchart (1)
	(First Transmission after Initialization)
Figure 16.14	Sample Serial Transmission Flowchart (2)
	(Second and Subsequent Transmission)
Figure 16.15	Sample Serial Reception Flowchart (1) (First Reception after Initializat
Figure 16.15	Sample Serial Reception Flowchart (2) (Second and Subsequent Reception Flowchart (2))
Figure 16.16	Sample Simultaneous Serial Transmission and Reception Flowchart (1)
	(First Transfer after Initialization)
Figure 16.16	Sample Simultaneous Serial Transmission and Reception Flowchart (2)
	(Second and Subsequent Transfer)
Section 17 I	nfrared Data Association Module (IrDA)
Figure 17.1	Block Diagram of IrDA
Figure 17.2	Transmit/Receive Operation
Section 18 U	USB Function Module
Figure 18.1	Block Diagram of USB
Figure 18.2	Cable Connection Operation
	Cable Disconnection Operation
Figure 18.4	Transfer Stages in Control Transfer
Figure 18.5	Setup Stage Operation
Figure 18.6	Data Stage (Control-In) Operation
Figure 18.7	Data Stage (Control-Out) Operation
Figure 18.8	Status Stage (Control-In) Operation
_	Status Stage (Control-Out) Operation
Figure 18.10	EP1 Bulk-Out Transfer Operation
Figure 18.11	EP2 Bulk-In Transfer Operation
	Rev. 2.00, 09/03, page

(Example with 8-Bit Data, Parity, One Stop Bit).....

Figure 20.1 Port A
Figure 20.2 Port B
Figure 20.3 Port C
Figure 20.4 Port D.
Figure 20.5 Port E
Figure 20.6 Port F
Figure 20.7 Port G.
Figure 20.8 Port H.
Figure 20.9 Port J.
Figure 20.10 Port K
Figure 20.11 Port L
Figure 20.12 Port M
Figure 20.13 Port N.
Figure 20.14 SC Port.
Section 21 A/D Converter
Figure 21.1 Block Diagram of A/D Converter
Figure 21.2 A/D Conversion Timing.
Figure 21.3 Definitions of A/D Conversion Accuracy
Figure 21.4 Definitions of A/D Conversion Accuracy
Figure 21.5 Analog Input Circuit Example
Figure 21.6 Example of Analog Input Protection Circuit
Figure 21.7 Analog Input Pin Equivalent Circuit
Section 22 User Break Controller
Figure 22.1 Block Diagram of User Break Controller
Section 23 User Debugging Interface (UDI)
Figure 23.1 Block Diagram of UDI
Figure 23.2 TAP Controller State Transitions
Figure 23.3 UDI Data Transfer Timing
Figure 23.4 UDI Reset
Section 25 Electrical Characteristics
Figure 25.1 Power On/Off Sequence
Figure 25.2 EXTAL Clock Input Timing

RENESAS

Rev. 2.00, 09/03, page xxxviii of xlvi

```
Figure 25.14 Bus Release Timing....
Figure 25.15 Pin Drive Timing at Standby.....
Figure 25.16 Basic Bus Cycle (No Wait)
Figure 25.17 Basic Bus Cycle (One Software Wait)
Figure 25.18 Basic Bus Cycle (One External Wait).....
Figure 25.19 Basic Bus Cycle (One Software Wait, External Wait Enabled (WM Bit
           No Idle Cycle Setting) .....
Figure 25.20 Address/Data Multiplex I/O Bus Cycle
           (Three Address Cycles, One Software Wait, One External Wait).......
Figure 25.21 Burst ROM Read Cycle
           (One Access Wait, One External Wait, One Burst Wait, Two Bursts) ....
Figure 25.22 Synchronous DRAM Single Read Bus Cycle
           (Auto Precharge, CAS Latency = 2, TRCD = 1 Cycle, TRP = 1 Cycle).
Figure 25.23 Synchronous DRAM Single Read Bus Cycle
           (Auto Precharge, CAS Latency = 2, TRCD = 2 Cycle, TRP = 2 Cycle).
Figure 25.24 Synchronous DRAM Burst Read Bus Cycle (Single Read × 4),
           (Auto Precharge, CAS Latency = 2, TRCD = 1 Cycle, TRP = 2 Cycle).
Figure 25.25 Synchronous DRAM Burst Read Bus Cycle (Single Read × 4),
           (Auto Precharge, CAS Latency = 2, TRCD = 2 Cycle, TRP = 1 Cycle).
Figure 25.26 Synchronous DRAM Single Write Bus Cycle
           (Auto Precharge, TRWL = 2 Cycle).....
Figure 25.27 Synchronous DRAM Single Write Bus Cycle
           (Auto Precharge, TRCD = 3 Cycle, TRWL = 2 Cycle) .....
Figure 25.28 Synchronous DRAM Burst Write Bus Cycle (Single Write × 4),
           (Auto Precharge, TRCD = 1 Cycle, TRWL = 2 Cycle) .....
```

Figure 25.29 Synchronous DRAM Burst Write Bus Cycle (Single Write × 4),

Figure 25.30 Synchronous DRAM Burst Read Bus Cycle (Single Read × 4)

(Auto Precharge, TRCD = 2 Cycle, TRWL = 2 Cycle) .....

(Bank Active Mode: ACTV + READ Commands, CAS Latency = 2, TRCD = 1 Cycle).....

RENESAS

Rev. 2.00, 09/03, pag

Figure 25.11 PLL Synchronization Settling Time when Frequency Multiplication

Ratio Modified .....

```
Figure 25.35 Synchronous DRAM Burst Write Bus Cycle (Single Write × 4)
         (Bank Active Mode: PRE + ACTV + WRITE Commands,
          Different Row Address, TRCD = 1 Cycle, TRWL = 1 Cycle).....
Figure 25.36 Synchronous DRAM Auto-Refresh Timing (TRP = 2 Cycle).....
Figure 25.37 Synchronous DRAM Self-Refresh Timing (TRP = 2 Cycle) .....
Figure 25.38 Synchronous DRAM Mode Register Write Timing (TRP = 2 Cycle)......
Figure 25.39 Access Timing in Low-Frequency Mode (Auto Precharge).....
Figure 25.40 Synchronous DRAM Auto-Refresh Timing
         (TRP = 2 Cycle, Low-Frequency Mode) .....
Figure 25.41 Synchronous DRAM Self-Refresh Timing
         (TRP = 2 Cycle, Low-Frequency Mode) .....
Figure 25.42 Synchronous DRAM Mode Register Write Timing
         (TRP = 2 Cycle, Low-Frequency Mode)
Figure 25.43 DREQ Input Timing .....
Figure 25.44 DACK, TEND Output Timing .....
Figure 25.45 TCLK Input Timing.....
Figure 25.46 TCLK Clock Input Timing.....
Figure 25.47 Oscillation Settling Time when RTC Crystal Oscillator Is Turned On....
Figure 25.48 TPU Output Timing.....
Figure 25.49 SCK Input Clock Timing .....
```

RENESAS

Rev. 2.00, 09/03, page xl of xlvi

Figure 25.34 Synchronous DRAM Burst Write Bus Cycle (Single Write × 4)

(Bank Active Mode: WRITE Command, Same Row Address,

TRCD = 1 Cycle, TRWL = 1 Cycle).....

Rev. 2.00, 09/03, p

Table 2.3	Addressing Modes and Effective Addresses for CPU Instructions
Table 2.4	CPU Instruction Formats
Table 2.5	CPU Instruction Types
Table 2.6	Data Transfer Instructions
Table 2.7	Arithmetic Operation Instructions
Table 2.8	Logic Operation Instructions
Table 2.9	Shift Instructions
Table 2.10	Branch Instructions
Table 2.11	System Control Instructions
Table 2.12	Operation Code Map
Section 3	Momory Management Unit (MMU)
	Memory Management Unit (MMU)
Table 3.1	Access States Designated by D, C, and PR Bits
<b>Section 4</b>	Cache
Table 4.1	Number of Entries and Size/Way in Each Cache Size
Table 4.2	LRU and Way Replacement (when Cache Locking Mechanism Is Disabled
Table 4.3	Way Replacement when a PREF Instruction Misses the Cache
Table 4.4	Way Replacement when Instructions other than
	the PREF Instruction Miss the Cache
Table 4.5	LRU and Way Replacement (when W2LOCK = 1 and W3LOCK = 0)
Table 4.6	LRU and Way Replacement (when W2LOCK = 0 and W3LOCK = 1)
Table 4.7	LRU and Way Replacement (when W2LOCK = 1 and W3LOCK = 1)
Table 4.8	Address Format Based on Size of Cache to be Assigned to Memory

**Section 5 Exception Handling** 

Rev. 2.00, 09/03, page xlii of xlvi

**Section 6** Interrupt Controller (INTC)

Table 5.1

Table 6.1

Table 6.2

Table 6.3 Table 6.4

Register Initial Values

Exception Event Vectors.....

Pin Configuration....

Interrupt Sources and IPRA to IPRH.....

IRL3 to IRL0 Pins and Interrupt Levels.....

Interrupt Exception Handling Sources and Priority (IRQ Mode).....

RENESAS

Table 2.2

	und radices viatripien Surpar (1)
Table 7.11	Relationship between A2/3BSZ[1:0], A2/3ROW[1:0],
	and Address Multiplex Output (2)-1
Table 7.12	Relationship between A2/3BSZ[1:0], A2/3ROW[1:0],
	and Address Multiplex Output (3)
Table 7.13	Relationship between A2/3BSZ[1:0], A2/3ROW[1:0],
	and Address Multiplex Output (4)-1
Table 7.14	Relationship between A2/3BSZ[1:0], A2/3ROW[1:0],
	and Address Multiplex Output (5)-1
Table 7.15	Relationship between A2/3BSZ[1:0], A2/3ROW[1:0],
	and Address Multiplex Output (6)-1
Table 7.16	Relationship between Access Size and Number of Bursts
Table 7.17	Access Address in SDRAM Mode Register Write
Table 7.18	Relationship between Bus Width, Access Size, and Number of Bursts.
Section 8	Direct Memory Access Controller (DMAC)
Table 8.1	Pin Configuration
Table 8.2	Transfer Request Sources
Table 8.3	Selecting External Request Modes with RS Bits
Table 8.4	Selecting External Request Detection with DL, DS Bits
Table 8.5	Selecting External Request Detection with DO Bit
Table 8.6	Selecting On-Chip Peripheral Module Request Modes with RS3 to RS0 E
Table 8.7	Selecting On-Chip Peripheral Module Request Modes with RS3 to RS0 E
Table 8.8	Supported DMA Transfers
Table 8.9	Relationship of Request Modes and Bus Modes by DMA Transfer Category
Section 9	Clock Pulse Generator (CPG)
Table 9.1	Clock Pulse Generator Pins and Functions
Table 9.2	Clock Operating Modes
Table 9.3	Possible Combination of Clock Modes and FRQCR Values
Section 11	Power-Down Modes
Table 11.1	States of Power-Down Modes
1.1	

8-Bit External Device/Little Endian Access and Data Alignment.....

and Address Multiplex Output (1)-1.....

RENESAS

Rev. 2.00, 09/03, pa

Relationship between A2/3BSZ[1:0], A2/3ROW[1:0],

Table 7.9

Table 7.10

Table 14.4	TPSC2 to TPSC0 (3)
Table 14.4	TPSC2 to TPSC0 (4)
Table 14.5	IOA2 to IOA0
Table 14.6	Register Combinations in Buffer Operation
Section 15	Realtime Clock (RTC)
Table 15.1	Pin Configuration
Table 15.2	Recommended Oscillator Circuit Constants (Recommended Values)
Section 16	Serial Communication Interface with FIFO (SCIF)
Table 16.1	Pin Configuration
Table 16.2	SCSMR Settings for Serial Transfer Format Selection
Table 16.3	Serial Transfer Formats
Table 16.4	SCIF Interrupt Sources
Section 17	Infrared Data Association Module (IrDA)
Section 17	Intrared Data Association Module (IFDA)
Table 17.1	Pin Configuration
Table 17.1	` '
Table 17.1	Pin Configuration
Table 17.1 Section 18	Pin Configuration
Table 17.1  Section 18  Table 18.1  Table 18.2	Pin Configuration
Table 17.1  Section 18  Table 18.1  Table 18.2	Pin Configuration
Table 17.1  Section 18  Table 18.1  Table 18.2  Section 19	Pin Configuration  USB Function Module  Pin Configuration  Command Decoding on Application Side
Table 17.1  Section 18  Table 18.1  Table 18.2  Section 19  Table 19.1	Pin Configuration  USB Function Module  Pin Configuration  Command Decoding on Application Side
Table 17.1  Section 18  Table 18.1  Table 18.2  Section 19  Table 19.1  Section 20	Pin Configuration  USB Function Module Pin Configuration Command Decoding on Application Side.  Pin Function Controller Multiplex Pins  I/O Ports
Table 17.1  Section 18  Table 18.1  Table 18.2  Section 19  Table 19.1  Section 20  Table 20.1	Pin Configuration  USB Function Module Pin Configuration Command Decoding on Application Side.  Pin Function Controller Multiplex Pins  I/O Ports Port A Data Register (PADR) Read/Write Operations
Table 17.1  Section 18  Table 18.1  Table 18.2  Section 19  Table 19.1  Section 20  Table 20.1  Table 20.2	Pin Configuration  USB Function Module Pin Configuration Command Decoding on Application Side  Pin Function Controller Multiplex Pins  I/O Ports Port A Data Register (PADR) Read/Write Operations Port B Data Register (PBDR) Read/Write Operations

Port J Data Register (PJDR) Read/Write Operations.....

Port F Data Register (PFDR) Read/Write Operations .....

Port G Data Register (PGDR) Read/Write Operations.....

Port H Data Register (PHDR) Read/Write Operations.....

TPSC2 to TPSC0 (1)..... TPSC2 to TPSC0 (2).....

RENESAS

Rev. 2.00, 09/03, page xliv of xlvi

**Table 20.6 Table 20.7** 

**Table 20.8** 

**Table 20.9** 

Table 14.4

Table 14.4

Table 21.6	Analog Input Pin Ratings
Section 22	User Break Controller
Table 22.1	Data Access Cycle Addresses and Operand Size Comparison Condition
Section 23	User Debugging Interface (UDI)
Table 23.1	Pin Configuration
Table 23.2	UDI Commands
Table 23.3	SH7705 Pins and Boundary Scan Register Bits
Table 23.4	Reset Configuration
Section 25	Electrical Characteristics
Table 25.1	Absolute Maximum Ratings
Table 25.2	DC Characteristics (1) [Common Items]
Table 25.2	DC Characteristics (2-a) [Excluding USB-Related Pins]
Table 25.2	DC Characteristics (2-b) [USB-Related Pins*]
Table 25.2	DC Characteristics (2-c) [USB Transceiver-Related Pins*1]
Table 25.3	Permitted Output Current Values
Table 25.4	Maximum Operating Frequencies
Table 25.5	Clock Timing
Table 25.6	Control Signal Timing
Table 25.7	Bus Timing (1)
Table 25.8	Bus Timing (2)
Table 25.9	DMAC Signal Timing
Table 25.10	TMU Signal Timing
Table 25.11	RTC Signal Timing
Table 25.12	16-Bit Timer Pulse Unit (TPU) Signal Timing
Table 25.13	SCIF Module Signal Timing
Table 25.14	USB Module Clock Timing
Table 25.15	USB Transceiver Timing

A/D Conversion Time (Multi Mode and Scan Mode) .....

A/D Converter Interrupt Source .....

**Table 21.4** 

Table 21.5

Table 25.16

Table 25.17

Table 25.18

RENESAS

Port Input/Output Timing .....

UDI Related Pin Timing.....

A/D Converter Characteristics .....

Rev. 2.00, 09/03, page xlvi of xlvi

and an external memory access support function enables direct connection to different memory. This LSI also includes powerful peripheral functions that are essential to system configuration, such as USB (Function) functionality and a serial interface with a large

A powerful built-in power-management function keeps power consumption low, even high-speed operation. This LSI is ideal for use in electronic devices such as those for a that require both high speeds and low power consumption.

The features of this LSI are listed in table 1.1.

Rev. 2.00, 09/03, p

	RISC-type instruction set
	Instruction length: 16-bit fixed length and improved code efficien
	Load/store architecture
	Delayed branch instructions
	Instruction set based on C language
	Instruction execution time: one instruction/cycle for basic instruction.
	<ul> <li>Logical address space: 4 Gbytes</li> </ul>
	Five-stage pipeline
Memory	4 Gbytes of address space, 256 address space identifiers (ASID
management unit (MMU)	Page unit sharing
driit (iviivio)	<ul> <li>Supports multiple page sizes: 1 kbyte or 4 kbytes</li> </ul>
	<ul> <li>128-entry, 4-way set associative TLB</li> </ul>
	Supports software selection of replacement method and random

replacement algorithms

1-stage write-back buffer

Four 32-bit system registers

Seven external interrupt pins (NMI, IRQ5 to IRQ0)
 On-chip peripheral interrupt: Priority level is independently select module

Rev. 2.00, 09/03, page 2 of 690

Cache memory

Contents of TLB are directly accessible by address mapping

512 entries, 4-way set associative, 16-byte block length Write-back, write-through, LRU replacement algorithm

32-kbyte cache, mixture of instructions and data

		Specifying the memory type to be connected to each area enab connection to SRAM, byte selection SRAM, SDRAM, and burst areas support address/data multiplex I/O (MPX).
		Outputs chip select signal ( $\overline{CSO}$ , $\overline{CS2}$ to $\overline{CS4}$ , $\overline{CS5A/B}$ , $\overline{CS6A/B}$ corresponding area (Programs are used to select the $\overline{CS}$ assert timing.)
	•	SDRAM refresh function
		Supports auto-refresh and self-refresh modes
	•	SDRAM burst access function
		Different SDRAM can be connected to area 2 or area 3 (size/lat
	•	Usable as either big or little endian machine
Direct memory	•	Four channels. Two of these channels support external requests
access controller (DMAC)	•	Burst mode and cycle steal mode
(DIVIAC)		

CKIO) or crystal resonator

One-channel watchdog timer

Supports power-down mode

octing of fale wait cycles (for the same area of amorent a

Outputs transfer end signal in channel with DREQ (one channel

Clock mode: Input clock can be selected from external input (E)

Supports intermittent mode (supports 16 or 64 cycles)

Three types of clocks generated
 CPU clock: max. 133.34 MHz/100 MHz
 Bus clock: max. 66.67 MHz
 Peripheral clock: max. 33.34 MHz
 Seven types of clock mode (selection of multiplication ratio of P PLL2, and selection external clock or crystal resonator)

Clock pulse

generator (CPG)

Watchdog timer

(WDT)
Power-down

mode

Module standby mode

Sleep mode

RENESAS

Rev. 2.00, 09/03, p

Software standby mode and hardware standby mode

Realtime clock	<ul> <li>Clock and calendar functions (BCD format)</li> </ul>
(RTC)	30-second adjust function
	Alarm/periodic/carry interrupt
	Automatic leap year adjustment
Serial	Clock synchronous/asynchronous mode
communication interface	64-byte transmit/receive FIFOs
(SCIF_0, SCIF_2)	High-speed UART
•	UART supports FIFO stop and FIFO trigger
	Supports RTS/CTS
	Supports IrDA 1.0 (only channel 0)
USB function	Conforms to USB 2.0 full-speed specification
module (USB)	Supports modes with an on-chip and external USB transceiver
	• Supports control transfer (endpoint 0), bulk transfer (endpoint 1, interrupt transfer (endpoint 3)
	The USB standard commands are supported, and class and ben commands are handled by firmware
	On-chip FIFO buffer for endpoints (128 bytes/endpoint 1, 2)
	Module input clock: 48 MHz
I/O port	Bitwise selection of input/output for input/output port
A/D converter	10 bits ± 4 LSB, four channels
	• Input range: 0 to AVcc (max. 3.6 V)
User break	Address, data value, access type, and data size are available for
controller (UBC)	break conditions
	Supports the sequential break function
	Two break channels

Supports PWM function

gu Renesas

unit (TPU)

Name

1/0

Modules

SH7705 3.3 ± 0.3 V 1.5 ± 0.1 V 133 MHz

Frequency Product Code

100 MHz

133 MHz

100 MHz

HD6417705F133

HD6417705F100

HD6417705BP133

HD6417705BP100

Rev. 2.00, 09/03, p




Figure 1.1 Block Diagram of SH7705




Figure 1.2 Pin Assignment (FP-208C)




Figure 1.3 Pin Assignment (TBP-208A)

			•	
9	E4	Vss-RTC*5	_	RTC power supply (0 V)*5
10	E3	VBUS/PTM6	I / I/O	USB power supply detection / input/
11	E2	MD6	I	connect to I/O power supply (0V)
12	E1	D31/PTB7/PINT15	1/0 / 1/0 / 1	Data bus / input/output port B / PINT
13	F4	D30/PTB6/PINT14	I/O / I/O / I	Data bus / input/output port B / PINT
14	F3	D29/PTB5/PINT13	I/O / I/O / I	Data bus / input/output port B / PINT
15	F2	D28/PTB4/PINT12	I/O / I/O / I	Data bus / input/output port B / PINT
16	F1	D27/PTB3/PINT11	1/0 / 1/0 / 1	Data bus / input/output port B / PINT
17	G4	VssQ	_	I/O power supply (0 V)
18	G3	D26/PTB2/PINT10	I/O / I/O / I	Data bus / input/output port B / PINT
19	G2	VccQ	_	I/O power supply (3.3 V)
20	G1	D25/PTB1/PINT9	1/0 / 1/0 / 1	Data bus / input/output port B / PINT
21	H4	D24/PTB0/PINT8	I/O / I/O / I	Data bus / input/output port B / PINT
22	НЗ	D23/PTA7/PINT7	1/0 / 1/0 / 1	Data bus / input/output port A / PINT
23	H2	D22/PTA6/PINT6	I/O / I/O / I	Data bus / input/output port A / PINT
24	H1	D21/PTA5/PINT5	I/O / I/O / I	Data bus / input/output port A / PINT
25	J4	D20/PTA4/PINT4	I/O / I/O / I	Data bus / input/output port A / PINT
26	J2	Vss	_	Internal power supply (0 V)
27	J1	D19/PTA3/PINT3	I/O / I/O / I	Data bus / input/output port A / PINT
28	J3	Vcc	_	Internal power supply (1.5 V)
29	K1	D18/PTA2/PINT2	I/O / I/O / I	Data bus / input/output port A / PINT
30	K2	D17/PTA1/PINT1	1/0 / 1/0 / 1	Data bus / input/output port A / PINT
31	K3	D16/PTA0/PINT0	1/0 / 1/0 / 1	Data bus / input/output port A / PINT
	<u> </u>			

6

7

8

C1

D3

D2

D1

Vss-USB

XTAL2

EXTAL2

Vcc-RTC*5

0

Ι

RENESAS

USB power supply (0 V)

RTC power supply (3.3 V)*5

Crystal oscillator pin for on-chip RT0

Crystal oscillator pin for on-chip RT0

Rev. 2.00, 09/03, p

43	N3	D6	I/O	Data bus
44	N4	VssQ	_	I/O power supply (0 V)
45	P1	D5	I/O	Data bus
46	P2	VccQ	_	I/O power supply (3.3 V)
47	P3	D4	I/O	Data bus
48	R1	D3	I/O	Data bus
49	R2	D2	I/O	Data bus
50	P4	D1	I/O	Data bus
51	T1	D0	I/O	Data bus
52	T2	VssQ		I/O power supply (0 V)
53	U1	A0/PTK0	O / I/O	Address bus / input/output port K
54	U2	A1	0	Address bus
55	R3	A2	0	Address bus
56	T3	A3	0	Address bus
57	U3	VssQ	_	I/O power supply (0 V)
58	R4	A4	0	Address bus
59	T4	VccQ	_	I/O power supply (3.3 V)
60	U4	A5	0	Address bus
61	P5	A6	0	Address bus
62	R5	A7	0	Address bus
	T5	A8	0	Address bus

I/O

I/O

I/O

I/O

I/O

I/O

Data bus

Data bus

Data bus

Data bus

Data bus

Data bus

M1

M2

М3

M4

N1

N2

D12

D11

D10

D9

D8

D7

37

38

39

40

41

42

/ I/O / /	Address bus Address bus Address bus Address bus Address bus Address bus / input/output port K Address bus / input/output port K Internal power supply (0 V) Address bus / input/output port K Internal power supply (1.5 V) Address bus / input/output port K Bus cycle start signal / input/output Read strobe
/ I/O /	Address bus Address bus / input/output port K Address bus / input/output port K Address bus / input/output port K Internal power supply (0 V) Address bus / input/output port K Internal power supply (1.5 V) Address bus / input/output port K Bus cycle start signal / input/outpu
/ I/O //	Address bus  Address bus / input/output port K  Address bus / input/output port K  Internal power supply (0 V)  Address bus / input/output port K  Internal power supply (1.5 V)  Address bus / input/output port K  Bus cycle start signal / input/output
/ I/O // / I/O // - I - I - I / I/O // - I / I/O //	Address bus / input/output port K Address bus / input/output port K Internal power supply (0 V) Address bus / input/output port K Internal power supply (1.5 V) Address bus / input/output port K Bus cycle start signal / input/output
/ I/O // - I / I/O // - I / I/O //	Address bus / input/output port K Internal power supply (0 V) Address bus / input/output port K Internal power supply (1.5 V) Address bus / input/output port K Bus cycle start signal / input/outpu
- I / I/O // I/O	Internal power supply (0 V) Address bus / input/output port K Internal power supply (1.5 V) Address bus / input/output port K Bus cycle start signal / input/outpu
/ I/O // - I / I/O // / I/O E	Address bus / input/output port K Internal power supply (1.5 V) Address bus / input/output port K Bus cycle start signal / input/outpu
- I / I/O //	Internal power supply (1.5 V) Address bus / input/output port K Bus cycle start signal / input/output
/ I/O // / I/O E	Address bus / input/output port K Bus cycle start signal / input/outpu
/ I/O // / I/O // / I/O // / I/O // / I/O E	Address bus / input/output port K Address bus / input/output port K Address bus / input/output port K Bus cycle start signal / input/outpu
/ I/O // / I/O // / I/O E	Address bus / input/output port K Address bus / input/output port K Bus cycle start signal / input/outpu
/ I/O / / I/O E	Address bus / input/output port K Bus cycle start signal / input/outpu
/ I/O E	Bus cycle start signal / input/outpu
F	, , ,
	Read strobe
- I	I/O power supply (0 V)
/ O [	D7 to D0 select signal / DQM (SDI
- I	I/O power supply (3.3 V)
/ O [	D15 to D8 select signal / DQM (SE
	D23 to D16 select signal / DQM (Sinput/output port C
	D31 to D24 select signal / DQM (Saddress hold / input/output port C
F	Read/write
(	Chip select 0
	/0/0/ D

69

70

71

P7

R7

T7

VssQ

A14

VccQ

I/O power supply (0 V)

I/O power supply (3.3 V)

Address bus

100	013	030A /1 101	071/0	Chip select on / input/output port
101	T15	CS6B*3/PTD7	O / I/O	Chip select 6B / input/output port
102	P14	RASL/PTD0	O / I/O	Lower 32 Mbytes address RAS (Sinput/output port D
103	U16	RASU*3/PTD1	O / I/O	Upper 32 Mbytes address RAS (Sinput/output port D
104	T16	CASL/PTD2	O / I/O	Lower 32 Mbytes address CAS (Sinput/output port D
105	U17	VssQ	_	I/O power supply (0 V)
106	T17	CASU*3/PTD3	O / I/O	Upper 32 Mbytes address CAS (Sinput/output port D
107	R15	CKE/PTD4	O / I/O	CK enable (SDRAM) / input/outpu
108	R16	PTD5/NF*4	1	Input port D / NF*4
109	R17	BACK/PTG5	O / I/O	Bus acknowledge / input/output p
110	P15	BREQ/PTG6	I / I/O	Bus request / input/output port G
111	P16	VssQ	_	I/O power supply (0 V)
112	P17	WAIT/PTG7	I / I/O	Hardware wait request / input/out
113	N14	VccQ	_	I/O power supply (3.3 V)
114	N15	DACK0/PTE0	O / I/O	DMA acknowledge 0 / input/outpu
115	N16	DACK1/PTE1	O / I/O	DMA acknowledge 1 / input/outpu
116	N17	TEND0/PTE3	O / I/O	DMA transfer end notification / inp port E
117	M14	AUDSYNC/PTF4	O / I/O	AUD synchronous / input/output p
118	M15	AUDATA0/PTF0/TO0	0/1/0/0	AUD data output / input/output po output
119	M16	AUDATA1/PTF1/TO1	0/1/0/0	AUD data output / input/output po output
120	M17	AUDATA2/PTF2/TO2	0 / I/O / 0	AUD data output / input/output po output

CS6A*3/PTC7

O / I/O

100

U15

Chip select 6A / input/output port

-	-	· -	_	' '
130	J16	Vss	_	Internal power supply (0 V)
131	J17	NF ^{*4} /PTM4	I	NF*4/ input port M
132	J15	Vcc	_	Internal power supply (1.5 V)
133	H17	VssQ	_	I/O power supply (0 V)
134	H16	PTM0	I/O	Input/output port M
135	H15	PTM1	I/O	Input/output port M
136	H14	PTM2	I/O	Input/output port M
137	G17	PTM3	I/O	Input/output port M
138	G16	VccQ	_	I/O power supply (3.3 V)
139	G15	TDI*7/PTG0	I / I/O	Test data input (UDI) / input/outp
140	G14	TCK*7/PTG1	I / I/O	Test clock (UDI) / input/output po
141	F17	TMS*7/PTG2	I / I/O	Test mode select (UDI) / input/o
142	F16	TRST*1 *7/PTG3	I / I/O	Test reset (UDI) / input/output po
143	F15	TDO/PTF5	0 / I/O	Test data output (UDI) / input/ou
144	F14	ASEBRKAK/PTF6	O / I/O	ASE break acknowledge (UDI) / port F
145	E17	ASEMD0*2*7/PTF7	I / I/O	ASE mode (UDI) / input/output p
146	E16	MD0	I	Clock mode setting
147	E15	MD1	I	Clock mode setting
148	E14	MD2	I	Clock mode setting
149	D17	Vcc-PLL1	_	PLL1 power supply (1.5 V)
		Vss-PLL1		PLL1 power supply (0 V)

126

127

128

129

K14

K15

K16

K17

J14

NF**/PTJ3

NF*4/PTJ4

NF*4/PTJ5

NF*4/PTJ6

NF*4/PTJ7

0

0

0

0

0

NF*4/output port J
NF*4/output port J

NF*4/output port J

NF*4/output port J

NF*4/output port J

157	A17	STATUS0/PTE4/ RTS0	0/1/0/0	Processor status / input/output port transmit request
158	A16	STATUS1/PTE5/ CTS0	0 / 1/0 / 1	Processor status / input/output port transmit clear
159	C15	VssQ		I/O power supply (0 V)
160	B15	CKIO	I/O	System clock input/output
161	A15	VccQ		I/O power supply (3.3 V)
162	C14	PTN0/SUSPND	I/O / O	input/output port N / USB suspend
163	B14	PTN1/TXENL	I/O / O	input/output port N / USB output en
164	A14	PTN2/XVDATA	I/O / I	input/output port N / USB differentia input
165	D13	PTN3/TXDMNS	I/O / O	input/output port N / USB D- transn
166	C13	PTN4/TXDPLS	I/O / O	input/output port N / USB D+ transn
167	B13	PTN5/DMNS	I/O / I	input/output port N / D- input from Ureceiver
168	A13	PTN6/DPLS	I/O / I	input/output port N / D+ input from l receiver
169	D12	PTN7	I/O	input/output port N
170	C12	TCLK/PTE6	I / I/O	TMU clock input / input/output port I
171	B12	PTE7	I/O	Input/output port E
172	A12	TxD0/SCPT0/IrTX	0/0/0	SCIF0 transmit data / SC port / IrDA
173	D11	SCK0/SCPT1	I/O / I/O	SCIF0 clock / SC port
174	C11	TxD2/SCPT2	0/0	SCIF2 transmit data / SC port
175	B11	SCK2/SCPT3	I/O / I/O	SCIF2 clock / SC port
176	A11	RTS2/SCPT4	O / I/O	SCIF2 transmit request / SC port
177	D10	RxD0/SCPT0/IrRX	1/1/1	SCIF0 receive data / SC port / IrDA
178	C10	VccQ	_	I/O power supply (3.3 V)

156

179

B10

Rev. 2.00, 09/03, page 14 of 690

RxD2/SCPT2

B16

VssQ

1/1

SCIF2 receive data / SC port

I/O power supply (0 V)

191 C7 AUDCK/PTG4 O / I/O AUD clock / input/output port G 192 D7 NMI I Nonmaskable interrupt request 193 A6 DREQ0/PTH5 I / I/O DMA request / input/output port I 194 B6 DREQ1/PTH6 I / I/O DMA request / input/output port I 195 C6 RESETP*6 I Power-on reset request 196 D6 CA I Hardware standby request 197 A5 MD3 I Area 0 bus width setting 198 B5 MD4 I Area 0 bus width setting 199 C5 AVss — Analog power supply (0 V) 200 D5 AN0/PTL0 I / I A/D converter input / input port L 201 A4 AN1/PTL1 I / I A/D converter input / input port L 202 B4 AN2/PTL2 I / I A/D converter input / input port L					· · · · ·	
192 D7 NMI I Nonmaskable interrupt request 193 A6 DREQ0/PTH5 I / I/O DMA request / input/output port I 194 B6 DREQ1/PTH6 I / I/O DMA request / input/output port I 195 C6 RESETP*6 I Power-on reset request 196 D6 CA I Hardware standby request 197 A5 MD3 I Area 0 bus width setting 198 B5 MD4 I Area 0 bus width setting 199 C5 AVss — Analog power supply (0 V) 200 D5 AN0/PTL0 I / I A/D converter input / input port L 201 A4 AN1/PTL1 I / I A/D converter input / input port L 202 B4 AN2/PTL2 I / I A/D converter input / input port L 203 C4 AN3/PTL3 I / I A/D converter input / input port L 204 A3 AVcc — Analog power supply (3.3 V) 205 B3 VssQ — I/O power supply (0 V) 206 D4 EXTAL_USB I USB clock 207 A2 XTAL_USB O USB clock 208 B2 VccQ — I/O power supply (3.3 V) Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	190	B7	IRQ5/PTE2	I / I/O	External interrupt request / input/o	
193 A6 DREQ0/PTH5 I / I/O DMA request / input/output port I 194 B6 DREQ1/PTH6 I / I/O DMA request / input/output port I 195 C6 RESETP*6 I Power-on reset request 196 D6 CA I Hardware standby request 197 A5 MD3 I Area 0 bus width setting 198 B5 MD4 I Area 0 bus width setting 199 C5 AVss — Analog power supply (0 V) 200 D5 AN0/PTL0 I / I A/D converter input / input port L 201 A4 AN1/PTL1 I / I A/D converter input / input port L 202 B4 AN2/PTL2 I / I A/D converter input / input port L 203 C4 AN3/PTL3 I / I A/D converter input / input port L 204 A3 AVcc — Analog power supply (3.3 V) 205 B3 VssQ — I/O power supply (0 V) 206 D4 EXTAL_USB I USB clock 207 A2 XTAL_USB O USB clock 208 B2 VccQ — I/O power supply (3.3 V) Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	191	C7	AUDCK/PTG4	O / I/O	AUD clock / input/output port G	
194 B6 DREQ1/PTH6 I / I/O DMA request / input/output port I 195 C6 RESETP*6 I Power-on reset request 196 D6 CA I Hardware standby request 197 A5 MD3 I Area 0 bus width setting 198 B5 MD4 I Area 0 bus width setting 199 C5 AVss — Analog power supply (0 V) 200 D5 AN0/PTL0 I / I A/D converter input / input port L 201 A4 AN1/PTL1 I / I A/D converter input / input port L 202 B4 AN2/PTL2 I / I A/D converter input / input port L 203 C4 AN3/PTL3 I / I A/D converter input / input port L 204 A3 AVcc — Analog power supply (3.3 V) 205 B3 VssQ — I/O power supply (0 V) 206 D4 EXTAL_USB I USB clock 207 A2 XTAL_USB O USB clock 208 B2 VccQ — I/O power supply (3.3 V) Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	192	D7	NMI		Nonmaskable interrupt request	
195 C6 RESETP*6 I Power-on reset request  196 D6 CA I Hardware standby request  197 A5 MD3 I Area 0 bus width setting  198 B5 MD4 I Area 0 bus width setting  199 C5 AVss — Analog power supply (0 V)  200 D5 AN0/PTL0 I / I A/D converter input / input port L  201 A4 AN1/PTL1 I / I A/D converter input / input port L  202 B4 AN2/PTL2 I / I A/D converter input / input port L  203 C4 AN3/PTL3 I / I A/D converter input / input port L  204 A3 AVcc — Analog power supply (3.3 V)  205 B3 VssQ — I/O power supply (0 V)  206 D4 EXTAL_USB I USB clock  207 A2 XTAL_USB O USB clock  208 B2 VccQ — I/O power supply (3.3 V)  Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	193	A6	DREQ0/PTH5	I / I/O	DMA request / input/output port H	
196 D6 CA I Hardware standby request 197 A5 MD3 I Area 0 bus width setting 198 B5 MD4 I Area 0 bus width setting 199 C5 AVss — Analog power supply (0 V) 200 D5 AN0/PTL0 I / I A/D converter input / input port L 201 A4 AN1/PTL1 I / I A/D converter input / input port L 202 B4 AN2/PTL2 I / I A/D converter input / input port L 203 C4 AN3/PTL3 I / I A/D converter input / input port L 204 A3 AVcc — Analog power supply (3.3 V) 205 B3 VssQ — I/O power supply (0 V) 206 D4 EXTAL_USB I USB clock 207 A2 XTAL_USB O USB clock 208 B2 VccQ — I/O power supply (3.3 V) Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	194	B6	DREQ1/PTH6	I / I/O	DMA request / input/output port H	
197 A5 MD3 I Area 0 bus width setting 198 B5 MD4 I Area 0 bus width setting 199 C5 AVss — Analog power supply (0 V) 200 D5 AN0/PTL0 I/I A/D converter input / input port L 201 A4 AN1/PTL1 I/I A/D converter input / input port L 202 B4 AN2/PTL2 I/I A/D converter input / input port L 203 C4 AN3/PTL3 I/I A/D converter input / input port L 204 A3 AVcc — Analog power supply (3.3 V) 205 B3 VssQ — I/O power supply (0 V) 206 D4 EXTAL_USB I USB clock 207 A2 XTAL_USB O USB clock 208 B2 VccQ — I/O power supply (3.3 V) Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	195	C6	RESETP*6	ļ	Power-on reset request	
198 B5 MD4 I Area 0 bus width setting 199 C5 AVss — Analog power supply (0 V) 200 D5 AN0/PTL0 I / I A/D converter input / input port L 201 A4 AN1/PTL1 I / I A/D converter input / input port L 202 B4 AN2/PTL2 I / I A/D converter input / input port L 203 C4 AN3/PTL3 I / I A/D converter input / input port L 204 A3 AVcc — Analog power supply (3.3 V) 205 B3 VssQ — I/O power supply (0 V) 206 D4 EXTAL_USB I USB clock 207 A2 XTAL_USB O USB clock 208 B2 VccQ — I/O power supply (3.3 V) Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	196	D6	CA		Hardware standby request	
199 C5 AVss — Analog power supply (0 V) 200 D5 AN0/PTL0 I / I A/D converter input / input port L 201 A4 AN1/PTL1 I / I A/D converter input / input port L 202 B4 AN2/PTL2 I / I A/D converter input / input port L 203 C4 AN3/PTL3 I / I A/D converter input / input port L 204 A3 AVcc — Analog power supply (3.3 V) 205 B3 VssQ — I/O power supply (0 V) 206 D4 EXTAL_USB I USB clock 207 A2 XTAL_USB O USB clock 208 B2 VccQ — I/O power supply (3.3 V) Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	197	A5	MD3	I	Area 0 bus width setting	
200 D5 ANO/PTL0 I / I A/D converter input / input port L 201 A4 AN1/PTL1 I / I A/D converter input / input port L 202 B4 AN2/PTL2 I / I A/D converter input / input port L 203 C4 AN3/PTL3 I / I A/D converter input / input port L 204 A3 AVcc — Analog power supply (3.3 V) 205 B3 VssQ — I/O power supply (0 V) 206 D4 EXTAL_USB I USB clock 207 A2 XTAL_USB O USB clock 208 B2 VccQ — I/O power supply (3.3 V) Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	198	B5	MD4	I	Area 0 bus width setting	
201 A4 AN1/PTL1 I / I A/D converter input / input port L 202 B4 AN2/PTL2 I / I A/D converter input / input port L 203 C4 AN3/PTL3 I / I A/D converter input / input port L 204 A3 AVcc — Analog power supply (3.3 V) 205 B3 VssQ — I/O power supply (0 V) 206 D4 EXTAL_USB I USB clock 207 A2 XTAL_USB O USB clock 208 B2 VccQ — I/O power supply (3.3 V) Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	199	C5	AVss	_	Analog power supply (0 V)	
202 B4 AN2/PTL2 I / I A/D converter input / input port L 203 C4 AN3/PTL3 I / I A/D converter input / input port L 204 A3 AVcc — Analog power supply (3.3 V) 205 B3 VssQ — I/O power supply (0 V) 206 D4 EXTAL_USB I USB clock 207 A2 XTAL_USB O USB clock 208 B2 VccQ — I/O power supply (3.3 V) Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	200	D5	AN0/PTL0	1/1	A/D converter input / input port L	
203 C4 AN3/PTL3 I / I A/D converter input / input port L 204 A3 AVcc — Analog power supply (3.3 V) 205 B3 VssQ — I/O power supply (0 V) 206 D4 EXTAL_USB I USB clock 207 A2 XTAL_USB O USB clock 208 B2 VccQ — I/O power supply (3.3 V) Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	201	A4	AN1/PTL1	1/1	A/D converter input / input port L	
204 A3 AVcc — Analog power supply (3.3 V) 205 B3 VssQ — I/O power supply (0 V) 206 D4 EXTAL_USB I USB clock 207 A2 XTAL_USB O USB clock 208 B2 VccQ — I/O power supply (3.3 V) Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	202	B4	AN2/PTL2	1/1	A/D converter input / input port L	
205 B3 VssQ — I/O power supply (0 V)  206 D4 EXTAL_USB I USB clock  207 A2 XTAL_USB O USB clock  208 B2 VccQ — I/O power supply (3.3 V)  Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	203	C4	AN3/PTL3	1/1	A/D converter input / input port L	
206 D4 EXTAL_USB I USB clock  207 A2 XTAL_USB O USB clock  208 B2 VccQ — I/O power supply (3.3 V)  Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	204	А3	AVcc	_	Analog power supply (3.3 V)	
207 A2 XTAL_USB O USB clock  208 B2 VccQ — I/O power supply (3.3 V)  Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	205	В3	VssQ	_	I/O power supply (0 V)	
208 B2 VccQ — I/O power supply (3.3 V)  Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	206	D4	EXTAL_USB	Į	USB clock	
Notes: The unused pins should be handled according to table A.1, I/O Port States in Processing State, in Appendix.	207	A2	XTAL_USB	0	USB clock	
Processing State, in Appendix.	208	B2	VccQ	_	I/O power supply (3.3 V)	
	Notes:	The unused pins should be handled according to table A.1, I/O Port State Processing State, in Appendix.				

power-on reset state is released.

IRQ0/IRL0/PTH0

IRQ1/IRL1/PTH1

IRQ2/IRL2/PTH2

IRQ3/IRL3/PTH3

IRQ4/PTH4

**8**A

**B8** 

C8

D8

A7

185

186

187

188

189

1/1/1/0

1/1/1/0

1/1/1/0

1/1/1/0

1/1/0

External interrupt request / input/o

the TRST pin should be driven low at the power-on set state and driven high

RENESAS

regardless of whether the UDI function is used or not. As the same as the F

Rev. 2.00, 09/03, pa

7.	The pull-up MOS turns on if the pin function controller (PFC) is used to select functions (UDI).

Rev. 2.00, 09/03, page 16 of 690

				supply. There will be rif any pins are open.
	VssQ	_	Ground	Ground pin. Connect a to the system power s There will be no opera pins are open.
Clock	Vcc-PLL1		PLL1 power supply	Power supply for the coscillator.
	Vss-PLL1		PLL1 ground	Ground pin for the on- oscillator.
	Vcc-PLL2	_	PLL2 power supply	Power supply for the coscillator.
	Vss-PLL2	_	PLL2 ground	Ground pin for the on- oscillator.
	EXTAL	I	External clock	For connection to a cr resonator. An external may also be input to the pin.
	XTAL	0	Crystal	For connection to a cresonator.
	CKIO	I/O	System clock	Supplies the system c external devices.

Ground

Power supply

Vss

VccQ

power supply. There v operation if any pins a

Ground pin. Connect a the system power sup There will be no opera pins are open.

Power supply for I/O p all VccQ pins to the sy

Rev. 2.00, 09/03, pa

	CA	I	Chip active
Interrupts	NMI	I	Non-maskable interrupt
	IRQ5 to IRQ0	I	Interrupt requests 5 to 0
	IRL3 to IRL0	I	Interrupt requests 3 to 0
	PINT15 to PINT0	I	Interrupt requests 15 to 0
Address bus	A25 to A0	0	Address bus
Data bus	D31 to D0	I/O	Data bus
Rev. 2.00, 09/0	3, page 18 of 690	Í	RENESAS

power-on reset state.

When low, the system of manual reset state.

Indicates the operating

Low when an external or requests the release of

Indicates that the bus m

has been released to all device. Reception of the signal informs the device has output the BREQ shas acquired the bus.

High in normal operation in hardware standby mo

Non-maskable interrupt pin. Fix to high level wh

Maskable interrupt requ

Selectable as level input input. The rising edge of edge is selectable as the edge. The low level or has selectable as the detectable as the detectable interrupt requirements.

Input a coded interrupt
PINT interrupt request p

Outputs addresses.

32-bit bidirectional data

mastership.

use.

System Control

RESETM

STATUS1,

STATUS0 BREQ

BACK

ı

0

ı

0

Manual reset

Status output

Bus request

Bus request

acknowledge

V	VE1	0	Second-lowest- byte write	Indicates that bits 15 t data in the external me device are being written
V	VE0	0	Lowest-byte write	Indicates that bits 7 to in the external memory are being written.
C	CKE	0	CK enable	Clock enable. (SDRAM
С	QMUU	0	DQ mask UU	Selects D31 to D24. (S
С	DQMUL	0	DQ mask UL	Selects D23 to D16. (\$
С	DQMLU	0	DQ mask LU	Selects D15 to D8. (S
С	DQMLL	0	DQ mask LL	Selects D7 to D0. (SD
F	RASU	0	Row address U	Specifies a row address
F	RASL	0	Row address L	Specifies a row address
C	CASU	0	Column address U	Specifies a column ad (SDRAM)
C	CASL	0	Column address L	Specifies a column ad (SDRAM)
Α	λH	0	Address hold	Address hold signal.
V	VAIT	I	Wait	Inserts a wait cycle int cycles during access t external space.

0

Highest-byte write

byte write

WE3

WE2

RENESAS

Rev. 2.00, 09/03, pa

Indicates that bits 31 t

data in the external medevice are being written

data in the external medevice are being writted

Second-highest- Indicates that bits 23 t

				capture control input pi
16-bit timer pulse unit (TPU)	TO3 to TO0	0	Timer output	Output compare/PWM
Serial	TxD0, TxD2	0	Transmit data	Transmit data pin.
communication interface with	RxD0, RxD2	I	Receive data	Receive data pin.
FIFO	SCK0, SCK2	I/O	Serial clock	Clock input/output pin.
(SCIF0, SCIF2)	RTS0, RTS2	0	Transmit request	Modem control pin.
	CTS0, CTS2	1	Transmit enable	Modem control pin.
IrDA	IrTX	0	IrDA TX port	IrDA transmit data outp
	IrRX	1	IrDA RX port	IrDA receive data input
Realtime clock	EXTAL2	I	RTC clock	RTC crystal oscillator p

I

AVss	

XTAL2

Vcc-RTC

Vss-RTC

**AVcc** 

AN3 to AN0

(RTC)

A/D converter

(ADC)

RTC clock

RTC power

RTC ground

A/D analog

A/D analog

ground

power supply

supply

kHz)

kHz)

Analog input pin Analog input pin.

RTC crystal oscillator p

Power supply pin for the

Ground pin for the RTC

Power supply for the A/

converter. When the A/ is not in use, connect the port power supply (Vcc

Ground pin for the A/D

Connect this pin to the power supply (Vss).

Vcc-USB	_	USB analog power supply	USB power supply pin USB is not in use, con to the port power supp
Vss-USB	_	USB analog ground	USB ground pin. Conr to the system power s
D-	I/O	D- I/O	On-chip USB transceiv
D+	I/O	D+ I/O	On-chip USB transceiv

TXDMNS

DPLS

DMNS

**TXENL** 

SUSPND

0

Ī

Ī

0

0

driver.

driver.

D- transmit output pin

D+ signal input pin from receiver to the driver.

D- signal input pin from receiver to the driver.

Output enable pin for t

Suspend-state output

transceiver.

D- output

D+ input

D- input

Suspend

Output enable

PTM0	purpose port	
PTN7 to PTN0	I/O	General purpose port
SCPT5 to SCPT0	I/O	Serial port

PTE7 to PTE0

PTF7 to PTF0

PTG7 to PTG0

PTH6 to PTH0

PTJ7 to PTJ0

PTK7 to PTK0

PTL3 to PTL0

PTM6, PTM4 to I/O

I/O

I/O

I/O

I/O

0

I/O

General purpose port

General purpose port

General

General

General

General purpose port

General

General

purpose port

purpose port

purpose port

purpose port

8-bit general-purpose I/

8-bit general-purpose I/

8-bit general-purpose I/

7-bit general-purpose I/

8-bit general-purpose o

8-bit general-purpose I/

4-bit general-purpose ir

6-bit general-purpose I/

8-bit general-purpose I/

6-bit serial port pins.

pins.

pins.

			0.9.1	
E10A interface	ASEBRKAK	0	Break mode acknowledge	Indicates that the E10 has entered its break
				For the connection wi see the SH7705 E10A User's Manual (tentat
	ASEMD0	I	ASE mode	Sets ASE mode.

0

0

AUD data

AUD clock

synchronous

AUD

signal

Destination-address o

Synchronous clock ou branch-trace mode.

Data start-position ack

signal output pin in bra

mode.

branch-trace mode.

Advanced user

debugger

(AUD)

AUDATA3 to

AUDATA0

AUDSYNC

AUDCK

states.

**Reset State:** In the reset state, the CPU is reset. The LSI supports two types of resets: reset and manual reset. For details on resets, refer to section 5, Exception Handling.

In power-on reset, the registers and internal statuses of all LSI on-chip modules are in

manual reset, the register contents of a part of the LSI on-chip modules, such as the becontroller (BSC), are retained. For details, refer to section 24, List of Registers. The C statuses and registers are initialized both in power-on reset and manual reset. After initial the program branches to address H'A0000000 to pass control to the reset processing p executed.

**Exception Handling State:** In the exception handling state, the CPU processing flow temporarily by a general exception or interrupt exception processing. The program co and status register (SR) are saved in the save program counter (SPC) and save status r (SSR), respectively. The program branches to an address obtained by adding a vector vector base register (VBR) and passes control to the exception processing program de user to be executed. For details on reset, refer to section 5, Exception Handling.

**Program Execution State:** The CPU executes programs sequentially.

**Low-Power Consumption State:** The CPU stops operation to reduce power consumple low-power consumption state can be entered by executing the SLEEP instruction. For the low-power consumption state, refer to section 11, Power-Down Modes.

Figure 2.1 shows a status transition diagram.

CPUS3D0S_000020020300

Rev. 2.00, 09/03, pa



registers, including SR, and some of the address spaces cannot be accessed by the user and system control instructions cannot be executed. This function effectively protects the resources from the user program. To change the processing mode from user to privilege transition to exception handling state is required.*

Note: * To call a service routine used in privileged mode from user mode, the LSI s unconditional trap instruction (TRAPA). When a transition from user mode privileged mode occurs, the contents of the SR and PC are saved. A program in user mode can be resumed by restoring the contents of the SR and PC. To from an exception processing program, the LSI supports an RTE instruction




Figure 2.1 Processing State Transitions

when in user mode. For the P0 and U0 areas, access using the cache is enabled. The P areas are handled as address translatable areas.

If the cache is enabled, access to the P0 or U0 area is cached. If a P0 or U0 address is while the address translation unit is enabled, the P0 or U0 address is translated into a paddress based on translation information defined by the user.

If the CPU is in user mode, only the U0 area can be accessed. If P1, P2, P3, or P4 is accessed user mode, a transition to an address error exception occurs.

**P1 Area:** The P1 area is defined as a cacheable but non-address translatable area. Nor programs executed at high speed in privileged mode, such as exception processing har are at the core of the operating system (S), are assigned to the P1 area.

processing program to be called from the reset state is described at the start address (For of the P2 area. Normally, programs such as system initialization routines and OS initial programs are assigned to the P2 area. To access a part of an on-chip module control recorresponding program should be assigned to the P2 area.

**P2** Area: The P2 area is defined as a non-cacheable but non-address translatable area.

**P3** Area: The P3 area is defined as a cacheable and address translatable area. This are an address translation is required for a privileged program.

**P4 Area:** The P4 area is defined as a control area which is non-cacheable and non-add translatable. This area can be accessed only in privileged mode. A part of this LSI's or module control register is assigned to this area.

H'C0000000 to H'DFFFFFF	P3	Privileged mode	0.5-Gbyte physical space, cachea address translatable
H'E0000000 to H'FFFFFFF	P4	Privileged mode	0.5-Gbyte control space, non-cac

details, please refer to section 7, Bus State Controller (BSC). In addition, area 1 in the ememory space is used as an on-chip I/O space where most of this LSI's on-chip module

Normally, the upper three bits of the 32-bit logical address are masked and the lower 29 used for external memory addresses.* For example, address H'00000100 in the P0 are

0.5-Gbyte physical space, non-ca

Privileged mode

# 2.2.2 External Memory Space

P2

H'A0000000 to

The LSI uses 29 bits of the 32-bit logical address to access external memory. In this carefly of external memory space can be accessed. The external memory space is managunits. Different types of memory can be connected to each area, as shown in figure 2.2.

registers are mapped. *1

H'80000100 in the P1 area, address H'A0000100 in the P2 area, and address H'C00001 area of the logical address space are mapped into address H'00000100 of area 0 in the ememory space. The P4 area in the logical address space is not mapped into the external address. If an address in the P4 area is accessed, an external memory cannot be accessed. Notes: 1. To access an on-chip module control register mapped into area 1 in the external memory cannot be accessed.

memory space, access the address from the P2 area which is not cached in the address space.2. If the address translation unit is enabled, arbitrary mapping in page units can specified. For details, refer to section 3, Memory Management Unit (MMU)

RENESAS




Figure 2.2 Logical Address to External Memory Space Mapping

## 2.3 Register Descriptions

This LSI provides thirty-three 32-bit registers: 24 general registers, five control register system registers, and one program counter.

**General Registers:** This LSI incorporates 24 general registers: R0_BANK0 to R7_BANK1 to R7_BANK1 and R8 to R15. R0 to R7 are banked. The process mode a register bank (RB) bit in the status register (SR) define which set of banked registers (to R7_BANK0 or R0_BANK1 to R7_BANK1) are accessed as general registers.

**System Registers:** This LSI incorporates the multiply and accumulate registers (MAC and procedure register (PR) as system registers. These registers can be accessed regard processing mode.

**Program Counter:** The program counter stores the value obtained by adding 4 to the instruction address.

**Control Registers:** This LSI incorporates the status register (SR), global base register save status register (SSR), save program counter (SPC), and vector base register (VBI register. Only the GBR can be accessed in user mode. Control registers other than the accessed only in privileged mode.

Rev. 2.00, 09/03, pa

RENESAS

System registers	MACH, MACL, PR	Undefined
Program counter	PC	H'A0000000
Control registers	SR	MD bit = 1, RB bit = 1, BL bit = 1, bits = H'F (1111), reserved bits = bits = undefined
	GBR, SSR, SPC	Undefined
	VBR	H'0000000

Note:* Initialized by a power-on or manual reset.

R12 R13 R14 R15	R12 R13 R14 R15
R14 R15	R14
R15	
	R15
0.0	
SR	SR
SSR	SSR
GBR	GBR
MACH	MACH
MACL	MACL
PR	PR
VBR	VBR
D0	PC
SPC	SPC
R0 BANK0*1 *4	R0_BANK1*1*3
R1_BANK0*4	R1_BANK1*3
R2_BANK0*4	R2_BANK1*3
R3_BANK0*4	R3_BANK1*3
R4_BANK0*4	R4_BANK1*3
R5_BANK0*4	R5_BANK1*3
R6_BANK0*4	R6_BANK1*3
R7_BANK0*4	R7_BANK1*3
vileged mode register nfiguration (RB = 1)	(c) Privileged mode register configuration (RB = 0)
	GBR MACH MACL PR VBR  PC SPC  R0_BANK0*1*4 R1_BANK0*4 R2_BANK0*4 R3_BANK0*4 R4_BANK0*4 R4_BANK0*4 R5_BANK0*4 R5_BANK0*4 R7_BANK0*4 R7_BANK0*4

R11

Notes: 1. The ressing m and

2. Bank register

R11

- 3. Bank register
  - Accessed as a general register when the RB bit is set to 1 in the SR register.
- Accessed only by LDC/STC instructions when the RB bit is cleared to 0. 4. Bank register
  - Accessed as a general register when the RB bit is cleared to 0 in the SR register. Accessed only by LDC/STC instructions when the RB bit is set to 1.

Figure 2.3 Register Configuration in Each Processing Mode

R11



In user mode, bank 0 is selected regardless of he RB bit value. Sixteen registers: R0_B. R7_BANK0 and R8 to R15 are accessed as general registers R0 to R15. The R0_BANK R7_BANK1 registers in bank 1 cannot be accessed.

In privileged mode that is entered by a transition to exception handling state, the RB bit to select bank 1. In privileged mode, sixteen registers: R0_BANK1 to R7_BANK1 and are accessed as general registers R0 to R15. A bank is switched automatically when an handling state is entered, registers R0 to R7 need not be saved by the exception handling. The R0_BANK0 to R7_BANK0 registers in bank 0 can be accessed as R0_BANK to R by the LDC and STC instructions.

case, sixteen registers: R0_BANK0 to R7_BANK0 and R8 to R15 are accessed as gene registers R0 to R15. The R0_BANK1 to R7_BANK1 registers in bank 1 can be accessed R0_BANK to R7_BANK by the LDC and STC instructions.

In privileged mode, bank 0 can also be used as general registers by clearing the RB bit

The general registers R0 to R15 are used as equivalent registers for almost all instructions some instructions, the R0 register is automatically used or only the R0 register can be a source or destination registers.

Rev. 2.00, 09/03, page 32 of 690

RENESAS

R9	
R1	0
R1	1
R1	2
R1	3
R1	4
R1	5

register.

Figure 2.4 General Registers

#### 2.3.2 System Registers

The system registers: multiply and accumulate registers (MACH/MACL) and procedu (PR) as system registers can be accessed by the LDS and STS instructions.

Multiply and Accumulate Registers (MACH/MACL): The multiply and accumulate (MACH/MACL) store the results of multiplication and accumulation instructions or n instructions. The MACH/MACL registers also store addition values for the multiplica accumulations. After reset, these registers are undefined. The MACH and MACL registers are undefined and lower 32 bits, respectively.

**Procedure Register (PR):** The procedure register (PR) stores the return address for a call using the BSR, BSRF, or JSR instruction. The return address stored in the PR reg restored to the program counter (PC) by the RTS (return from the subroutine) instruct reset, this register is undefined.

Rev. 2.00, 09/03, pa






Figure 2.5 System Registers and Program Counter

				Indicates the CPU processing mode.
				0: User mode
				1: Privileged mode
				The MD bit is set to 1 in reset or exception handli
29	RB	1	R/W	Register Bank
				The general registers R0 to R7 are banked regist bit selects a bank used in the privileged mode.
				<ol> <li>Selects bank 0 registers. In this case, R0_BAN R7_BANK0 and R8 to R15 are used as genera R0_BANK1 to R7_BANK1 can be accessed by STR instruction.</li> </ol>
				<ol> <li>Selects bank 1 registers. In this case, R0_BAN R7_BANK1 and R8 to R15 are used as genera R0_BANK0 to R7_BANK0 can be accessed by STR instruction.</li> </ol>
				The RB bit is set to 1 in reset or exception handli
28	BL	1	R/W	Block
				Specifies whether an exception, interrupt, or user enabled or not.
				0: Enables an exception, interrupt, or user break.
				1: Disables an exception, interrupt, or user break
				The BL bit is set to 1 in reset or exception handling
27 to 1	10 —	0	R	Reserved
				These bits are always read as 0. The write value always be 0.

Description

Processing Mode

This bit is always read as 0. The write value shou

Reserved

0.

Initial

1

R/W

R/W

R

**Bit Name Value** 

MD

Bit

31

30

				Indicates the interrupt mask level. These bits do no even if an interrupt occurs. At reset, these bits are to B'1111. These bits are not affected in an except handling state.
3, 2	_	0	R	Reserved
				These bits are always read as 0. The write value s always be 0.
1	S	_	R/W	Saturation Mode
				Specifies the saturation mode for multiply instruction multiply and accumulate instructions. This bit can liby the SETS and CLRS instructions in user mode.
				At reset, this bit is undefined. This bit is not affecte exception handling state.
0	Т	_	R/W	T Bit
				Indicates true or false for compare instructions or oborrow occurrence for an operation instruction with borrow. This bit can be specified by the SETT and instructions in user mode.

Interrupt Mask

Save Status Register (SSR): The save status register (SSR) can be accessed only in pr

7 to 4

13 to 10

1

R/W

reset, the SPC initial value is undefined.

Global Base Register (GBR): The global base register (GBR) is referenced as a base

Rev. 2.00, 09/03, page 36 of 690

can be read or written in privileged mode.

At reset, the SSR initial value is undefined.

exception handling state.

The M, Q, S, and T bits can be set/cleared by the user mode specific instruction.

mode. Before entering the exception, the contents of the SR register is stored in the SSI

**Save Program Counter (SPC):** The save program counter (SPC) can be accessed onl privileged mode. Before entering the exception, the contents of the PC are stored in the

GBR indirect addressing mode. At reset, the GBR initial value is undefined.

At reset, this bit is undefined. This bit is not affected





Figure 2.6 Control Register Configuration

#### 2.4 Data Formats

### 2.4.1 Register Data Format

Register operands are always longwords (32 bits). When the memory operand is only bits) or a word (16 bits), it is sign-extended into a longword when loaded into a register



When a word or longword operand is accessed, the byte positions on the memory corre the word or longword data on the register is determined to the specified endian mode (to r little endian).

Figure 2.7 shows a byte correspondence in big endian mode. In big endian mode, the M the register corresponds to the lowest address in the memory, and the LSB the in the recorresponds to the highest address. For example, if the contents of the general register at an address indicated by the general register R1 in longword, the MSB byte of the R0 the address indicated by the R1 and the LSB byte of the R1 register is stored at the addindicated by the (R1 +3).

The on-chip device registers assigned to memory are accessed in big endian mode. Not available access size (byte, word, or long word) differs in each register.

Note: The CPU instruction codes of this LSI must be stored in word units. In big end the instruction code must be stored from upper byte to lower byte in this order word boundary of the memory.




Figure 2.7 Data Format on Memory (Big Endian Mode)

and the LSB byte of the R1 register is stored at the address indicated by the R1.

If the little endian mode is selected, the on-chip device registers assigned to memory a in big endian mode. Note that the available access size (byte, word, or long word) diff register.

Note: The CPU instruction codes of this LSI must be stored in word units. In little e the instruction code must be stored from lower byte to upper byte in this order word boundary of the memory.




Figure 2.8 Data Format on Memory (Little Endian Mode)

data. Immediate data is sign-extended to longword size for arithmetic operations (MOV and CMP/EQ instructions) or zero-extended to longword size for logical operations (TS

OR, and XOR instructions).

**Load/Store Architecture:** Basic operations are executed between registers. In operation involving memory, data is first loaded into a register (load/store architecture). However manipulation instructions such as AND are executed directly on memory.

**Delayed Branching:** Unconditional branch instructions are executed as delayed branch delayed branch instruction, the branch is made after execution of the instruction (called instruction) immediately following the delayed branch instruction. This minimizes disr the pipeline when a branch is made.

This LSI supports two types of conditional branch instructions: delayed branch instruct normal branch instruction.

Example: BRA TARGET ; ADD is executed before branching to the TARG ADD R1, R0

**T Bit:** The result of a comparison is indicated by the T bit in the status register (SR), ar conditional branch is performed according to whether the result is True or False. Proces has been improved by keeping the number of instructions that modify the T bit to a mir Example:

; The T bit cannot be modified by the ADD instru-ADD #1, R0 ; The T bit is set to 1 if R0 is 0. #0, R0 CMP/EQ

; Branch to TARGET if the T bit is set to 1 (R0=0 BT Target


RENESAS


incured whereby infinediate data is loaded when all instruction is executed, this value transferred to a register and the data is referenced using register indirect addressing m


16-Bit/32-Bit Displacement: When data is referenced with a 16- or 32-bit displacement displacement value is placed in a table in memory beforehand. Using the method whe longword immediate data is loaded when an instruction is executed, this value is trans register and the data is referenced using indexed register indirect addressing mode.

RENESAS

Rev. 2.00, 09/03, pa







CMP/EQ instruction is sign-extended. #imm:8 8-bit immediate data imm of TRAPA instruction is zero-extended and multiplied by 4. For addressing modes with displacement (disp) as shown below, the assembler

in this manual indicates the value before it is scaled (x 1, x2, or x4) according to

operand size to clarify the LSI operation. For details on assembler description, redescription rules in each assembler. @ (disp:4, Rn) ; Register indirect with displacement

- @ (disp:8, Rn) ; GBR indirect with displacement
- @ (disp:8, PC) ; PC relative with displacement
- disp:8, disp ; PC relative

nnnn: Destination register

iiii: Immediate data

dddd: Displacement

**Table 2.4 CPU Instruction Formats** 

Instruction Format	Operand	Operand	Sample	e Inst
0 type  15 0    xxxx xxxx xxxx xxxx xxxx	_	_	NOP	
n type  15 0    xxxx   nnnn   xxxx   xxxx	_	nnnn: register direct	MOVT	Rn
	Control register or system register	nnnn: register direct	STS	MAC
	Control register or system register	nnnn: pre- decrement register indirect	STC.L	SR,
m type  15 0  xxxx mmmm xxxx xxxx	mmmm: register direct	Control register or system register	LDC	Rm,
	mmmm: post- increment register indirect	Control register or system register	LDC.L	@R
	mmmm: register indirect	_	JMP	@R
	PC-relative using Rm	_	BRAF	Rm

Source

Destination

	and-accumulate operation)
	nnnn: * post- increment register indirect (multiply- and-accumulate operation)
	mmmm: post- increment register indirect
	mmmm: register direct
	mmmm: register direct
md type	mmmmdddd:
15 0 xxxx xxxx mmmm dddd	register indirect with displacement
nd4 type	R0 (register direct)

indirect (multiply-

mmmm: register

mmmmdddd:

register indirect

with displacement

direct

nnnn: register

nnnn: pre-

indirect

decrement register

R0 (register direct) MOV.B @(dis

nnnn: indexed register indirect

nnnndddd:

nnnndddd:

register indirect with displacement

register indirect

nnnn: register

direct

with displacement

direct

MOV.L @Rm

MOV.L Rm,@

MOV.L Rm,@

MOV.B R0,@

MOV.L Rm,@

MOV.L@(disp

Rev. 2.00, 09/03, page 46 of 690

xxxx xxxx nnnn dddd

nmd type

xxxx nnnn mmmi



	PC-relative with displacement			
	dddddddd: PC-relative	_	BF	label
d12 type  15 0  xxxx dddd dddd dddd	ddddddddddd: PC-relative	_		label (labe
nd8 type  15 0  xxxx   nnnn   dddd   dddd	ddddddd: PC- relative with displacement	nnnn: register direct	MOV.L	@(dis
i type  15 0    xxxx   xxxx	iiiiiii: immediate	Indexed GBR indirect	AND.B	#imm
	iiiiiii: immediate	R0 (register direct)	AND	#imr
	iiiiiiii: immediate	_	TRAPA	#imr
ni type  15 0	iiiiiii: immediate	nnnn: register direct	ADD	#imr
Note: * In multiply-and-ac	cumulate instructions, nn	nn is the source regis	ter.	

Туре	Kinds of Instruction	Op Code	Function
Data transfer	5	MOV	Data transfer
instructions			Immediate data transfer
			Peripheral module data transfer
			Structure data transfer
		MOVA	Effective address transfer
		MOVT	T bit transfer
		SWAP	Upper/lower swap
		XTRCT	Extraction of middle of linked registers
Arithmetic	21	ADD	Binary addition
operation instructions		ADDC	Binary addition with carry
matructions		ADDV	Binary addition with overflow check
		CMP/cond	Comparison
		DIV1	Division
		DIV0S	Signed division initialization
		DIV0U	Unsigned division initialization
		DMULS	Signed double-precision multiplication
		DMULU	Unsigned double-precision multiplication
		DT	Decrement and test
		EXTS	Sign extension
		EXTU	Zero extension
		MAC	Multiply-and-accumulate, double- precision multiply-and-accumulate
		MUL	Double-precision multiplication (32 × 32 bits)



<u></u>	-		Logical 7 li 12
operation instructions		NOT	Bit inversion
		OR	Logical OR
		TAS	Memory test and bit setting
		TST	Logical AND and T bit setting
		XOR	Exclusive logical OR
Shift	12	ROTL	1-bit left shift
instructions		ROTR	1-bit right shift
		ROTCL	1-bit left shift with T bit
		ROTCR	1-bit right shift with T bit
		SHAL	Arithmetic 1-bit left shift
		SHAR	Arithmetic 1-bit right shift
		SHLL	Logical 1-bit left shift
		SHLLn	Logical n-bit left shift
		SHLR	Logical 1-bit right shift
		SHLRn	Logical n-bit right shift
		SHAD	Arithmetic dynamic shift
		SHLD	Logical dynamic shift

SUBV

AND

Logic

6

Binary subtraction with underflow

Logical AND

		BSRF	Branch to subroutine procedure
		JMP	Unconditional branch
		JSR	Branch to subroutine procedure
		RTS	Return from subroutine procedure
System	15	CLRT	T bit clear
control instructions		CLRMAC	MAC register clear
mon donorio		CLRS	S bit clear
		LDC	Load into control register
		LDS	Load into system register
		LDTLB	PTEH/PTEL load into TLB
		NOP	No operation
		PREF	Data prefetch to cache
		RTE	Return from exception handling
		SETS	S bit setting
		SETT	T bit setting
		SLEEP	Transition to power-down mode
		STC	Store from control register
		STS	Store from system register
		TRAPA	Trap exception handling



68

Total:

SZ: SIZE SRC: Source DEST: Destination	n: Destination register 00: R0 01: R1	(xx): Memory operand M/Q/T: Flag bits in SR &: Logical AND of each bit
Rm:Source register11Rn:Destination registeriiii:imm:Immediate datadddd	11: R15  Immediate data d: Displacement*2	: Logical OR of each bit  ^: Exclusive logical OR of each bit
disp: Displacement		-: Logical NOT of each bit < <n: left="" n-bit="" p="" shift<=""> &gt;&gt;n: n-bit right shift</n:>

 $\rightarrow$ ,  $\leftarrow$ : Transfer direction

When the destination register of a load instruction (memory  $\rightarrow$  re

Notes: 1. The table shows the minimum number of execution states. In practice, the instruction execution states will be increased in cases such as the following a. When there is a conflict between an instruction fetch and a data a

mmmm: Source register

OP.Sz SRC, DEST

b.

used by the following instruction

2. Scaled (x1, x2, or x4) according to the instruction operand size, etc.

RENESAS

Rev. 2.00, 09/03, pa

MOV.B	@Rm+,Rn	0110nnnnmmmm0100	(Rm)→Sign extension→Rn, Rm+1→Rm	-
MOV.W	@Rm+,Rn	0110nnnnmmmm0101	(Rm)→Sign extension→Rn, Rm+2→Rm	-
MOV.L	@Rm+,Rn	0110nnnnmmm0110	(Rm)→Rn, Rm+4→Rm	-
MOV.B	R0,@(disp,Rn)	10000000nnnndddd	R0→(disp+Rn)	-
MOV.W	R0,@(disp,Rn)	10000001nnnndddd	R0→(disp x 2+Rn)	-
MOV.L	Rm,@(disp,Rn)	0001nnnnmmmmdddd	Rm→(disp x 4+Rn)	-
MOV.B	@(disp,Rm),R0	10000100mmmmdddd	(disp+Rm) $\rightarrow$ Sign extension $\rightarrow$ R0	_
MOV.W	@(disp,Rm),R0	10000101mmmmdddd	(disp x 2+Rm)→Sign extension→R0	-
MOV.L	@(disp,Rm),Rn	0101nnnmmmmdddd	(disp x 4+Rm)→Rn	_
MOV.B	Rm,@(R0,Rn)	0000nnnnmmm0100	$Rm\rightarrow (R0+Rn)$	_
MOV.W	Rm,@(R0,Rn)	0000nnnnmmmm0101	Rm→(R0+Rn)	_

0010nnnnmmmm0000

0010nnnnmmmm0001

0010nnnnmmmm0010

0110nnnnmmmm0000

0110nnnnmmmm0001

0110nnnnmmm0010

0010nnnnmmm0100

0010nnnnmmmm0101

0010nnnnmmmm0110

 $Rm \rightarrow (Rn)$ 

 $Rm\rightarrow (Rn)$ 

 $Rm\rightarrow (Rn)$ 

(Rm)→Rn

(Rm)→Sign extension→Rn

(Rm)→Sign extension→Rn

 $Rn-1\rightarrow Rn, Rm\rightarrow (Rn)$ 

 $Rn-2\rightarrow Rn, Rm\rightarrow (Rn)$ 

 $Rn-4\rightarrow Rn, Rm\rightarrow (Rn)$ 



0000nnnnmmmm0110  $Rm \rightarrow (R0+Rn)$ 

Rm,@(R0,Rn)

MOV.B

MOV.W

MOV.L

MOV.B

MOV.W

MOV.L

MOV.B

MOV.W

MOV.L

MOV.L

Rm,@Rn

Rm,@Rn

Rm,@Rn

@Rm,Rn

@Rm,Rn

@Rm,Rn

Rm,@-Rn

Rm,@-Rn

Rm,@-Rn

MOV.B	@(disp,GBR),R0	11000100dddddddd	(disp+GBR)→Sign extension→R0	-
MOV.W	@(disp,GBR),R0	11000101dddddddd	(disp x 2+GBR)→Sign extension→R0	_
MOV.L	@(disp,GBR),R0	11000110dddddddd	(disp x 4+GBR)→R0	_
MOVA	@(disp,PC),R0	11000111dddddddd	disp x 4+PC→R0	_
MOVT	Rn	0000nnnn00101001	T→Rn	_
SWAP.B	Rm,Rn	0110nnnnmmmm1000	Rm→Swap lowest two bytes→Rn	_
SWAP.W	Rm,Rn	0110nnnnmmmm1001	Rm→Swap two consecutive words→Rn	_
XTRCT	Rm,Rn	0010nnnnmmmm1101	Rm: Middle 32 bits of Rn $\rightarrow$ Rn	_

CMP/EQ	Rm,Rn	0011nnnnmmmm0000	If $Rn = Rm$ , $1 \rightarrow T$	1
CMP/HS	Rm,Rn	0011nnnnmmmm0010	If $Rn \ge Rm$ with unsigned data, $1 - \rightarrow T$	1
CMP/GE	Rm,Rn	0011nnnnmmmm0011	If $Rn \ge Rm$ with signed data, $1 \rightarrow -T$	1
CMP/HI	Rm,Rn	0011nnnnmmmm0110	If Rn > Rm with unsigned data, 1 $ \rightarrow$ T	1
CMP/GT	Rm,Rn	0011nnnnmmmm0111	If Rn > Rm with signed data, 1 $\rightarrow$ – T	1
CMP/PL	Rn	0100nnnn00010101	If $Rn \ge 0$ , $1 \rightarrow T$	1
CMP/PZ	Rn	0100nnnn00010001	If Rn > 0, 1 $\rightarrow$ T	1
CMP/STR	Rm,Rn	0010nnnnmmmm1100	If Rn and Rm have an equivalent – byte, $1 \rightarrow T$	1

0011nnnnmmmm0100

0010nnnnmmmm0111

000000000011001

0011nnnnmmm1101

0011nnnnmmmm0101

DT Rn 0100nnnn00010000

Rm,Rn

Rm,Rn

Rm,Rn

Rm,Rn

DIV1

DIV0S

DIV0U

DMULS.L

DMULU.L

RENESAS

Single-step division (Rn/Rm)

 $M, M \wedge Q \rightarrow T$ 

 $0 \to M/Q/T$ 

else  $0 \rightarrow T$ 

bits

MSB of Rn  $\rightarrow$  Q, MSB of Rm  $\rightarrow$  -

Signed operation of  $Rn \times Rm \rightarrow -$ 

Unsigned operation of Rn × Rm -

MACH, MACL  $32 \times 32 \rightarrow 64$  bits

 $\rightarrow$  MACH, MACL 32  $\times$  32  $\rightarrow$  64

 $Rn - 1 \rightarrow Rn$ , if  $Rn = 0, 1 \rightarrow T$ ,

1

1

1

2 (to

2 (to

5)*

1

5)*

Rev. 2.00, 09/03, page 54 of 690

			$\rightarrow$ Rn
MAC.L	@Rm+, @Rn+	0000nnnnmmmm1111	Signed operation of (Rn) $\times$ (Rm) $-$ + MAC $\rightarrow$ MAC,Rn + 4 $\rightarrow$ Rn, Rm + 4 $\rightarrow$ Rm, $32 \times 32 + 64 \rightarrow 64$ bits
MAC.W	@Rm+, @Rn+	0100nnnnmmmm1111	Signed operation of $(Rn) \times (Rm) - + MAC \rightarrow MAC \cdot Rn + 2 \rightarrow Rn$

Rm,Rn

MUL.L

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	MULS.W	Rm,Rn	0010nnnnmmm1111	MACL,	_	1(to
NEGC       Rm,Rn       0110nnnnmmm1010       0-Rm-T→Rn, Borrow→T       -       1         SUB       Rm,Rn       0011nnnnmmm1000       Rn-Rm→Rn       -       1         SUBC       Rm,Rn       0011nnnnmmm1010       Rn-Rm-T→Rn, Borrow →T       -       1         SUBV       Rm,Rn       0011nnnnmmm1011       Rn-Rm→Rn, Underflow→T       -       1         Note:       *       The number of execution cycles indicated within the parentheses ( ) are red the operation result is read from the MACH/MACL register immediately after the operation result is read from the MACH/MACL register immediately after the control of the cont	MULU.W	Rm,Rn	0010nnnnmmm1110	$\rightarrow$ MACL,	_	1(to
SUB       Rm,Rn       0011nnnnmmm1000       Rn–Rm→Rn       -       1         SUBC       Rm,Rn       0011nnnnmmm1010       Rn–Rm–T→Rn, Borrow →T       -       1         SUBV       Rm,Rn       0011nnnnmmmm1011       Rn–Rm→Rn, Underflow→T       -       1         Note:       *       The number of execution cycles indicated within the parentheses ( ) are rectified operation result is read from the MACH/MACL register immediately after the operation result is read from the MACH/MACL register immediately after the operation result is read from the MACH/MACL register immediately after the operation result is read from the MACH/MACL register immediately after the operation result is read from the MACH/MACL register immediately after the operation result is read from the MACH/MACL register immediately after the operation result is read from the machine the opera	NEG	Rm,Rn	0110nnnnmmm1011	0–Rm→Rn		1
SUBC Rm,Rn 0011nnnnmmmm1010 Rn–Rm–T→Rn, Borrow →T - 1  SUBV Rm,Rn 0011nnnnmmmm1011 Rn–Rm→Rn, Underflow→T - 1  Note: * The number of execution cycles indicated within the parentheses () are received the operation result is read from the MACH/MACL register immediately after	NEGC	Rm,Rn	0110nnnmmmm1010	$0$ –Rm–T $\rightarrow$ Rn, Borrow $\rightarrow$ T		1
SUBV Rm,Rn 0011nnnnmmm1011 Rn–Rm→Rn, Underflow→T – 1  Note: * The number of execution cycles indicated within the parentheses ( ) are received the operation result is read from the MACH/MACL register immediately after	SUB	Rm,Rn	0011nnnnmmm1000	Rn–Rm→Rn	_	1
Note: * The number of execution cycles indicated within the parentheses () are received the operation result is read from the MACH/MACL register immediately after	SUBC	Rm,Rn	0011nnnnmmmm1010	$Rn-Rm-T\rightarrow Rn$ , $Borrow \rightarrow T$	_	1
the operation result is read from the MACH/MACL register immediately after	SUBV	Rm,Rn	0011nnnnmmmm1011	Rn–Rm→Rn, Underflow→T	_	1
	Note: *	the operati	ion result is read fro	•	` '	

0000nnnnmmmm0111

 $Rm + 2 \rightarrow Rm$ ,  $16 \times 16 + 64 \rightarrow 64$  bits

 $Rn \times Rm \rightarrow MACL$ ,

 $32 \times 32 \rightarrow 32$  bits

 $+ MAC \rightarrow MAC,Rn + 2 \rightarrow Rn,$ 

2 (to

2 (to

2 (to

	- /		
TAS.B	@Rn	0100nnnn00011011	If (Rn) is 0, 1 $\rightarrow$ T; 1 $\rightarrow$ MSB of (Rn)
TST	Rm,Rn	0010nnnnmmmm100	$00$ Rn & Rm; if the result is 0, 1 $\rightarrow$ T $-$
TST	#imm,R0	11001000iiiiiii	R0 & imm; if the result is 0, 1 $\rightarrow$ T –
TST.B	#imm,@(R0, GBR)	11001100iiiiiiii	(R0 + GBR) & imm; if the result is – 0, 1 $\rightarrow$ T
XOR	Rm,Rn	0010nnnnmmmm101	$10Rn \wedge Rm \rightarrow Rn$ –
XOR	#imm,R0	11001010iiiiiiii	$R0 \land imm \rightarrow R0$ –
XOR.B	#imm,@(R0, GBR)	11001110iiiiiiii	(R0+GBR) $^{\land}$ imm $\rightarrow$ (R0+GBR) $^{-}$

0010nnnnmmmm1011Rn  $\mid$  Rm  $\rightarrow$  Rn

11001011iiiiiii

11001111iiiiiii

 $R0 \mid imm \rightarrow R0$ 

(R0+GBR) | imm  $\rightarrow$  (R0+GBR)

1

3

4

1

1

3

1 3

OR

OR

OR.B

Rm,Rn

GBR)

#imm,R0

#imm,@(R0,

			Rn]
SHAL	Rn	0100nnnn00100000	T←Rn←0
SHAR	Rn	0100nnnn00100001	$MSB \rightarrow Rn \rightarrow T$
SHLD	Rm, Rn	0100nnnnmmmm1101	$Rn \geq 0: Rn << Rm \rightarrow Rn \\ Rn < 0: Rn >> Rm \rightarrow [0 \rightarrow Rn]$
SHLL	Rn	0100nnnn00000000	T←Rn←0
SHLR	Rn	0100nnnn00000001	0→Rn→T

0100nnnn00001000

0100nnnn00001001

0100nnnn00011000

0100nnnn00011001

0100nnnn00101000

0100nnnn00101001

 $Rn{<<}2 \rightarrow Rn$ 

 $Rn{>>}2 \to Rn$ 

 $Rn << 8 \rightarrow Rn$ 

 $Rn{>}{>}8 \to Rn$ 

 $Rn << 16 \rightarrow Rn$ 

 $Rn >> 16 \rightarrow Rn$ 

Rn

Rn

Rn

Rn

Rn

Rn

SHLL2

SHLR2

SHLL8

SHLR8

SHLL16

SHLR16

Rn < 0:  $Rn >> Rm \rightarrow [MSB \rightarrow$ 

1 1

1

1

1

1

1

1

1

1

1

Rev. 2.00, 09/03, pa

ы	uisp	10001001aaaaaaaa	if $T = 0$ , nop
BT/S	disp	10001101dddddddd	Delayed branch, $ -$ if T = 1, disp $\times$ 2 + PC $\rightarrow$ PC; if T = 0, nop
BRA	disp	1010dddddddddddd	Delayed branch, disp $\times$ 2 + PC $\rightarrow$ – PC
BRAF	Rm	0000mmmm00100011	Delayed branch, $Rm + PC \rightarrow PC -$
BSR	disp	1011dddddddddddd	Delayed branch, PC $\rightarrow$ PR, disp $ \times$ 2 + PC $\rightarrow$ PC
BSRF	Rm	0000mmmm00000011	Delayed branch, PC $\rightarrow$ PR, Rm + – PC $\rightarrow$ PC

0100mmmm00101011

0100mmmm00001011

000000000001011

Note: * One state when the branch is not executed.

2/1*

2

2

2

2

2

2

2

Rev. 2.00, 09/03, page 58 of 690

@Rm

@Rm

**JMP** 

JSR

RTS



Delayed branch,  $Rm \rightarrow PC$ 

Delayed branch,  $PR \rightarrow PC$ 

 $\to \mathsf{PC}$ 

Delayed branch, PC  $\rightarrow$  PR, Rm -

4	√	Rm→R0_BANK	0100mmmm10001110	Rm,R0_BANK	LDC
4	√	Rm→R1_BANK	0100mmmm10011110	Rm,R1_BANK	LDC
4	$\sqrt{}$	Rm→R2_BANK	0100mmmm10101110	Rm,R2_BANK	LDC
4	√	Rm→R3_BANK	0100mmmm10111110	Rm,R3_BANK	LDC
4	√	Rm→R4_BANK	0100mmmm11001110	Rm,R4_BANK	LDC
4	$\sqrt{}$	Rm→R5_BANK	0100mmmm11011110	Rm,R5_BANK	LDC
4	$\sqrt{}$	Rm→R6_BANK	0100mmmm11101110	Rm,R6_BANK	LDC
4	$\sqrt{}$	Rm→R7_BANK	0100mmmm11111110	Rm,R7_BANK	LDC
8	√	(Rm)→SR, Rm+4→Rm	0100mmmm00000111	@Rm+,SR	LDC.L
4	-	(Rm)→GBR, Rm+4→Rm	0100mmmm00010111	@Rm+,GBR	LDC.L
4	$\sqrt{}$	(Rm)→VBR, Rm+4→Rm	0100mmmm00100111	@Rm+,VBR	LDC.L
4	$\sqrt{}$	(Rm)→SSR, Rm+4→Rm	0100mmmm00110111	@Rm+,SSR	LDC.L
4	$\sqrt{}$	(Rm)→SPC, Rm+4→Rm	0100mmmm01000111	@Rm+,SPC	LDC.L
4	V	(Rm)→R0_BANK, Rm+4→Rm	0100mmmm10000111	@Rm+, R0_BANK	LDC.L
4	V	(Rm)→R1_BANK, Rm+4→Rm	0100mmmm10010111	@Rm+, R1_BANK	LDC.L
4	V	$(Rm)\rightarrow R2_BANK, Rm+4\rightarrow Rm$	0100mmmm10100111	@Rm+, R2_BANK	LDC.L
4	V	$(Rm)\rightarrow R3_BANK, Rm+4\rightarrow Rm$	0100mmmm10110111	@Rm+, R3_BANK	LDC.L
4	V	$(Rm)\rightarrow R4_BANK, Rm+4\rightarrow Rm$	0100mmmm11000111	@Rm+, R4_BANK	LDC.L
4	V	(Rm) $\rightarrow$ R5_BANK, Rm+4 $\rightarrow$ Rm	0100mmmm11010111	@Rm+, R5_BANK	LDC.L

RENESAS

0100mmmm00011110 Rm $\rightarrow$ GBR

0100mmmm00101110  $Rm \rightarrow VBR$ 

0100mmmm00111110 Rm $\rightarrow$ SSR

0100mmmm01001110 Rm→SPC

4

4

4

4

 $\sqrt{}$ 

 $\sqrt{}$ 

LDC

LDC

LDC

LDC

Rm,GBR

Rm,VBR

Rm,SSR

Rm,SPC

PREF	@Rm	0000mmmm10000011	$(Rm) \rightarrow cache$	-
RTE		000000000101011	Delayed branch, SSR $\rightarrow$ SR, SPC $\rightarrow$ PC	<b>V</b>
SETS		000000001011000	1→S	-
SETT		000000000011000	1→T	-
SLEEP		000000000011011	Sleep	$\sqrt{}$
STC	SR,Rn	0000nnnn00000010	SR→Rn	<b>V</b>
STC	GBR,Rn	0000nnnn00010010	GBR→Rn	-
STC	VBR,Rn	0000nnnn00100010	VBR→Rn	√
STC	SSR, Rn	0000nnnn00110010	SSR→Rn	√
STC	SPC,Rn	0000nnnn01000010	SPC→Rn	√
STC	R0_BANK,Rn	0000nnnn10000010	R0_BANK→Rn	√
STC	R1_BANK,Rn	0000nnnn10010010	R1_BANK→Rn	√
STC	R2_BANK,Rn	0000nnnn10100010	R2_BANK→Rn	$\sqrt{}$
STC	R3_BANK,Rn	0000nnnn10110010	R3_BANK→Rn	$\sqrt{}$
STC	R4_BANK,Rn	0000nnnn11000010	R4_BANK→Rn	$\sqrt{}$
STC	R5_BANK,Rn	0000nnnn11010010	R5_BANK→Rn	$\sqrt{}$
STC	R6_BANK,Rn	0000nnnn11100010	R6_BANK→Rn	√
STC	R7_BANK,Rn	0000nnnn11110010	R7_BANK→Rn	√
STC.L	SR,@-Rn	0100nnnn00000011	Rn–4→Rn, SR→(Rn)	<b>V</b>

0100nnnn00010011

0100nnnn00100011

0100mmmm00010110

0100mmmm00100110

000000000111000

000000000001001

0100mmmm00000110 (Rm) $\rightarrow$ MACH, Rm+4 $\rightarrow$ Rm

 $(Rm)\rightarrow MACL, Rm+4\rightarrow Rm$ 

 $(Rm)\rightarrow PR, Rm+4\rightarrow Rm$ 

PTEH/PTEL→TLB

No operation

1

1

1

1

1

1 5

1

1

 $\sqrt{}$ 

_

LDS.L

LDS.L

LDS.L

**LDTLB** 

NOP

STC.L

STC.L

GBR,@-Rn

VBR,@-Rn

@Rm+,MACH

@Rm+,MACL

@Rm+,PR



 $Rn-4\rightarrow Rn, GBR\rightarrow (Rn)$ 

 $Rn-4\rightarrow Rn, VBR\rightarrow (Rn)$ 

0.0.	107_B/11110, © 10	0100111111111111110011	ran i zran, ra _Bzarra z(ran)	•	•			
STS	MACH,Rn	0000nnnn00001010	MACH→Rn	-	1			
STS	MACL,Rn	0000nnnn00011010	MACL→Rn	-	1			
STS	PR,Rn	0000nnnn00101010	PR→Rn	-	1			
STS.L	MACH,@-Rn	0100nnnn00000010	Rn–4→Rn, MACH→(Rn)	-	1			
STS.L	MACL,@-Rn	0100nnnn00010010	Rn–4→Rn, MACL→(Rn)	-	1			
STS.L	PR,@-Rn	0100nnnn00100010	Rn–4→Rn, PR→(Rn)	-	1			
TRAPA	#imm	11000011iiiiiiii	Unconditional trap exception occurs*2	-	8			
Notes:	number of exec a. If b. If	cution cycles will be there is a conflict b	mber of clocks required for e e increased in the following of petween an instruction fetch pister of a load instruction (m g instruction.	conditions. and a data	acces			
	For addressing modes with displacement (disp) as shown below, the assemble in this manual indicates the value before it is scaled (x 1, x2, or x4) according to							

operand size to clarify the LSI operation. For details on assembler description,

@ (disp:4, Rn); Register indirect with displacement

 $Rn-4\rightarrow Rn, R4_BANK\rightarrow (Rn)$ 

 $Rn-4\rightarrow Rn, R5_BANK\rightarrow (Rn)$ 

 $Rn-4\rightarrow Rn, R6_BANK\rightarrow (Rn)$ 

 $Rn-4\rightarrow Rn, R7 BANK\rightarrow (Rn)$ 

1

1

1

1

 $\sqrt{}$ 

 $\sqrt{}$ 

 $\sqrt{}$ 

Rev. 2.00, 09/03, pa

STC.L

STC.L

STC.L

STC.L

R4_BANK,@-Rn 0100nnnn11000011

R5_BANK,@-Rn 0100nnnn11010011

R6_BANK,@-Rn 0100nnnn11100011

R7 BANK,@-Rn 0100nnnn11110011

@ (disp:8, Rn); GBR indirect with displacement @ (disp:8, PC); PC relative with displacement

description rules in each assembler.

- disp:8, disp; PC relative
- 1. Number of states before the chip enters the sleep state.
- 2. For details, refer to section 5, Exception Handling.

0000	Rn	Fx	0001									
0000	Rn	00MD	0010	STC	SR	, Rn	STC	GB	R, Rn	STC	VBR, Rn	STC
0000	Rn	01MD	0010	STC	SP	C, Rn	_					
0000	Rn	10MD	0010	STC	R0	_BANK, Rn	STC	R1.	_BANK, Rn	STC	R2_BANK, Rn	STC
0000	Rn	11MD	0010	STC	R4	_BANK, Rn	STC	R5.	_BANK, Rn	STC	R6_BANK, Rn	STC
0000	Rm	00MD	0011	BSRF	Rm	ı	_			BRAF	Rm	
0000	Rm	10MD	0011	PREF	@R	m						
0000	Rn	Rm	01MD	MOV.B	Rm,	@(R0, Rn)	MOV.W Rn)		Rm, @(R0,	MOV.L Rn)	Rm,@(R0,	MUL.L
0000	0000	00MD	1000	CLRT			SETT			CLRMA	С	LDTLB
0000	0000	01MD	1000	CLRS			SETS					
0000	0000	Fx	1001	NOP			DIV0U			_		
0000	0000	Fx	1010	-								_
0000	0000	Fx	1011	RTS			SLEEP			RTE		_
0000	Rn	Fx	1000	_,								_
0000	Rn	Fx	1001							MOVT	Rn	
0000	Rn	Fx	1010	STS	MAC	CH, Rn	STS	MA	CL, Rn	STS	PR, Rn	
0000	Rn	Fx	1011									
0000	Rn	Rm	11MD	MOV. B Rn	@(	R0, Rm),	MOV.W Rn	@	(R0, Rm),	MOV.L	@(R0, Rm), Rr	MAC.L
0001	Rn	Rm	disp	MOV.L		Rm, @(dis	p:4, Rn)					
0010	Rn	Rm	00MD	MOV.B		Rm, @Rn	MOV.W		Rm, @Rn	MOV.L	Rm, @Rn	
0010	Rn	Rm	01MD	MOV.B		Rm, @-Rn	MOV.W		Rm, @-Rr	MOV.L	Rm, @-Rı	n DIV0S
0010	Rn	Rm	10MD	TST		Rm, Rn	AND		Rm, Rn	XOR	Rm, Rn	OR
0010	Rn	Rm	11MD	CMP/ST	R	Rm, Rn	XTRCT		Rm, Rn	MULU.V	V Rm, Rn	MULSV
0011	Rn	Rm	00MD	CMP/EC	2	Rm, Rn	_			CMP/HS	S Rm, Rn	CMP/G



						Rn		Rn		
0100	Rn	00MD	0011	STC.L	SR, @-Rn	STC.L	GBR, @-Rn	STC.L	VBR, @-Rn	STC.L
0100	Rn	01MD	0011	STC.L	SPC, @-Rn	-				
0100	Rn	10MD	0011	STC.L		STC.L		STC.L		STC.L
				R0_BANK,	@-Rn	R1_BANK	, @-Rn	R2_BANK,	@-Rn	R3_BA
0100	Rn	11MD	0011	STC.L		STC.L		STC.L		STC.L
				R4_BANK,	@-Rn	R5_BANK	, @-Rn	R6_BANK,	@-Rn	R7_BA
0100	Rn	Fx	0100	ROTL	Rn			ROTCL	Rn	_
0100	Rn	Fx	0101	ROTR	Rn	CMP/PL	Rn	ROTCR	Rn	_
0100	Rm	Fx	0110	LDS.L		LDS.L @	@Rm+, MACL	LDS.L	@Rm+, PR	=
				@Rm+, MA	СН					
0100	Rm	00MD	0111	LDC.L	@Rm+, SR	LDC.L	@Rm+, GBR	LDC.L	@Rm+, VBR	LDC.L
0100	Rm	01MD	0111	LDC.L SPC	@Rm+,	_				
0100	Rm	10MD	0111	LDC.L		LDC.L		LDC.L		LDC.L
				@Rm+, R0_	_BANK	@Rm+, R	1_BANK	@Rm+, R2	_BANK	@Rm+
0100	Rm	11MD	0111	LDC.L		LDC.L		LDC.L		LDC.L
				@Rm+, R4_	_BANK	@Rm+, R	5_BANK	@Rm+, R6	_BANK	@Rm+
0100	Rn	Fx	1000	SHLL2	Rn	SHLL8	Rn	SHLL16	Rn	_
0100	Rn	Fx	1001	SHLR2	Rn	SHLR8	Rn	SHLR16	Rn	_
0100	Rm	Fx	1010	LDS MACH	Rm,	LDS MACL	Rm,	LDS	Rm, PR	-

@Rm

0100 Rm/ Fx

Rn

1011 JSR

TAS.B

@Rn

JMP

Rev. 2.00, 09/03, pa

@Rm

				rto, e (alo	p. 1, 1111 <i>)</i>	rto, e (alo	p,,		
1000	01MD	Rm	disp	MOV.B		MOV.W		-	
				@(disp:4,	Rm), R0	@(disp: 4,	Rm), R0		
1000	10MD	imm/c	disp	CMP/EQ	#imm:8,	ВТ	disp: 8	_	
1000	11MD	imm/c	disp	R0		BT/S	disp: 8	-	
1001	Rn	disp		MOV.W	(disp : 8,	PC), Rn			
1010	disp			BRA	disp: 12				
1011	disp			BSR	disp: 12				
1100	00MD	imm/c	disp	MOV.B		MOV.W		MOV.L	
				R0, @(dis	p: 8, GBR)	R0, @(dis	p: 8, GBR)	R0, @(dis	sp: 8, GBR
1100	01MD	disp		MOV.B		MOV.W		MOV.L	
				@(disp: 8,	GBR), R0	@(disp: 8,	GBR), R0	@(disp: 8	, GBR), R
1100	10MD	imm		TST	#imm: 8, R0	AND	#imm: 8, R0	XOR	#imm: 8
1100	11MD	imm		TST.B		AND.B		XOR.B	
				#imm: 8, @	(R0, GBR)	#imm: 8, @	@(R0, GBR)	#imm: 8,	@(R0, GBI
1101	Rn	disp		MOV.L	@(disp: 8,	PC), Rn			
1110	Rn	imm		MOV	#imm:8, R	n			

0100 Rn

0101 Rn

0110 Rn

0110 Rn

0110 Rn

0110 Rn

0111 Rn

1000 00MD Rn

Rm

Rm

Rm

Rm

Rm

Rm

imm

1111 MAC.W

00MD MOV.B

01MD MOV.B

10MD SWAP.B

11MD EXTU.B

ADD

MOV. B

R0, @(disp: 4, Rn)

MOV.L

disp

disp

Rev. 2.00, 09/03, page 64 of 690

Rm+, Rn+

Rm, Rn

Rm, Rn

# imm : 8, Rn

(disp:4, Rm), Rn

@Rm, Rn MOV.W

@Rm+, Rn MOV.W

SWAP.W

EXTU.W

MOV. W

R0, @(disp: 4, Rn)

RENESAS

@Rm, Rn MOV.L

@Rm+, RnMOV.L

**NEGC** 

EXTS.B

#imm: 8, @(R0, GBR)

Rm, Rn

Rm, Rn

@Rm, Rn MOV

@Rm+, Rn NOT

NEG

BF BF/S

TRAPA

MOVA

@(disp

OR.B

#imm: 8

#imm: 8, R0 OR

EXTS.V

Rm, Rn

Rm, Rn

## 3.1 Role of MMU

if a process is smaller in size than the physical memory, the entire process can be map physical memory. However, if the process increases in size to the extent that it no long physical memory, it becomes necessary to partition the process and to map those parts execution onto memory as occasion demands (figure 3.1 (1)). Having the process itself this mapping onto physical memory would impose a large burden on the process. To burden, the idea of virtual memory was born as a means of performing en bloc mapping physical memory (figure 3.1 (2)). In a virtual memory system, substantially more virtual nemory process only has to consider operation in virtual memory. Mapping from virtual memory physical memory is handled by the MMU. The MMU is normally controlled by the opsystem, switching physical memory to allow the virtual memory required by a process mapped onto physical memory in a smooth fashion. Switching of physical memory is via secondary storage, etc.

The MMU is a feature designed to make efficient use of physical memory. As shown

sharing system (TSS) in which a number of processes are running simultaneously (fig If processes running in a TSS had to take mapping onto virtual memory into considerarunning, it would not be possible to increase efficiency. Virtual memory is thus used to load on the individual processes and so improve efficiency (figure 3.1 (4)). In the virtus system, virtual memory is allocated to each process. The task of the MMU is to perform apping of these virtual memory areas onto physical memory. It also has a memory preature that prevents one process from inadvertently accessing another process's physical memory.

The virtual memory system that came into being in this way is particularly effective in

When address translation from virtual memory to physical memory is performed using it may occur that the relevant translation information is not recorded in the MMU, with that one process may inadvertently access the virtual memory allocated to another process, the MMU will generate an exception, change the physical memory mapping, and new address translation information.

Although the functions of the MMU could also be implemented by software alone, the translation to be performed by software each time a process accesses physical memory

MMUS300S_000020020300

Rev. 2.00, 09/03, pa

address translation. With the paging method, the unit of translation is a fixed-size address (usually of 1 to 64 kbytes) called a page.

In the following text, the address space in virtual memory is referred to as virtual address and address space in physical memory as physical memory space.




Figure 3.1 MMU Functions

Rev. 2.00, 09/03, page 66 of 690

can be used as any physical address area in 1- or 4-kbyte page units. By using an 8-bit space identifier, P0, P2, and U0 areas can be increased to up to 256 areas. Mapping fr address to 29-bit physical address can be achieved by the TLB.

## 1. P0, P3, and U0 Areas

The P0, P3, and U0 areas can be address translated by the TLB and can be accessed the cache. If the MMU is enabled, these areas can be mapped to any physical addr 1- or 4-kbyte page units via the TLB. If the CE bit in the cache control register (Co to 1 and if the corresponding cache enable bit (C bit) of the TLB entry is set to 1, a cache is enabled. If the MMU is disabled, replacing the upper three bits of an addr areas with 0s creates the address in the corresponding physical address space. If the the CCR1 register is set to 1, access via the cache is enabled. When the cache is us the copy-back or write-through mode is selected for write access via the WT bit in

If these areas are mapped to the on-chip module control register area in area 1 in the address space via the TLB, the C bit of the corresponding page must be cleared to

2. P1 Area

determined by the CE bit in the cache control register (CCR1). When the cache is the copy-back or write-through mode is selected for write access by the CB bit in register.

4. P4 Area

3. P2 Area

configuration of the P4 area.


The P1 area can be accessed via the cache and cannot be address-translated by the Whether the MMU is enabled or not, replacing the upper three bits of an address in with 0s creates the address in the corresponding physical address space. Use of the

The P2 area cannot be accessed via the cache and cannot be address-translated by Whether the MMU is enabled or not, replacing the upper three bits of an address in with 0s creates the address in the corresponding physical address space.

The P4 area is mapped to the on-chip module control register of this LSI. This are

accessed via the cache and cannot be address-translated by the TLB. Figure 3.4 sh

RENESAS



**Figure 3.2 Virtual Address Space (MMUCR.AT = 1)** 




Figure 3.3 Virtual Address Space (MMUCR.AT = 0)




Figure 3.4 P4 Area

information, see section 3.6, Memory-Mapped TLB.

The area from H'FC00 0000 to H'FFFF FFFF is reserved for the on-chip module control For more information, see section 24, List of Registers.

**Physical Address Space:** This LSI supports a 29-bit physical address space. As shown 3.5, the physical address space is divided into eight areas. Area 1 is mapped to the on-control register area. Area 7 is reserved.

For details on physical address space, refer to section 7, Bus State Controller (BSC).




Figure 3.5 External Memory Space

Rev. 2.00, 09/03, page 70 of 690

will shift to the TLB miss handler. In the TLB miss handler, the TLB address translati external memory is searched and the corresponding physical address and the page con information are registered in the TLB. After returning from the handler, the instruction the TLB miss is re-executed. When the MMU is enabled, address translation informat results in a physical address space of H'20000000 to H'FFFFFFF should not be regis TLB.

If the virtual address is not registered in the TLB, a TLB miss exception occurs and pr

When the MMU is disabled, masking the upper three bits of the virtual address to 0s of 0s of the virtual address to 0s of address in the corresponding physical address space. Since this LSI supports 29-bit address as physical address space, the upper three bits of the virtual address are ignored as sha For details, refer to section 7, Bus State Controller (BSC). For example, address H'000 the P0 area, address H'80001000 in the P1 area, address H'A0001000 in the P2 area, a H'C0001000 in the P3 area are all mapped to the same physical memory. If these addr accessed while the cache is enabled, the upper three bits are always cleared to 0 to guarantees.

memory modes: single virtual memory mode and multiple virtual memory mode. In si memory mode, multiple processes run in parallel using the virtual address space exclu the physical address corresponding to a given virtual address is specified uniquely. In virtual memory mode, multiple processes run in parallel sharing the virtual address sp given virtual address may be translated into different physical addresses depending on By the value set to the MMU control register (MMUCR), either single or multiple virt selected.

Single Virtual Memory Mode and Multiple Virtual Memory Mode: There are two

In terms of operation, the only difference between single virtual memory mode and m virtual memory mode is in the TLB address comparison method (see section 3.3.3, TI Comparison).

continuity of addresses stored in the address array of the cache.

**Address Space Identifier (ASID):** In multiple virtual memory mode, the address spa (ASID) is used to differentiate between processes running in parallel and sharing virtu space. The ASID is eight bits in length and can be set by software setting of the ASID currently running process in page table entry register high (PTEH) within the MMU.

process is switched using the ASID, the TLB does not have to be purged.



The MMU has the following registers. Refer to section 24, List of Registers, for the adeaccess size for these registers.

- Page table entry register high (PTEH)
- Page table entry register low (PTEL)
- Translation table base register (TTB)
- MMU control register (MMUCR)

## 3.2.1 Page Table Entry Register High (PTEH)

consists of a virtual page number (VPN) and ASID. The VPN set is the VPN of the virtual which the exception is generated in case of an MMU exception or address error exce When the page size is 4 kbytes, the VPN is the upper 20 bits of the virtual address, but the upper 22 bits of the virtual address are set. The VPN can also be modified by software ASID, software sets the number of the currently executing process. The VPN and ASII recorded in the TLB by the LDTLB instruction.

The page table entry register high (PTEH) register residing at address H'FFFFFFO, wh

A program that modifies the ASID in PTEH should be allocated in the P1 or P2 areas.

Bit	Bit Name	Initial Value	R/W	Description
31 to 10	VPN	_	R/W	Number of Virtual Page
9, 8	_	0	R	Reserved
				These bits are always read as 0. The write should always be 0.
7 to 0	ASID	_	R/W	Address Space Identifier

Rev. 2.00, 09/03, page 72 of 690

				These bits are always read as 0. The wishould always be 0.
28 to 10	PPN	_	R/W	Number of Physical Page
9	_	0	R	Page Management Information
8	V	_	R/W	For more details, see section 3.3, TLB F
7	_	0	R	
6, 5	PR	_	R/W	
4	SZ	_	R/W	
3	С	_	R/W	
2	D	_	R/W	
1	SH	_	R/W	
0	_	0	R	

Reserved

R

## 3.2.3 Translation Table Base Register (TTB)

0

31 to 29

area.

TTB is available to software for general purposes. The initial value is undefined.

## 3.2.4 MMU Control Register (MMUCR)

The MMU control register (MMUCR) residing at address H'FFFFFE0, which makes settings described in figure 3.3. Any program that modifies MMUCR should reside in

The translation table base register (TTB) residing at address H'FFFFFF8, which poir base address of the current page table. The hardware does not set any value in TTB at

				should always be 0.
5, 4	RC	0	R/W	Random Counter
				A 2-bit random counter that is automatical by hardware according to the following rule event of an MMU exception.  When a TLB miss exception occurs, all of ways corresponding to the virtual address the exception occurred are checked. If all valid, 1 is added to RC; if there is one or way, they are set by priority from way 0, i way 0, way 1, way 2, and way 3. In the ex MMU exception other than a TLB miss exway which caused the exception is set in
3	_	0	R	Reserved
				These bits are always read as 0. The writ should always be 0.
2	TF	0	R/W	TLB Flush
				Write 1 to flush the TLB (clear all valid bit to 0). When they are read, 0 is always ret
1	IX	0	R/W	Index Mode
				0: VPN bits 16 to 12 are used as the TLB

R/W

These bits are always read as 0. The writ

Rev. 2.00, 09/03, page 74 of 690

0

0

ΑТ



number.

index number.

Address Translation

0: MMU disabled 1: MMU enabled

Enables/disables the MMU.

1: The value obtained by EX-ORing ASID in PTEH and VPN bits 16 to 12 is used addresses and TLB entries.




Figure 3.6 Overall Configuration of the TLB

	TLB entry
Legen	d:
VPN:	Virtual page number Upper 22 bits of virtual address for a 1-kbyte page, or upper 20 bits of virtual address for a 4 page. Since VPN bits 16 to 12 are used as the index number, they are not stored in the TLE Attention must be paid to the synonym problem (see section 3.4.4, Avoiding Synonym Prob
ASID:	Address space identifier Indicates the process that can access a virtual page. In single virtual memory mode and use in multiple virtual memory mode, if the SH bit is 0, the address is compared with the ASID ir when address comparison is performed.
SH:	Share status bit 0: Page not shared between processes 1: Page shared between processes
SZ:	Page-size bit 0: 1-kbyte page 1: 4-kbyte page
V:	Valid bit Indicates whether entry is valid. 0: Invalid 1: Valid Cleared to 0 by a power-on reset. Not affected by a manual reset.
PPN:	Physical page number Upper 22 bits of physical address. PPN bits 11 to10 are not used in case of a 4-kbyte page.
PR:	Protection key field 2-bit field encoded to define the access rights to the page. 00: Reading only is possible in privileged mode. 01: Reading/writing is possible in privileged mode. 10: Reading only is possible in privileged/user mode. 11: Reading/writing is possible in privileged/user mode.
C:	Cacheable bit Indicates whether the page is cacheable. 0: Non-cacheable 1: Cacheable
D:	Dirty bit Indicates whether the page has been written to. 0: Not written to 1: Written to

Figure 3.7 Virtual Address and TLB Structure

Rev. 2.00, 09/03, page 76 of 690

VPN (31-17) |

VPN (11-0)

ASID |

PPN

PR | SZ | C | D | SH



The first method is used to prevent lowered TLB efficiency that results when multiple run simultaneously in the same virtual address space (multiple virtual memory) and a entry is selected by indexing of each process. In single virtual memory mode (MMUC IX bit should be set to 0. Figures 3.8 and 3.9 show the indexing schemes.




Figure 3.8 TLB Indexing (IX = 1)




Figure 3.9 TLB Indexing (IX = 0)

### 3.3.3 TLB Address Comparison

in the TLB. The virtual page number of the virtual address that accesses external memory compared to the virtual page number of the indexed TLB entry. The ASID within the Property compared to the ASID of the indexed TLB entry. All four ways are searched simultane compared values match, and the indexed TLB entry is valid (V bit = 1), the hit is regist

The results of address comparison determine whether a specific virtual page number is

It is necessary to have software ensure that TLB hits do not occur simultaneously in more way, as hardware operation is not guaranteed if this occurs. An example of setting which TLB hits to occur simultaneously in more than one way is described below. It is necess ensure that this kind of setting is not made by software.

- If there are two identical TLB entries with the same VPN and a setting is made sucl
  TLB hit is made only by a process with ASID = H'FF when one is in the shared stat
  and the other in the non-shared state (SH = 0), then if the ASID in PTEH is set to H
  a possibility of simultaneous TLB hits in both these ways.
- 2. If several entries which have different ASID with the same VPN are registered in simemory mode, there is the possibility of simultaneous TLB hits in more than one waccessing the corresponding page in privileged mode. Several entries with the same not be registered in single virtual memory mode.
- 3. There is the possibility of simultaneous TLB hits in more than one way. These hits depending on the contents of ASID in PTEH when a page to which SH is set 1 is re the TLB in index mode (MMUCR.IX = 1). Therefore a page to which SH is set 1 m registered in index mode. When memory is shared by several processings, different be registered in each ASID.

Rev. 2.00, 09/03, page 78 of 690

not when there is sharing (511 – 1).

When single virtual memory is supported (MMUCR.SV = 1) and privileged mode is e (SR.MD = 1), all process resources can be accessed. This means that ASIDs are not comparison when single virtual memory is supported and privileged mode is engaged. The objects comparison are shown in figure 3.10.




Figure 3.10 Objects of Address Comparison



memory. To record that there has been a write to a given page in the address translation memory, an initial page write exception is used.

The C bit in the entry indicates whether the referenced page resides in a cacheable or no cacheable area of memory. When the on-chip module control registers in area 1 are matthe C bit to 0. The PR field specifies the access rights for the page in privileged and use and is used to protect memory. Attempts at non-permitted accesses result in TLB protection exceptions.

Access states designated by the D, C, and PR bits are shown in table 3.1.

Table 3.1 Access States Designated by D, C, and PR Bits

		Privi	ι	Jser Mode	
		Reading	Writing	Reading	Writing
D bit	0	Permitted	Initial page write exception	Permitted	Initial pa exception
	1	Permitted	Permitted	Permitted	Permitte
C bit	0	Permitted (no caching)	Permitted (no caching)	Permitted (no caching)	Permitte (no cach
	1	Permitted (with caching)	Permitted (with caching)	Permitted (with caching)	Permitte (with car
PR bit	00	Permitted	TLB protection violation exception	TLB protection violation exception	TLB pro violation
	01	Permitted	Permitted	TLB protection violation exception	TLB pro violation
	10	Permitted	TLB protection violation exception	Permitted	TLB proviolation
	11	Permitted	Permitted	Permitted	Permitte

determines the MMU exception and whether the cache is to be accessed (using the details of the determination method and the hardware processing, see section 3.5, Exceptions.

## 3.4.2 MMU Software Management

There are three kinds of MMU software management, as follows.

## 1. MMU register setting

the MMU.

MMUCR setting, in particular, should be performed in areas P1 and P2 for which translation is not performed. Also, since SV and IX bit changes constitute address system changes, in this case, TLB flushing should be performed by simultaneously the TF bit also. Since MMU exceptions are not generated in the MMU disabled state. AT bit cleared to 0, use in the disabled state must be avoided with software that do

2. TLB entry recording, deletion, and reading

TLB entry recording can be done in two ways by using the LDTLB instruction, or directly to the memory-mapped TLB. For TLB entry deletion and reading, the metallocation TLB can be accessed. See section 3.4.3, MMU Instruction (LDTLB), for

mapped TLB.

### 3. MMU exception processing

When an MMU exception is generated, it is handled on the basis of information so hardware side. See section 3.5, MMU Exceptions, for details.

the LDTLB instruction, and section 3.6, Memory-Mapped TLB, for details of the

When single virtual memory mode is used, it is possible to create a state in which phy memory access is enabled in the privileged mode only by clearing the share status bit specify recording of all TLB entries. This strengthens inter-process memory protection enables special access levels to be created in the privileged mode only.

Recording a 1- or 4- kbyte page TLB entry may result in a synonym problem. See sec Avoiding Synonym Problems.



When an MMU exception occurs, the virtual page number of the virtual address that call exception is set in PTEH by hardware. The way is set in the RC bit of MMUCR for each according to the rules (see section 3.2.4, MMU Control Registers). Consequently, if the instruction is issued after setting only PTEL in the MMU exception processing routine, recording is possible. Any TLB entry can be updated by software rewriting of PTEH arbits in MMUCR.

As the LDTLB instruction changes address translation information, there is a risk of de address translation information if this instruction is issued in the P0, U0, or P3 area. Matherefore, that this instruction is issued in the P1 or P2 area. Also, an instruction associated access to the P0, U0, or P3 area (such as the RTE instruction) should be issued at least instructions after the LDTLB instruction.




Figure 3.11 Operation of LDTLB Instruction

Rev. 2.00, 09/03, page 82 of 690

Cache Size	Bit n in Virtual Address
16 kbytes	11
32 kbytes	12

To achieve high-speed operation of this LSI's cache, an index number is created using address bits 12 to 4. When a 1-kbyte page is used, virtual address bits 12 to 10 is subject translation and when a 4-kbyte page is used, a virtual address bit 12 is subject to address translation. Therefore, the physical address bits 12 to 10 may not be the same as the vibits 12 to 10.

For example, assume that, with 1-kbyte page TLB entries, TLB entries for which the translation has been performed are recorded in two TLBs:

Virtual address 1 H'00000000 
$$\rightarrow$$
 physical address H'00000C00  
Virtual address 2 H'00000C00  $\rightarrow$  physical address H'00000C00

Since two virtual addresses are recorded in different cache entries despite the fact that addresses are the same, memory inconsistency will occur as soon as a write is perform virtual address.

Virtual address 1 is recorded in cache entry H'000, and virtual address 2 in cache entry

Consequently, the following restrictions apply to the recording of address translation in TLB entries.

- When address translation information whereby a number of 1-kbyte page TLB ent translated into the same physical address is recorded in the TLB, ensure that the V 10 are the same.
   When address translation information whereby a number of 4-kbyte page TLB ent
- translated into the same physical address is recorded in the TLB, ensure that the V the same.

  3. Do not use the same physical addresses for address translation information of different physical addresses for addresses translation information of different physical addresses for addresses translation information physical addresses for addresses
- Do not use the same physical addresses for address translation information of differences.






Figure 3.12 Synonym Problem (32-kbyte Cache)

A TLB miss results when the virtual address and the address array of the selected TLI compared and no match is found. TLB miss exception processing includes both hardw software operations.

**Hardware Operations:** In a TLB miss, this hardware executes a set of prescribed operations:

- 1. The VPN field of the virtual address causing the exception is written to the PTEH
- 2. The virtual address causing the exception is written to the TEA register.
- 3. Either exception code H'040 for a load access, or H'060 for a store access, is written
- 4. The PC value indicating the address of the instruction in which the exception occur written to the save program counter (SPC). If the exception occurred in a delay slovalue indicating the address of the related delayed branch instruction is written to to 5.5. The contents of the status register (SR) at the time of the exception are written to to the exception are written to to the exception are written as the exception are written to the exception are written as the exception are written to the exception are written as the exception are writ
- status register (SSR).
- 6. The mode (MD) bit in SR is set to 1 to place the privileged mode.
- 7. The block (BL) bit in SR is set to 1 to mask any further exception requests.
- 8. The register bank (RB) bit in SR is set to 1.

EXPEVT register.

indexed are valid. When some entries indexed are invalid, the smallest way number set in RC.

9. The RC field in the MMU control register (MMUCR) is incremented by 1 when a

10. Execution branches to the address obtained by adding the value of the VBR content H'00000400 to invoke the user-written TLB miss exception handler.

**Software (TLB Miss Handler) Operations:** The software searches the page tables in memory and allocates the required page table entry. Upon retrieving the required page software must execute the following operations:

Write the value of the physical page number (PPN) field and the protection key (P (SZ), cacheable (C), dirty (D), share status (SH), and valid (V) bits of the page tab recorded in the address translation table in the external memory into the PTEL reg



selected TLB entry are compared and a valid entry is found to match, but the type of ac permitted by the access rights specified in the PR field. TLB protection violation excep processing includes both hardware and software operations.

**Hardware Operations:** In a TLB protection violation exception, this hardware execute prescribed operations, as follows:

- 1. The VPN field of the virtual address causing the exception is written to the PTEH r
- 2. The virtual address causing the exception is written to the TEA register.
- Either exception code H'0A0 for a load access, or H'0C0 for a store access, is writte EXPEVT register.
- 4. The PC value indicating the address of the instruction in which the exception occur written into SPC (if the exception occurred in a delay slot, the PC value indicating to of the related delayed branch instruction is written into SPC).
- 5. The contents of SR at the time of the exception are written to SSR.
- 6. The MD bit in SR is set to 1 to place the privileged mode.
- 7. The BL bit in SR is set to 1 to mask any further exception requests.
- 8. The RB bit in SR is set to 1.
- 9. The way that generated the exception is set in the RC field in MMUCR.
- 10. Execution branches to the address obtained by adding the value of the VBR content H'00000100 to invoke the TLB protection violation exception handler.

**Software (TLB Protection Violation Handler) Operations:** Software resolves the TI protection violation and issues the RTE (return from exception handler) instruction to the handler and return to the instruction stream. Issue the RTE instruction after issuing instructions from the LDTLB instruction.

Rev. 2.00, 09/03, page 86 of 690

- 1. The VPN number of the virtual address causing the exception is written to the PTI
  - 2. The virtual address causing the exception is written to the TEA register. 3. Either exception code H'040 for a load access, or H'060 for a store access, is written
    - written to the SPC. If the exception occurred in a delay slot, the PC value indicatir address of the delayed branch instruction is written to the SPC.

EXPEVT register.

- 5. The contents of SR at the time of the exception are written into SSR.
- 6. The mode (MD) bit in SR is set to 1 to place the privileged mode.
- 7. The block (BL) bit in SR is set to 1 to mask any further exception requests. 8. The RB bit in SR is set to 1.

4. The PC value indicating the address of the instruction in which the exception occu

- 9. The way number causing the exception is written to RC in MMUCR.
- 10. Execution branches to the address obtained by adding the value of the VBR conter H'00000100, and the TLB protection violation exception handler starts.

# in external memory and assigns the required page table entry. Upon retrieving the required table entry, software must execute the following operations: 1. Write the values of the physical page number (PPN) field and the values of the pro-

**Software (TLB Invalid Exception Handler) Operations:** The software searches the

(PR), page size (SZ), cacheable (C), dirty (D), share status (SH), and valid (V) bits

- - table entry recorded in the external memory to the PTEL register. 2. If using software for way selection for entry replacement, write the desired value t
- field in MMUCR.
- 3. Issue the LDTLB instruction to load the contents of PTEH and PTEL into the TLF
  - 4. Issue the RTE instruction to terminate the handler and return to the instruction stre
  - RTE instruction should be issued after two LDTLB instructions.

- 1. The VPN field of the virtual address causing the exception is written to the PTEH r
- 2. The virtual address causing the exception is written to the TEA register.
- 3. Exception code H'080 is written to the EXPEVT register.
- 4. The PC value indicating the address of the instruction in which the exception occur written to the SPC. If the exception occurred in a delay slot, the PC value indicating address of the related delayed branch instruction is written to the SPC.
- 5. The contents of SR at the time of the exception are written to SSR.
- 6. The MD bit in SR is set to 1 to place the privileged mode.
- 7. The BL bit in SR is set to 1 to mask any further exception requests.
- 8. The RB bit in SR is set to 1.
- 9. The way that caused the exception is set in the RC field in MMUCR.
- 10. Execution branches to the address obtained by adding the value of the VBR content H'00000100 to invoke the user-written initial page write exception handler.

**Software (Initial Page Write Handler) Operations:** The software must execute the fo

operations:

- 1. Retrieve the required page table entry from external memory.
- 2. Set the D bit of the page table entry in the external memory to 1.
- 3. Write the value of the PPN field and the PR, SZ, C, D, SH, and V bits of the page ta
- in the external memory to the PTEL register. 4. If using software for way selection for entry replacement, write the desired value to
- field in MMUCR. 5. Issue the LDTLB instruction to load the contents of PTEH and PTEL into the TLB.
- 6. Issue the RTE instruction to terminate the handler and return to the instruction stream RTE instruction must be issued after two LDTLB instructions.

Rev. 2.00, 09/03, page 88 of 690




Figure 3.13 MMU Exception Generation Flowchart

#### 3.6.1 Address Array

The address array is assigned to H'F2000000 to H'F2FFFFF. To access an address arr bit address field (for read/write operations) and 32-bit data field (for write operations) aspecified. The address field specifies information for selecting the entry to be accessed:

field specifies the VPN, V bit and ASID to be written to the address array (figure 3.14)

In the address field, specify the entry address for selecting the entry (bits 16 to 12), We the way (bits 9 to 8) and H'F2 to indicate address array access (bits 31 to 24). The IX be MMUCR indicates whether an EX-OR is taken of the entry address and ASID.

The following two operations can be used on the address array:

1. Address array read

VPN, V, and ASID are read from the TLB entry corresponding to the entry address set in the address field.

2. TLB address array write

The data specified in the data field are written to the TLB entry corresponding to the address and way set in the address field.

### 3.6.2 Data Array

The data array is assigned to H'F3000000 to H'F3FFFFF. To access a data array, the address field (for read/write operations), and 32-bit data field (for write operations) mu specified. The address section specifies information for selecting the entry to be access section specifies the longword data to be written to the data array (figure 3.14 (2)).

In the address section, specify the entry address for selecting the entry (bits 16 to 12), V selecting the way (bits 9 to 8), and H'F3 to indicate data array access (bits 31 to 24). The MMUCR indicates whether an EX-OR is taken of the entry address and ASID.

Both reading and writing use the longword of the data array specified by the entry addr way number. The access size of the data array is fixed at longword.

Rev. 2.00, 09/03, page 90 of 690




Figure 3.14 Specifying Address and Data for Memory-Mapped TLB Ac

```
MOV.L R0,@R1
```

**Reading the Data of a Specific Entry:** This example reads the data section of a specific entry. The bit order indicated in the data field in figure 3.14 (2) is read. R0 specifies the

```
; R0=H'F300 4300 VPN(16-12)=B'00100 Way 3
```

and the data section of a selected entry is read to R1.

; MOV.L @R0,R1

## 3.7 Usage Note

The following operations should be performed in the P1 or P2 areas. In addition, when or U0 areas are accessed consecutively (this access includes instruction fetching), the incode should be placed at least two instructions after the instruction that executes the folloperations.

- 1. Modification of SR.MD or SR.BL
- 2. Execution of the LDTLB instruction
- 3. Write to the memory-mapped TLB
- 4. Modification of MMUCR
- 5. Modification of PTEH.ASID

Rev. 2.00, 09/03, page 92 of 690

- Number of entries: 256 entries/way in 16-kbyte mode or 512 entries/way in 32-kbyte mode or 512 entries • Write system: Write-back/write-through is selectable for spaces P0, P1, P3, and U
  - Group 1 (P0, P3, and U0 areas)

Group 2 (P1 area)

• Replacement method: Least-recently used (LRU) algorithm

#### 4.1.1 **Cache Structure**

The cache mixes instructions and data and uses a 4-way set associative system. It is co four ways (banks), and each of which is divided into an address section and a data sec that the following sections will be described for the 32-kbyte mode as an example. Fo size modes, change the number of entries and size/way according to table 4.1. Each of and data sections is divided into 512 entries. The entry data is called a line. Each line 16 bytes (4 bytes  $\times$  4). The data capacity per way is 8 kbytes (16 bytes  $\times$  512 entries) is

as a whole (4 ways). The cache capacity is 32 kbytes as a whole. Figure 4.1 shows the

After power-on reset or manual reset, initialized as 16-kbyte mode (256 entrie

**Table 4.1** Number of Entries and Size/Way in Each Cache Size

Cache Size	Number of Entries	Size/Way
16 kbytes	256	4 kbytes
32 kbytes	512	8 kbytes

structure.




Figure 4.1 Cache Structure (32-kbyte Mode)

**Address Array:** The V bit indicates whether the entry data is valid. When the V bit is valid; when 0, data is not valid. The U bit indicates whether the entry has been written back mode. When the U bit is 1, the entry has been written to; when 0, it has not. The tholds the physical address used in the external memory access. It is composed of 22 bit bits 31 to 10) used for comparison during cache searches.

In this LSI, the top three of 32 physical address bits are used as shadow bits (see section State Controller (BSC)), and therefore the top three bits of the tag address are cleared to

The V and U bits are initialized to 0 by a power-on reset, but are not initialized by a match tag address is not initialized by either a power-on or manual reset.

**Data Array:** Holds a 16-byte instruction or data. Entries are registered in the cache in (16 bytes). The data array is not initialized by a power-on or manual reset.

**LRU:** With the 4-way set associative system, up to four instructions or data with the sa address can be registered in the cache. When an entry is registered, LRU shows which ways it is recorded in. There are six LRU bits, controlled by hardware. A least-recently (LRU) algorithm is used to select the way.

Six LRU bits indicate the way to be replaced, when a cache miss occurs. Table 4.2 shorelationship between the LRU bits and the way to be replaced when the cache locking is disabled. (For the relationship when the cache locking mechanism is enabled, refer to 4.2.2, Cache Control Register 2.) If a bit pattern other than those listed in table 4.2 is set LRU bits by software, the cache will not function correctly. When modifying the LRU

The LRU bits are initialized to 000000 by a power-on reset, but are not initialized by a reset.

Rev. 2.00, 09/03, page 94 of 690

software, set one of the patterns listed in table 4.2.

## 4.2 Register Descriptions

The cache has the following registers. For details on register addresses and register state each process, refer to section 24, List of Registers.

- Cache control register 1 (CCR1)
- Cache control register 2 (CCR2)
- Cache control register 3 (CCR3)

Rev. 2.00, 09/03, pa

				Writing 1 flushes all cache entries (clears and LRU bits of all cache entries to 0). The always read as 0. Write-back to external rot performed when the cache is flushed.
2	СВ	0	R/W	Write-Back
				Indicates the cache's operating mode for
				0: Write-through mode
				1: Write-back mode
1	WT	0	R/W	Write-Through
				Indicates the cache's operating mode for U0, and P3.
				0: Write-back mode
				1: Write-through mode
0	CE	0	R/W	Cache Enable
				Indicates whether the cache function is us
				0: The cache function is not used.
				1: The cache function is used.

0

0

R

R/W

Reserved

Cache Flush

should always be 0.

These bits are always read as 0. The writ

31 to 4

CF

3

Table 4.3 shows the relationship between the settings of bits and the way that is to be when the cache is missed by a prefetch instruction.

On the other hand, when the cache is hit by a prefetch instruction, new data is not load cache and the valid entry is held. For example, a prefetch instruction is issued while b W3LOAD and W3LOCK are set to 1 and the line of data to which Rn points is alread the cache is hit and new data is not loaded into way 3.

In cache lock mode, bits W3LOCK and W2LOCK restrict the way that is to be replace instructions other than the prefetch instruction are issued. Table 4.4 shows the relation between the settings of bits in CCR2 and the way that is to be replaced when the cache by instructions other than the prefetch instruction.

Programs that change the contents of the CCR2 register should be placed in address spot cached.

				should always be 0.
1	W2LOAD	0	R/W	Way 2 Load (W2LOAD)
0	W2LOCK	0	R/W	Way 2 Lock (W2LOCK)
				When the cache is missed by a prefetch in while in cache lock mode and when bits W and W2LOCK in CCR2 are set to 1, the dalways loaded into way 2. Under any other the prefetched data is loaded into the way LRU points.
Note:	W2LOAD and W	/3LOA	D should not b	e set to 1 at the same time.

R

R/W

R/W

R

15 to 10

W3LOAD

W3LOCK

Rev. 2.00, 09/03, page 98 of 690

0

0

0

9

8

7 to 2

RENESAS

1. Enters cache lock mode.

should always be 0.

Way 3 Load (W3LOAD)

Way 3 Lock (W3LOCK)

These bits are always read as 0. The writ

When the cache is missed by a prefetch i while in cache lock mode and when bits V and W3LOCK in CCR2 are set to 1, the d always loaded into way 3. Under any other the prefetched data is loaded into the way

These bits are always read as 0. The writ

Reserved

LRU points.

Reserved

Table 4.4	Way Repl Cache	acement whe	n Instruction	s other than t	he PREF Instructi
DSP Bit	W3LOAD	W3LOCK	W2LOAD	W2LOCK	Way to be Replac
0	*	*	*	*	Determined by LR
1	*	0	*	0	Determined by LR
1	*	0	*	1	Determined by LR
1	*	1	*	0	Determined by LR
1	*	1	*	1	Determined by LR
000011, 0	5 <b>to 0)</b> 00001, 00010 00110, 00011	0, 010100, 10 1, 001011, 00	00000, 100001	W2LOCK = 1 , 110000, 110 ² , 011110, 011 ² , 111110, 111 ²	111 1
Table 4.6		Way Replace	ement (when	W2LOCK = 0	and W3LOCK = :
000000, 0	00001, 00001	1, 001011, 10	00000, 100001	, 101001, 1010	011 2
000100, 0	00110, 00011	1, 001111 <mark>, 01</mark>	0100, 010110	, 011110, 011 <i>1</i>	111 1
110000, 1	10100, 11100	0, 111001, 11	1011, 111100	, 111110, 111	111 0

0

W3LOAD and W2LOAD should not be set to 1 at the same time.

1

Don't care

Notes: *

Rev. 2.00, 09/03, pa

way 2

Way 3

#### 4.2.3 Cache Control Register 3 (CCR3)

The CCR3 register controls the cache size to be used. The cache size must be specified to the LSI to be selected. If the specified cache size exceeds the size of cache incorpora LSI, correct operation cannot be guaranteed. Note that programs that change the conter CCR3 register should be placed in un-cached address space. In addition, note that all camust be invalidated by setting the CF bit of the CCR1 to 1 before accessing the cache a CCR3 is modified.

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	_	0	R	Reserved
				These bits are always read as 0. The write should always be 0.
23 to 16	CSIZE7 to	H'01	R/W	Cache Size
	CSIZE0			Specify the cache size as shown below.
				0000 0001: 16-kbyte cache
				0000 0010: 32-kbyte cache
				Settings other than above are prohibited.
15 to 0		0	R	Reserved
				These bits are always read as 0. The write should always be 0.

32-kbyte mode as an example.

address of that entry is read. The virtual address (bits 31 to 10) of the access to memoral physical address (tag address) read from the address array are compared. The address uses all four ways. When the comparison shows a match and the selected entry is valid cache hit occurs. When the comparison does not show a match or the selected entry is

Entries are selected using bits 12 to 4 of the address (virtual) of the access to memory




Figure 4.2 Cache Search Scheme

Rev. 2.00, 09/03, pag

bit for the entry which is to be replaced by entry updating in write-back mode is 1, the update cycle starts after the entry is transferred to the write-back buffer. After the cache its update cycle, the write-back buffer writes the entry back to the memory. Transfer is units.

# 4.3.3 Prefetch Operation

**Prefetch Hit:** The LRU is updated to indicate that the hit way is the most recently hit vother contents of the cache are not changed. Instructions and data are not transferred from cache to the CPU.

**Prefetch Miss:** Instructions and data are not transferred from the cache to the CPU. Th is to be replaced is shown in table 4.2. The other operations are the same as those for a

#### 4.3.4 Write Access

Write Hit: In a write access in write-back mode, the data is written to the cache and not memory write cycle is issued. The U bit of the entry that has been written to is set to 1, LRU is updated to indicate that the hit way is the most recently hit way. In write-throug the data is written to the cache and an external memory write cycle is issued. The U bit entry that has been written to is not updated, and the LRU is updated to indicate that the the most recently hit way.

entry is updated. The way to be replaced is shown in table 4.3. When the U bit of the entry is to be replaced by entry updating is 1, the cache-update cycle starts after the entry has transferred to the write-back buffer. Data is written to the cache and the U bit and the V to 1. The LRU is updated to indicate that the replaced way is the most recently updated the cache has completed its update cycle, the write-back buffer writes the entry back to memory. Transfer is in 16-byte units. In write-through mode, no write to cache occurs miss; the write is only to the external memory.

Write Miss: In write-back mode, an external write cycle starts when a write miss occur

Rev. 2.00, 09/03, page 102 of 690

PA (31 to 4)	) Longword 0	Longword 1	Longword 2	Longword 3
PA (31 to 4): Longword 0	: Physical to 3: One line memory	e of cache da	tten to externate ta to be writte	,

Figure 4.3 Write-Back Buffer Configuration

## 4.3.6 Coherency of Cache and External Memory

Use software to ensure coherency between the cache and the external memory. When shared by this LSI and another device is placed in an address space to which caching a the memory-mapped cache to make the data invalid and written back, as required. Me shared by this LSI's CPU and DMAC should also be handled in this way.

Rev. 2.00, 09/03, pag



#### 4.4.1 Address Array

32-bit address field (for read/write accesses) and 32-bit data field (for write accesses) in specified. The address field specifies information for selecting the entry to be accessed field specifies the tag address, V bit, U bit, and LRU bits to be written to the address are

The address array is mapped onto H'F0000000 to H'F0FFFFFF. To access an address a

In the address field, specify the entry address for selecting the entry, W for selecting the for enabling or disabling the associative operation, and H'F0 for indicating address arra As for W, 00 indicates way 0, 01 indicates way 1, 10 indicates way 2, and 11 indicates

In the data field, specify the tag address, LRU bits, U bit, and V bit. Figure 4.4 shows the and data formats in 32-kbyte mode. The following three operations are available in the array.

**Address-Array Read:** Read the tag address, LRU bits, U bit, and V bit for the entry the corresponds to the entry address and way specified by the address field of the read instrated reading, the associative operation is not performed, regardless of whether the associative bit) specified in the address is 1 or 0.

**Address-Array Write (non-Associative Operation):** Write the tag address, LRU bits.

V bit, specified by the data field of the write instruction, to the entry that corresponds to address and way as specified by the address field of the write instruction. Ensure that the associative bit (A bit) in the address field is set to 0. When writing to a cache line for white 1 and the V bit =1, write the contents of the cache line back to memory, then write address, LRU bits, U bit, and V bit specified by the data field of the write instruction. A clear the uppermost 3 bits (bits 31 to 29) of the tag address to 0. When 0 is written to the

Address-Array Write (Associative Operation): When writing with the associative bit the address = 1, the addresses in the four ways for the entry specified by the address fiewrite instruction are compared with the tag address that is specified by the data field of instruction. If the MMU is enabled in this case, a logical address specified by data is trainto a physical address via the TLB before comparison. Write the U bit and the V bit specified by the data is trainto a physical address via the TLB before comparison.

the data field of the write instruction to the entry of the way that has a hit. However, the

Rev. 2.00, 09/03, page 104 of 690

must also be written to the U bit for that entry.

address field (for read/write accesses) and 32-bit data field (for write accesses) must be The address field specifies information for selecting the entry to be accessed; the data specifies the longword data to be written to the data array.

In the address field, specify the entry address for selecting the entry, L for indicating to position within the (16-byte) line, W for selecting the way, and H'F1 for indicating dataccess. As for L, 00 indicates longword 0, 01 indicates longword 1, 10 indicates longword 11 indicates longword 3. As for W, 00 indicates way 0, 01 indicates way 1, 10 indicates and 11 indicates way 3).

Since access size of the data array is fixed at longword, bits 1 and 0 of the address fiel set to 00.

Figure 4.4 shows the address and data formats in 32-kbyte mode. For other cache size change the entry address and w as shown in table 4.8.

The following two operations on the data array are available. The information in the a

is not affected by these operations. **Data-Array Read:** Read the data specified by L of the address filed, from the entry the

corresponds to the entry address and the way that is specified by the address filed.

**Data-Array Write:** Write the longword data specified by the data filed, to the position by L of the address field, in the entry that corresponds to the entry address and the way by the address field.

(b) Data spec	mication (bo	olli reau and	d write a	ccesse	es)						
31						10	9	4	3	2	
	Tag	address (3	1 to 10)					LRU	X	Χ	
(O) D-t	(141-										
(2) Data array ac	cess (both	read and wi	rite acce	esses)							
(a) Address	specification	1									
31	24	23	15	14	13	12		4	3	2	
1111	0001	*	*	W			Entry ac	ddress		L	
(b) Data spe	cification										
. , .											
0.4											
31						igword					

Figure 4.4 Specifying Address and Data for Memory-Mapped Cache Acc (32-kbyte Mode)

Table 4.8 Address Format Based on Size of Cache to be Assigned to Memory

Cache Size	Entry Address Bits	W Bit
16 kbytes	11 to 4	13 to 12
32 kbytes	12 to 4	14 to 13

```
; R0 = H'0000 0000 LRU = H'000, U = 0, V = 0
; R1 = H'F000 2080; Way = 1, Entry = B'000001000, A = 0
;
MOV.L R0, @R1

To invalidate all entries and ways, write 0 to the following addresses.

32-kbyte mode (2,048 writes)
Addresses

F000 0000
F000 0010
F000 0020
:
F000 7FF0

16-kbyte mode (1,024 writes)
Addresses

F000 0000
```

kbyte mode).

F000 0010 F000 0020 : F000 3FF0

The above operation should be performed using a non-cacheable area.

Rev. 2.00, 09/03, pag

```
; R0=H'01100010; Tag address=B'0000 0001 0001 0000 0000 00, U=0
; R1=H'F0000088; address array access, entry=B'00001000, A=1
;
MOV.L R0,@R1
```

In the following example, an address (32-bit) to be purged is specified in R0.

```
AND R0, R1; The entry address is fetched.

MOV.L #H'00000008, R2;

OR R1, R2; The start is set to H'F0 and the A bit

MOV.L #H'1FFFFC00, R3;
```

MOV.L #H'00001FF0, R1; 32-kbyte mode, H'00000FF0 in the 16-kby

; Associative purge.

; The tag address is fetched. U = V = 0.

The above operation should be performed using a non-cacheable area.

**Reading the Data of a Specific Entry:** To read the data field of a specific entry is enamemory-mapped cache access. The longword indicated in the data field of the data arra 4.4 is read into the register. In the example shown below, R0 specifies the address and

; R0=H'F100 004C; data array access, entry=B'00000100
; Way = 0, longword address = 3
;
MOV.L @R0,R1 ; Longword 3 is read.

# 4.5 Usage Note

AND

R0, R3

what is read (32-kbyte mode).

MOV.L R3, @R2

Do note execute the PREF instruction for the area that cannot be accessed using the care P4 areas).

Rev. 2.00, 09/03, page 108 of 690



Transferring control to a user-defined exception processing routine and executing the support the above functions are called exception handling. This LSI has two types of egeneral exceptions and interrupts. The user can execute the required processing by ass exception handling routines corresponding to the required exception processing and the source program.

A reset input can terminate the normal program execution and pass control to the rese register initialization. This reset operation can also be regarded as an exception handling section describes an overview of the exception handling operation. Here, general exception terrupts are referred to as exception handling. For interrupts, this section describes of process executed for interrupt requests. For details on how to generate an interrupt recessection 6, Interrupt Controller (INTC).

## 5.1 Register Descriptions

There are five registers for exception handling. A register with an undefined initial valuitialized by the software. Refer to section 24, List of Registers, for the addresses and of these registers.

- TRAPA exception register (TRA)
- Exception event register (EXPEVT)
- Interrupt event register (INTEVT)
- Interrupt event register 2 (INTEVT2)
- Exception address register (TEA)



Rev. 2.00, 09/03, pag

31	,	12 11	0	
	0	INTEVT2		INTEVT2
31			0	
	TEA			TEA

Figure 5.1 Register Bit Configuration

# **5.1.1** TRAPA Exception Register (TRA)

TRA is assigned to address HFFFFFD0 and consists of the 8-bit immediate data (immediate data) TRAPA instruction. TRA is automatically specified by the hardware when the TRAPA is executed. Only bits 9 to 2 of the TRA can be re-written using the software.

Bit	Bit Name	Initial Value	R/W	Description
31 to 10	_	_	R	Reserved
				These bits are always read as 0. The should always be 0.
9 to 2	TRA	_	R/W	8-bit Immediate Data
1, 0	_	_	R	Reserved
				These bits are always read as 0. The should always be 0.

			These bits are always read as 0. The should always be 0.
11 to 0	EXPEVT	*	R/W 12-bit Exception Code

Note: * Initialized to H'000 at power-on reset and H'020 at manual reset.

## 5.1.3 Interrupt Event Register (INTEVT)

can be re-written using the software.

INTEVT is assigned to address H'FFFFFD8 and consists of a 12-bit exception code. codes to be specified in INTEVT are those for interrupt requests. These exception code automatically specified by the hardware when an exception occurs. Only bits 11 to 0 compared to the control of the control

Bit	Bit Name	Initial Value	R/W	Description
31 to 12	_	0	R	Reserved
				These bits are always read as 0. Th should always be 0.
11 to 0	INTEVT	_	R/W	12-bit Exception Code

				These bits are always read as 0. The should always be 0.
11 to 0	INTEVT2	_	R	12-bit Exception Code

# **5.1.5** Exception Address Register (TEA)

TEA is assigned to address H'FFFFFFC and stores the logical address for an exceptio occurrence when an exception related to memory accesses occurs. TEA can be modifie software.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	TEA	_	R/W	Logical address for exception occurre

where the exception occurred. A basic exception handling sequence consists of the following operations. If an excep

and the CPU accepts it, operations 1 to 8 are executed.

The address of the instruction to be returned to after exception handling is saved

If a TRAPA instruction is executed, an 8-bit immediate data specified by the TRA

contents of PC and SR to return to the processor state at the point of interruption and t

- 2. The contents of SR is saved in SSR.
- 3. The block (BL) bit in SR is set to 1, masking any subsequent exceptions.
- 4. The mode (MD) bit in SR is set to 1 to place the privileged mode.
- 5. The register bank (RB) bit in SR is set to 1.
  - An exception code identifying the exception event is written to bits 11 to 0 of the

1.

routine.

- 6. event (EXPEVT) or interrupt event (INTEVT or INTEVT2) register.
- instruction is set to TRA. For an exception related to memory accesses, the logic where the exception occurred is written to TEA.*1 Instruction execution jumps to the designated exception vector address to invoke

The above operations from 1 to 8 are executed in sequence. During these operations, 1 exceptions may be accepted unless multiple exception acceptance is enabled.

In an exception handling routine for a general exception, the appropriate exception ha be executed based on an exception source determined by the EXPEVP. In an interrupt handling routine, the appropriate exception handling must be executed based on an ex source determined by the INTEVT or INTEVT2. After the exception handling routine completed, program execution can be resumed by executing an RTE instruction. The instruction causes the following operations to be executed.

The contents of the SSR are restored into the SR to return to the processing state

- before the exception handling took place.
- A delay slot instruction of the RTE instruction is executed.*2 2.
- 3. Control is passed to the address stored in the SPC.

Rev. 2.00, 09/03, pag RENESAS



A vector address for general exceptions is determined by adding a vector offset to a vec address. The vector offset for general exceptions other than the TLB error exception is H'00000100. The vector offset for interrupts is H'00000600. The vector base address is the vector base register (VBR) using the software. The vector base address should residue to P2 fixed physical address space.

## **5.2.3** Exception Codes

The exception codes are written to bits 11 to 0 of the EXPEVT register (for reset or ger exceptions) or the INTEVT2 register (for interrupt requests) to identify each specific exevent. See section 6, Interrupt Controller (INTC), for details of the exception codes for requests. Table 5.1 lists exception codes for resets and general exceptions.

## **5.2.4** Exception Request and BL Bit (Multiple Exception Prevention)

acceptance of general exceptions is restricted as described below, making it possible to prevent multiple exceptions from being accepted.

If the BL bit is set to 1, an interrupt request is not accepted and is retained. The interrupt request is not accepted.

The BL bit in SR is set to 1 when a reset or exception is accepted. While the BL bit is s

accepted when the BL bit is cleared to 0. If the CPU is in low power consumption mod interrupt is accepted even if the BL bit is set to 1 and the CPU returns from the low power consumption mode.

A DMA error is not accepted and is retained if the BL bit is set to 1 and accepted when is cleared to 0. User break requests generated while the BL bit is set are ignored and are retained. Accordingly, user breaks are not accepted even if the BL bit is cleared to 0.

If a general exception other than a DMA address error or user break occurs while the B to 1, the CPU enters a state similar to that in effect immediately after a reset, and passe the reset vector (H'A0000000) (multiple exception). In this case, unlike a normal reset, other than the CPU are not initialized, the contents of EXPEVT, SPC, and SSR are und this status is not detected by an external device.

Rev. 2.00, 09/03, page 114 of 690

asynchronously. The user cannot expect on which instruction an exception is requeste general exceptions other than a DMA address error and a user break under a specific of each general exception corresponds to a specific instruction.

**Re-Execution Type and Processing-Completion Type Exceptions:** All exceptions a into two types: a re-execution type and a processing-completion type. If a re-execution exception is accepted, the current instruction executed when the exception is accepted terminated and the instruction address is saved to the SPC. After returning from the exprocessing, program execution resumes from the instruction where the exception was

a processing-completion type exception, the current instruction executed when the exc accepted is completed, the next instruction address is saved to the SPC, and then the e

During a delayed branch instruction and delay slot, the following operations are execuexecution type exception detected in a delay slot is accepted before executing the dela instruction. A processing-completion type exception detected in a delayed branch inst delay slot is accepted when the delayed branch instruction has been executed. In this c acceptance of delayed branch instruction or a delay slot precedes the execution of the

processing is executed.

re-execution type)

destination instruction. In the above description, a delay slot indicates an instruction for unconditional delayed branch instruction or an instruction following a conditional delayed instruction whose branch condition is satisfied. If a branch does not occur in a condition branch, the normal processing is executed.

Acceptance Priority and Test Priority: Acceptance priorities are determined for all requests. The priority of resets, general exceptions, and interrupts are determined in the

reset is always accepted regardless of the CPU status. Interrupts are accepted only who general exceptions are not requested. If multiple general exceptions occur simultaneously in the same instruction, the priori

determined as follows.

- 1. A processing-completion type exception generated at the previous instruction*
- 2. A user break before instruction execution (re-execution type)

  - An exception related to an instruction fetch (CPU address error and MMU related

RENESAS

Rev. 2.00, 09/03, pag

Note:* If a processing-completion type exception is accepted at an instruction, excepti processing starts before the next instruction is executed. This exception process executed before an exception generated at the next instruction is detected.

Only one exception is accepted at a time. Accepting multiple exceptions sequentially reexception requests being processed.

**Table 5.1** Exception Event Vectors

Exception Type	Current Instruction	Exception Event	Priority*1	Exception Order	Process at BL=1	Vector Code
Reset	Aborted	Power-on reset	1	1	Reset	H'A00
		Manual reset	1	2	Reset	H'020
General exception	Re-executed	User break(before instruction execution)	2	0	Ignored	H'1E0
events		CPU address error (instruction access)	2	1	Reset	H'0E0
		TLB miss *4 (instruction access)	2	1-1	Reset	H'040
		TLB invalid *4 (instruction access)	2	1-2	Reset	H'040
		TLB protection violation *4 (instruction access)	2	1-3	Reset	H'0A0
		Illegal general instruction exception	2	2	Reset	H'180
	Illegal slot instruction exc	Illegal slot instruction exception	2	2	Reset	H'1A0
		CPU address error (data access)	2	3	Reset	H'0E0/ H'100
		TLB miss *4 (data access)	2	3-1	Reset	H'040/ H'060

		instruction)
		User breakpoint instruction execu
General interrupt	Completed	User breakpoint (Data break, I-BL
requests		

Interrupt

requests

Completed

are not requested.

Controller (INTC).

instruction)

User breakpoint (After

instruction execution, address)

(Data break, I-BUS break)

DMA address error

Interrupt requests

4. These exception codes are valid when the MMU is used.

refer to section 6, Interrupt Controller (INTC).



2

2

2

3

A reset has the highest priority. An interrupt is accepted only when general

2. For details on priorities in multiple interrupt sources, refer to section 6, Inter

3. If an interrupt is accepted, the exception event register (EXPEVT) is not ch interrupt source code is specified in interrupt source register 2 (EXPEVT2).

Notes: 1. Priorities are indicated from high to low, 1 being the highest and 3 the lowe

5

5

6

*2

H'1E0

H'1E0

Ignored

Ignored

Retained H'5C0 Retained —*3

Rev. 2.00, 09/03, pag

- Conditions
  - Power-on reset is request
  - **Operations**

Set EXPEVT to H'000, initialize the CPU and on-chip peripheral modules, and bran reset vector H'A0000000. For details, refer to the register descriptions in the relevan

## **Manual Reset:**

- Conditions
  - Manual reset is request
- Operations

Set EXPEVT to H'020, initialize the CPU and on-chip peripheral modules, and bran reset vector H'A0000000. For details, refer to the register descriptions in the relevan

#### 5.3.2 **General Exceptions**

#### **CPU Address Error:**

- Conditions

  - Instruction is fetched from odd address (4n + 1, 4n + 3)
  - Word data is accessed from addresses other than word boundaries (4n + 1, 4n +— Longword is accessed from addresses other than longword boundaries (4n + 1, 4n + 1)
  - 4n + 3— The area ranging from H'80000000 to H'FFFFFFF in logical space is accessed
  - mode Types
  - Instruction synchronous, re-execution type

Save address

Instruction fetch: An instruction address to be fetched when an exception occurred Data access: An instruction address where an exception occurs (a delayed branch in

address if an instruction is assigned to a delay slot)

Rev. 2.00, 09/03, page 118 of 690

- When undefined code not in a delay slot is decoded
- Delayed branch instructions: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE
- For details on undefined code, refer to section 2.6.2, Operation Code Map. W
- undefined code other than H'F000 to H'FFFF is decoded, operation cannot be — When a privileged instruction not in a delay slot is decoded in user mode Privileged instructions: LDC, STC, RTE, LDTLB, SLEEP; instructions that ac
  - Types
- Instruction synchronous, re-execution type Save address
- An instruction address where an exception occurs

with LDC/STC are not privileged instructions.

- Exception code
- H'180 Remarks None

# **Illegal Slot Instruction:**

- Conditions
  - When undefined code in a delay slot is decoded
    - Delayed branch instructions: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE
  - When a privileged instruction in a delay slot is decoded in user mode
  - Privileged instructions: LDC, STC, RTE, LDTLB, SLEEP; instructions that ac with LDC/STC are not privileged instructions.
  - When an instruction that rewrites PC in a delay slot is decoded Instructions that rewrite PC: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE,
    - BT/S, BF/S, TRAPA, LDC Rm, SR, LDC.L @Rm+, SR
  - Types
    - Instruction synchronous, re-execution type

Rev. 2.00, 09/03, pag

- Conditions
  - TRAPA instruction executed
- Types
  - Instruction synchronous, processing-completion type
- Save address
  - An address of an instruction following TRAPA
- Exception code
  - H'160
  - Remarks The exception is a processing-completion type, so PC of the instruction after the TF

instruction is saved to SPC. The 8-bit immediate value in the TRAPA instruction is and set in TRA[9:2].

#### **User Break Point Trap:**

- Conditions
  - When a break condition set in the user break controller is satisfied
- Types

Break (L bus) before instruction execution: Instruction synchronous, re-execution ty Operand break (L bus): Instruction synchronous, processing-completion type

- Data break (L bus): Instruction asynchronous, processing-completion type
- I bus break: Instruction asynchronous, processing-completion type
- Save address
  - Re-execution type: An address of the instruction where a break occurs (a delayed by
    - instruction address if an instruction is assigned to a delay slot)
  - break occurs (a delayed branch instruction address if an instruction is assigned to a
- Exception code

H'1E0

Rev. 2.00, 09/03, page 120 of 690

RENESAS

Processing-completion type: An address of the instruction following the instruction

- Types
  - Instruction asynchronous, processing-completion type
  - Save address
    - An address of the instruction following the instruction where a break occurs (a del instruction destination address if an instruction is assigned to a delay slot)
  - Exception code
    - H'5C0
  - Remarks

An exception occurs when a DMA transfer is executed while an illegal instruction described above is specified in the DMAC. Since the DMA transfer is performed asynchronously with the CPU instruction operation, an exception is also requested asynchronously with the instruction execution. For details on DMAC, refer to sect Memory Access Controller (DMAC).

# 5.3.3 General Exceptions (MMU Exceptions)

exceptions are checked after a CPU address error has been checked. Four types of MN exceptions are defined: TLP error exception, TLP invalid exception, TLB protection eand initial page write exception. These exceptions are checked in this order.

When the address translation unit of the memory management unit (MMU) is valid, M

A vector offset for a TLB error exception is defined as H'00000400 to simplify except determination. For details on MMU exception operations, refer to section 3, Memory Unit (MMU).

## **TLB Miss Exception:**

- Conditions
  - Comparison of TLB addresses shows no address match.
- Types

Instruction synchronous, re-execution type

Rev. 2.00, 09/03, pag

The logical address (32 bits) that caused the exception is set in TEA and the MMU are updated. The vector address of the TLB miss exception is VBR + H'0400. To sp TLB miss processing, the offset differs from other exceptions.

Instruction fetch: An instruction address to be fetched when an exception occurred Data access: An instruction address where an exception occurs (a delayed branch in

## **TLB Invalid Exception:**

- Conditions
  - Comparison of TLB addresses shows address match but V = 0.
- Types
  - Instruction synchronous, re-execution type
- Save address
- address if an instruction is assigned to a delay slot) Exception code
- - An exception occurred during read: H'040
  - An exception occurred during write: H'060
- Remarks

The logical address (32 bits) that caused the exception is set in TEA and the MMU are updated.

## **TLB Protection Exception:**

- Conditions
  - When a hit access violates the TLB protection information (PR bits)
- Types
  - Instruction synchronous, re-execution type

Save address

address if an instruction is assigned to a delay slot)

Instruction fetch: An instruction address to be fetched when an exception occurred Data access: An instruction address where an exception occurs (a delayed branch in

Rev. 2.00, 09/03, page 122 of 690

- Conditions
  - A hit occurred to the TLB for a store access, but D = 0.

Instruction fetch: An instruction address to be fetched when an exception occurred

- Types
- Instruction synchronous, re-execution type
- Save address
  - Data access: An instruction address where an exception occurs (a delayed branch is address if an instruction is assigned to a delay slot)
- Exception code
  - H'080
- Remarks

The logical address (32 bits) that caused the exception is set in TEA and the MMU are updated.

- In an instruction assigned at a delay slot of the RTE instruction, a user break cannot accepted.
  - 3. If the MD and BL bits of the SR register are changed by the LDC instruction, an exaccepted according to the changed SR value from the next instruction.* A process completion type exception is accepted before the next instruction is executed. An it and DMA address error in re-execution type exceptions are accepted before the next instruction is executed.

Note:* If an LDC instruction is executed for the SR, the following instructions are re-f an instruction fetch exception is accepted according to the modified SR value.

Rev. 2.00, 09/03, page 124 of 690

- By setting the interrupt priority can be set by setting the interrupt priority registers, the priorities of on-chip peripheral modulinterrupts can be selected from 16 levels for individual request sources.
- NMI noise canceller function

An NMI input-level bit indicates the NMI pin state. By reading this bit in the interexception service routine, the pin state can be checked, enabling it to be used as a canceller.

IRQ interrupts can be set
 Detection of low level, high level, rising edge, or falling edge

Rev. 2.00, 09/03, pag




Figure 6.1 Block Diagram of INTC

	IRL3 to IRL0				
Port interrupt input pins	PINT15 to PINT0	Input	Input of port interrupt sig		
Note: IRL3 to IRL0 are multi IRQ0 at the same time		RQ0; they	cannot be used together		
6.3 Register Descri	ptions				
The INTC has the following reach processing, refer to secti	•	_	r addresses and register sta		
• Interrupt control register (	) (ICR0)				
• Interrupt control register 1	(ICR1)				
Interrupt control register 2 (ICR2)					

IRQ5 to IRQ0,

Input

Input of interrupt reques

Interrupt priority level setting register C (IPRC) Interrupt priority level setting register D (IPRD)

Interrupt priority level setting register A (IPRA) Interrupt priority level setting register B (IPRB)

PINT interrupt enable register (PINTER)

- Interrupt priority level setting register E (IPRE)
- Interrupt priority level setting register F (IPRF) Interrupt priority level setting register G (IPRG)
- Interrupt priority level setting register H (IPRH)
- Interrupt request register 0 (IRR0)

Interrupt input pins

- Interrupt request register 1 (IRR1)
- Interrupt request register 2 (IRR2)

Table 6.2 Interrupt Sources and IPRA to IPRH

Bits 15 to 12

TMU0

Register

**IPRA** 

IPRB	WDT	REF	Reserved*	Reserve
IPRC	IRQ3	IRQ2	IRQ1	IRQ0
IPRD	PINT0 to PINT7	PINT8 to PINT15	IRQ5	IRQ4
IPRE	DMAC	SCIF0	SCIF2	ADC
IPRF	Reserved*	Reserved*	USB	Reserve
IPRG	TPU0	TPU1	Reserved*	Reserve
IPRH	TPU2	TPU3	Reserved*	Reserve

Bits 11 to 8

TMU1

Bits 7 to 4

TMU2

Bits 3 to

**RTC** 

Note: * Always read as 0. The write value should always be 0.

As shown in table 6.2, on-chip peripheral module, or IRQ or PINT interrupts are assign 4-bit groups in each register. These 4-bit groups (bits 15 to 12, bits 11 to 8, bits 7 to 4, a to 0) are set with values from H'0 (0000) to H'F (1111). Setting H'0 means priority level (masking is requested); H'F means priority level 15 (the highest level).

				0: NMI input level is low
				1: NMI input level is high
14 to 9	_	0	R	Reserved
				These bits are always read as 0. The should always be 0.
8	NMIE	0	R/W	NMI Edge Select
				Selects whether the falling or rising e interrupt request signal at the NMI pi detected.
				Interrupt request is detected on fa     NMI input

R

pin level. This bit cannot be modified

1: Interrupt request is detected on ris

These bits are always read as 0. The

NMI input

Reserved

should always be 0.

0

7 to 0

Note: *When NMI input is high, 0 when NMI input is low.

RENESAS

Rev. 2.00, 09/03, pag

				low level is being input to the NMI p
				All interrupt requests are masked w level is being input to the NMI pin
14	IRQLVL	1	R/W	Interrupt Request Level Detect
				Selects whether the IRQ3 to IRQ0 pin enabled or disabled to be used as fou independent interrupt pins. This bit do affect the IRQ4 and IRQ5 pins.
				<ol><li>Used as four independent interrupt pins IRQ3 to IRQ0</li></ol>
				1: Used as encoded 15-level interrupt IRL3 to IRL0
13	BLMSK	0	R/W	BL Bit Mask
				Specifies whether NMI interrupts are when the BL bit of the SR register is 1
				0: NMI interrupts are masked when th
				1: NMI interrupts are accepted regard

R

inivii interrupts in standby mode. 0: All interrupt requests are not masked

BL bit setting

should always be 0.

This bit is always read as 0. The write

Reserved

RENESAS

0

12

0	1
1	0
1	1
[Legend]	n = 0 to 5

actedica at in falling edge

An interrupt re detected at IR rising edge

An interrupt re detected at IR low level

An interrupt re detected at IR high level

riigir ieveis.
PINTnS
<ol> <li>Interrupt requests are detected at lo input to the PINT pins</li> </ol>
<ol> <li>Interrupt requests are detected at h input to the PINT pins</li> </ol>
[Legend] $n = 0$ to 15

high levels

# 6.3.5 PINT Interrupt Enable Register (PINTER)

PINTER is a 16-bit register that enables interrupt requests input to external interrupt in PINT0 to PINT15.

When all or some of these pins, PINT0 to PINT15 are not used as an interrupt input, a corresponding to a pin unused as an interrupt request should be cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	PINT15E to	0	R/W	PINT15 to PINT0 Interrupt Enable
	PINT0E			Select whether the interrupt requests i PINT15 to PINT0 pins is enabled.
				PINTnE
				0: Disables PINT input interrupt reque
				1: Enables PINT input interrupt reques
				[Legend] n = 0 to 15

				0: Interrupt requests are not input to PINT15 pins
				Interrupt requests are input to PIN PINT15 pins
5 to 0	IRQ5R to IRQ0R	0	R/W	IRQn Interrupt Request Indicates whether there is interrupt re to the IRQn pin. When edge-detection set for IRQn, an interrupt request is of writing 0 to the IRQnR bit after reading 1. When level-detection mode is set for bits indicate whether an interrupt request is not interrupt request is set/cleared be input to the IRQn pin. IRQnR
				0: No interrupt request input to IRQn
				1: Interrupt request input to IRQn pir
				[Legend] n = 0 to 5

R

6

PINT1R

0

Rev. 2.00, 09/03, pag

0: Interrupt requests are not input to

1: Interrupt requests are input to PIN

PINT8 to PINT15 Interrupt Request Indicates whether interrupt requests

PINT7 pins

PINT8 to PINT15 pins.

pins

				o. 71 17110 intorrapt request to not generated
				1: A TXI0 interrupt request is generated
6	_	0	R	Reserved
				This bit is always read as 0.
5	RXI0R	0	R	RXI0 Interrupt Request
				Indicates whether an RXI0 (SCIF0) interrupt request generated.
				0: An RXI0 interrupt request is not generated
				1: An RXI0 interrupt request is generated
4	ERI0R	0	R	ERI0 Interrupt Request
				Indicates whether an ERI0 (SCIF0) interrupt request igenerated.

1

Rev. 2.00, 09/03, page 134 of 690

0

0

0

R

R

R

3

2

1

DEI3R

DEI2R

DEI1R

Indicates whether a DEI1 (DMAC) interrupt request is 0: A DEI1 interrupt request is not generated 1: A DEI1 interrupt request is generated

0: An ERI0 interrupt request is not generated1: An ERI0 interrupt request is generated

0: A DEI3 interrupt request is not generated1: A DEI3 interrupt request is generated

0: A DEI2 interrupt request is not generated1: A DEI2 interrupt request is generated

Indicates whether a DEI3 (DMAC) interrupt request is

Indicates whether a DEI2 (DMAC) interrupt request is

**DEI3 Interrupt Request** 

**DEI2 Interrupt Request** 

**DEI1 Interrupt Request** 

IRR2 is an 8-bit register that indicates whether SCIF2 or ADC interrupt requests are g

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	0	R	Reserved
				These bits are always read as 0.
4	ADIR	0	R	ADI Interrupt Request
				Indicates whether an ADI (ADC) interrupt request is
				0: An ADI interrupt request is not generated
				1: An ADI interrupt request is generated
3	TXI2R	0	R	TXI2 Interrupt Request
				Indicates whether a TXI2 (SCIF2) interrupt request i
				0: A TXI2 interrupt request is not generated
				1: A TXI2 interrupt request is generated
2		0	R	Reserved
				This bit is always read as 0.
1	RXI2R	0	R	RXI2 Interrupt Request
				Indicates whether an RXI2 (SCIF2) interrupt request generated.
				0: An RXI2 interrupt request is not generated
				1: An RXI2 interrupt request is generated
0	ERI2R	0	R	ERI2 Interrupt Request
				Indicates whether an ERI2 (SCIF2) interrupt request generated.

0: An ERI2 interrupt request is not generated1: An ERI2 interrupt request is generated

control register 1 (ICR1) is 1 or the BL bit in the status register (SR) is 0, NMI interrupt accepted. NMI interrupt is edge-detected. In sleep or standby mode, the interrupt is acceregardless of the BL setting. The NMI edge select bit (NMIE) in the interrupt control re (ICR0) is used to select either rising or falling edge detection.

When using edge-input detection for NMI interrupt, a pulse width of at least two Po cy

mask level bits (I3 to I0) in the status register (SR). When the MAI bit in ICR1 is 1, NN is not accepted.

(peripheral clock) is necessary. NMI interrupt exception handling does not affect the in

It is possible to wake the chip up from sleep mode or standby mode with an NMI interr

When using edge-sensing for IRQ interrupts, clear the interrupt source by having softw

## 6.4.2 IRQ Interrupts

IRQ interrupts are input by level or edge from pins IRQ0 to IRQ5. The priority level ca interrupt priority registers C and D (IPRC and IPRD) in a range from 0 to 15.

from the corresponding bit in IRR0, then write 0 to the bit.

When ICR1 is rewritten, IRQ interrupts may be mistakenly detected, depending on the

states. To prevent this, rewrite the register while interrupts are masked, then release the clearing the illegal interrupt by writing 0 to interrupt request register 0 (IRR0).

Edge input interrupt detection requires input of a pulse width of more than two cycles of

Edge input interrupt detection requires input of a pulse width of more than two cycles of basis.

When using level-sensing for IRQ interrupts, the pin levels must be retained until the C samples the pins. Therefore, the interrupt source must be cleared by the interrupt handless the pins.

The interrupt mask bits (I3 to I0) in the status register (SR) are not affected by IRQ interhandling. IRQ interrupts can wake the chip up from the standby state when the relevant level is higher than I3 to I0 in SR (but only when the RTC is used, the clock for the RT

Rev. 2.00, 09/03, page 136 of 690

wake the chip up from the standby state).



sampled at every peripheral clock remain unchanged for two consecutive cycles, so the transient level on the IRL pin change is detected. In standby mode, as the peripheral costopped, noise cancellation is performed using the clock for the RTC instead. Therefore RTC is not used, recovery from standby mode by means of IRL interrupts cannot be peripheral cost and the peripheral cost and the

The priority level of the IRL interrupt must not be lowered unless the interrupt is acce interrupt processing starts. However, the priority level can be changed to a higher one

The interrupt mask bits (I3 to I0) in the status register (SR) are not affected by  $\overline{IRL}$  in processing.




Figure 6.2 Example of IRL Interrupt Connection

U	1	U	I	10	Lever 10 interrupt
0	1	1	0	9	Level 9 interrupt r
0	1	1	1	8	Level 8 interrupt r
1	0	0	0	7	Level 7 interrupt r
1	0	0	1	6	Level 6 interrupt r
1	0	1	0	5	Level 5 interrupt r
1	0	1	1	4	Level 4 interrupt r
1	1	0	0	3	Level 3 interrupt r
1	1	0	1	2	Level 2 interrupt r
1	1	1	0	1	Level 1 interrupt r
1	1	1	1	0	No interrupt reque

PINT interrupts are input from pins PINT0 to PINT15 with a level. The priority level c the interrupt priority level setting register D (IPRD) in a range from levels 0 to 15, in the

The interrupt mask bits (I3 to I0) in the status register (SR) are not affected by PINT in processing. PINT interrupts can wake the chip up from the standby state when the relevant interrupt level is higher than I3 to I0 in SR (but only when the RTC is used, the clock for

#### 6.4.4 **PINT Interrupt**

PINTO to PINT7 or PINT8 to PINT15. The PINT interrupt level should be held until th is accepted and interrupt handling is started.

is used to wake the chip up from the standby state).

#### 6.4.5 **On-Chip Peripheral Module Interrupts**

On-chip peripheral module interrupts are generated by the following 10 modules:

- Direct memory access controller (DMAC)
- Serial communication interfaces (SCIF0 and SCIF2)
- A/D converter (ADC)

Rev. 2.00, 09/03, page 138 of 690

Not every interrupt source is assigned a different interrupt vector. Sources are reflecte interrupt event registers (INTEVT and INTEVT2). It is easy to identify sources by usi of INTEVT or INTEVT2 as a branch offset.

priority level setting registers A to H (IPRA to IPRH). The priority level of the UDI in (fixed).

A priority level (from 0 to 15) can be set for each module except UDI by writing to th

The interrupt mask bits (I3 to I0) in the status register are not affected by on-chip peri module interrupt handling.

#### 6.4.6 **Interrupt Exception Handling and Priority**

There are five types of interrupt sources: NMI, IRQ, IRL, PINT, and on-chip peripher The priority of each interrupt source is set within priority levels 0 to 16; level 16 is the level 1 is the lowest. When the priority is set to level 0, that interrupt is masked and the request is ignored.

Tables 6.4 and 6.5 list the codes for the interrupt source and the interrupt event register and INTEVT2) and the order of interrupt priority.

Each interrupt source is assigned a unique code by INTEVT and INTEVT2. The start

the interrupt service routine is common for each interrupt source. This is why, for inst value of INTEVT2 is used as an offset at the start of the interrupt service routine and in order to identify the interrupt source. IRQ and PINT interrupts, and on-chip peripheral module interrupt priorities can be se

between 0 and 15 for each module by setting the interrupt priority level setting registe assigns priority level 0 to IRQ, PINT, and on-chip peripheral module interrupts.

If the same priority level is assigned to two or more interrupt sources and interrupts fr sources occur simultaneously, their priority order is the default priority order indicated in tables 6.4 and 6.5.

Rev. 2.00, 09/03, pag

	PINT15	11720	0 10 10 (0)
DMAC	DEI0	H'800*3	0 to 15 (0)
	DEI1	H'820 ^{*3}	
	DEI2	H'840 ^{*3}	<del></del>
	DEI3	H'860*3	<del></del>
SCIF0	ERI0	H'880*3	0 to 15 (0)
	RXI0	H'8A0 ^{*3}	<del></del>
	TXI0	H'8E0 ^{*3}	<del></del>
SCIF2	ERI2	H'900*3	0 to 15 (0)
	RXI2	H'920*3	<del></del>
	TXI2	H'960*3	<del></del>
ADC	ADI	H'980*3	0 to 15 (0)
USB	USI0	H'A20 ^{*3}	0 to 15 (0)
	USI1	H'A40*3	
TPU0	TPI0	H'C00*3	0 to 15 (0)
TPU1	TPI1	H'C20*3	0 to 15 (0)
TPU2	TPI2	H'C80*3	0 to 15 (0)
TPU3	TPI3	H'CA0*3	0 to 15 (0)

H'640*3

H'660*3

H'680*3

H'6A0*3

H'700*3

H'720*3

IRQ2

IRQ3

IRQ4

IRQ5

PINT0 to PINT7

PINT8 to

PINT

0 to 15 (0)

IPRC (11 to 8)

IPRD (3 to 0)

IPRD (7 to 4)

IPRD (11 to 8)

IPRE (11 to 8)

IPRE (7 to 4)

IPRE (3 to 0)

IPRG (15 to 12) —
IPRG (11 to 8) —
IPRH (15 to 12) —
IPRH (11 to 8) —

IPRC (15 to 12) —

IPRD (15 to 12) —

IPRE (15 to 12) High

Low

High

Low

High

Low

High Low

	CUI	H'4C0*2		Low
WDT	ITI	H'560*2	0 to 15 (0)	IPRB (15 to 12) —
REF	RCMI	H'580*2	0 to 15 (0)	IPRB (11 to 8) —

Notes: 1. The INTEVT2 code.

PRI

2. The same code as INTEVT2 is set in INTEVT.

H'4A0**

 The code indicating an interrupt level (H'200 to H'3C0 shown in table 6.6) is INTEVT.

	IRL(3:0) = 0110	H'2C0*3	9
	<u>IRL</u> (3:0) = 0111	H'2E0*3	8
	IRL(3:0) = 1000	H'300*3	7
	IRL(3:0) = 1001	H'320 ^{*3}	6
	IRL(3:0) = 1010	H'340 ^{*3}	5
	IRL(3:0) = 1011	H'360*3	4
	IRL(3:0) = 1100	H'380*3	3
	IRL(3:0) = 1101	H'3A0*3	2
	IRL(3:0) = 1110	H'3C0*3	1
IRQ	IRQ4	H'680*3	0 to 15 (0)
	IRQ5	H'6A0*3	0 to 15 (0)
PINT	PINT0 to PINT 7	H'700*3	0 to 15 (0)
	PINT8 to PINT 15	5H'720 ^{*3}	0 to 15 (0)
DMAC	DEI0	H'800*3	0 to 15 (0)
	DEI1	H'820*3	_
	DEI2	H'840 ^{*3}	_
	DEI3	H'860*3	_
SCIF0	ERI0	H'880*3	0 to 15 (0)
	RXI0	H'8A0*3	_
	TXI0	H'8E0*3	_

H'240*3

H'260*3

H'280*3

H'2A0*3

13

12

11

10

IPRD (3 to 0) — IPRD (7 to 4) — IPRD (15 to

12)

8)

12)

IPRD (11 to

IPRE (15 to

IPRE (11 to 8) High

High

Low

Low

ĪRL(3:0) = 0010

IRL(3:0) = 0011

IRL(3:0) = 0100

IRL(3:0) = 0101

TPI2	H'C80*3	0 to 15 (0)	IPRH (15 to 12)	_
TPI3	H'CA0*3	0 to 15 (0)	IPRH (11 to 8)	_
TUNI0	H'400 ^{*2}	0 to 15 (0)	IPRA (15 to 12)	_
TUNI1	H'420*2	0 to 15 (0)	IPRA (11 to 8	)—
TUNI2	H'440*2	0 to 15 (0)	IPRA (7 to 4)	High
TICPI2	H'460*2			Low
ATI	H'480*2	0 to 15 (0)	IPRA (3 to 0)	High
PRI	H'4A0*2			1
CUI	H'4C0*2			Low
ITI	H'560*2	0 to 15 (0)	IPRB (15 to 12)	
RCMI	H'580 ^{*2}	0 to 15 (0)	IPRB (11 to 8	)—
2. The same			C0 shown in tab	ole 6.6) i
	TPI3  TUNI0  TUNI1  TUNI2  TICPI2  ATI  PRI  CUI  ITI  RCMI  1. The INTEX 2. The same	TUNIO H'400*2  TUNI1 H'420*2  TUNI2 H'440*2  TICPI2 H'460*2  ATI H'480*2  PRI H'4A0*2  CUI H'4C0*2  ITI H'560*2  RCMI H'580*2  1. The INTEVT2 code. 2. The same code as INTEVT2 is	TPI3 H'CA0*3 0 to 15 (0)  TUNI0 H'400*2 0 to 15 (0)  TUNI1 H'420*2 0 to 15 (0)  TUNI2 H'440*2 0 to 15 (0)  TICPI2 H'460*2  ATI H'480*2 0 to 15 (0)  PRI H'4A0*2  CUI H'4C0*2  ITI H'560*2 0 to 15 (0)  RCMI H'580*2 0 to 15 (0)  1. The INTEVT2 code. 2. The same code as INTEVT2 is set in INTEVT.	TPI3 H'CA0*3 0 to 15 (0) IPRH (11 to 8)  TUNI0 H'400*2 0 to 15 (0) IPRA (15 to 12)  TUNI1 H'420*2 0 to 15 (0) IPRA (11 to 8)  TUNI2 H'440*2 0 to 15 (0) IPRA (7 to 4)  TICPI2 H'460*2  ATI H'480*2 0 to 15 (0) IPRA (3 to 0)  PRI H'4A0*2  CUI H'4C0*2  ITI H'560*2 0 to 15 (0) IPRB (15 to 12)  RCMI H'580*2 0 to 15 (0) IPRB (11 to 8)  1. The INTEVT2 code.  2. The same code as INTEVT2 is set in INTEVT.

H'A40**

H'C00*3

H'C20*3

Low

IPRG (15 to

IPRG (11 to —

Rev. 2.00, 09/03, pag

12)

8)

USI1

TPI0

TPI1

TPU0

TPU1

0 to 15 (0)

0 to 15 (0)

10	H'ZAU
9	H'2C0
8	H'2E0
7	H'300
6	H'320
5	H'340
4	H'360
3	H'380
2	H'3A0
1	H'3C0

# 6.5 Operation

## **6.5.1** Interrupt Sequence

The sequence of interrupt operations is described below. Figure 6.3 is a flowchart of th operations.

- 1. The interrupt request sources send interrupt request signals to the interrupt controlled
- 2. The interrupt controller selects the highest-priority interrupt from the interrupt required following the priority levels set in the interrupt priority level setting registers A to I IPRH). Lower priority interrupts are held pending. If two of these interrupts have the priority level or if multiple interrupts occur within a single module, the interrupt with highest priority is selected, according to tables 6.4 and 6.5.
- 3. The priority level of the interrupt selected by the interrupt controller is compared w interrupt mask bits (I3 to I0) in the status register (SR) of the CPU. If the request pr is higher than the level in bits I3 to I0, the interrupt controller accepts the interrupt an interrupt request signal to the CPU.
- Detection timing: The INTC operates, and notifies the CPU of interrupt requests, in synchronization with the peripheral clock (Pφ). The CPU receives an interrupt at a instructions.

Rev. 2.00, 09/03, page 144 of 690

- Notes: 1. The interrupt mask bits (I3 to I0) in the status register (SR) are not changed acceptance of an interrupt in this LSI.
  - The interrupt source flag should be cleared in the interrupt handler. To ens interrupt request that should have been cleared is not inadvertently accepte the interrupt source flag after it has been cleared, and then execute an RTE

RENESAS

Rev. 2.00, 09/03, pag




Figure 6.3 Interrupt Operation Flowchart

Rev. 2.00, 09/03, page 146 of 690

- 4. Clear the BL bit in SR, and set the accepted interrupt level in the interrupt mask bit
  - 5. Handle the interrupt.
  - 6. Execute the RTE instruction.

When these procedures are followed in order, an interrupt of higher priority than the o handled can be accepted after clearing BL in step 4. Figure 6.3 shows a sample interru flowchart.

#### 6.6 **Usage Note**

The interrupt accept timing in this LSI is not acknowledged externally. Thus, keep the note in mind when designing the system.

- Level interrupt
  - The level interrupt request should be held until the CPU accepts it. The level interrupt needs to be cleared (released) within the specific interrupt handler. If the level inter-

is not held, the operation may branch to the interrupt handling routine when the va INTEVT/2 becomes H'000. When the standby state is cancelled, if the level interrupt request is not held, the or

- for the PLL or crystal oscillator is not secured enough and the operation may not r the standby state correctly.
- Interrupt flag update

When an interrupt is acceptable and the generation of an interrupt request is enable or clearing the interrupt flag may branch the operation to the interrupt handling ro the value in INTEVT2 becomes H'000.

go back to the standby state again in the middle of WDT counting. When cancelin standby state again in such a condition by asserting the level interrupt request, the

### 7.1.1 Features

The BSC has the following features:

- Physical address space is divided into eight areas
  - A maximum 32 or 64 Mbytes for each of the eight areas, CS0, CS2 to CS4, CS CS6A and CS6B, totally 384 Mbytes.
     Can specify the normal space interface, byte-selection SRAM interface, burst l
  - address/data multiplex I/O (MPX), or SDRAM for each address space.
  - Can select the data bus width (8, 16, or 32 bits) for each address space.
  - Controls the insertion of the wait state for each address space.
  - Controls the insertion of the wait state for each read access and write access.
  - Can set the independent idling cycle in the continuous access for five cases: re same space/different space), read-read (in same space/different space), the first write access.
- Normal space interface
  - Supports the interface that can directly connect to the SRAM.
- Burst ROM interface
  - High-speed access to the ROM, such as flash memory, that has the page mode

— Can directly connect to a peripheral LSI that needs an address/data multiplexing

- Address/data multiplex I/O (MPX) interface
  - ridaress, data manipien i, o (mir ri) interiace
- SDRAM interface
  - Can set the SDRAM up to 2 areas.
  - Multiplex output for row address/column address.
  - Efficient access by single read/single write.
  - High-speed access by the bank-active mode.
  - Supports an auto-refresh and self-refresh.




Figure 7.1 BSC Functional Block Diagram

Rev. 2.00, 09/03, page 150 of 690



$\frac{\overline{\text{CSO}},  \overline{\text{CS2}} \text{ to }  \overline{\text{CS4}},}{\overline{\text{CS5A}},  \overline{\text{CS5B}},  \overline{\text{CS6A}}}$	, ,	Chip select
RD/WR	0	Read/write
		Connects to $\overline{\text{WE}}$ pins when SDRAM or byte-selection SF connected.
RD	0	Read
WE3,	0	Indicates that D31 to D24 are being written to when a no is set.
_ <b></b>		Selects D31 to D24 when a byte-selection SRAM space
		Selects D31 to D24 when an SDRAM space is set.
WE2,	0	Indicates that D23 to D16 are being written to when a no is set.
DQIVIOL		Selects D23 to D16 when a byte-selection SRAM space
		Selects D23 to D16 when an SDRAM space is set.
WE1,	0	Indicates that D15 to D8 are being written to when a nor and address/data multiplex I/O space are set.
		Selects D15 to D8 when a byte-selection SRAM space is
		Selects D15 to D8 when an SDRAM space is set.
WEO,	0	Indicates that D7 to D0 are being written to when a norm and address/data multiplex I/O space are set.
Dame		Selects D7 to D0 when a byte-selection SRAM space is
		Selects D7 to D0 when an SDRAM space is set.
RASU	0	Connects to RAS pin when SDRAM is connected.
RASL		

CASU

CASL

0

RENESAS

Rev. 2.00, 09/03, pag

Connects to CAS pin when SDRAM is connected.

address/data multiplex I/O is accessed. Asserted by the as  $\overline{\text{CAS}}$  in SDRAM access.

0: Big endian1: Little endian

## 7.3 Area Overview

In the architecture of this LSI, both logical spaces and physical spaces have 32-bit addr The cache access method is shown by the upper 3 bits. For details see section 4, Cache remaining 29 bits are used for division of the space into eight areas. The BSC performs this 29-bit space.

As listed in table 7.2, this LSI can be connected directly to eight areas of memory, and chip select signals ( $\overline{CS0}$ ,  $\overline{CS2}$  to  $\overline{CS4}$ ,  $\overline{CS5A}$ ,  $\overline{CS5B}$ ,  $\overline{CS6A}$ , and  $\overline{CS6B}$ ) for each of their asserted during area 0 access;  $\overline{CS5B}$  is asserted during area 5B access. When an SDRA connected to area 2 or area 3,  $\overline{RASU}$ ,  $\overline{RASL}$ ,  $\overline{CASU}$ ,  $\overline{CASL}$ ,  $\overline{DQMUU}$ ,  $\overline{DQMUL}$ ,  $\overline{DQMUL}$  are asserted.

## 7.3.1 Address Map

The external address space has a capacity of 384 Mbytes and is used by dividing 8 part. The kind of memory to be connected and the data bus width are specified in each partia. The address map for the external address space is listed below.

Table 7.2 Physical Address Space Map

Area	Memory to be Connected	Physical Addres	ss	Capacity	A Si
Area 0	Nonnai memory ,	H'00000000	to H'03FFFFF	64 Mbytes	8,
	Burst ROM	H'00000000 +H'20000000×n	to H'03FFFFFF +H'20000000×n	Shadow	(n

Rev. 2.00, 09/03, page 152 of 690

	Byte-selection SRAM	+H'20000000×n	+H'20000000×n	
Area 5A	Normal memory*1	H'14000000	to H'15FFFFFF	32 Mbytes
		H'14000000	to H'15FFFFF	Shadow
		+H'20000000×n	+H'20000000×n	
Area 5B	Normal memory*1,	H'16000000	to H'17FFFFF	32 Mbytes
	Address/data multiplex I/O (MPX), Byte-	H'16000000	to H'17FFFFFF	Shadow
	selection SRAM	+H'20000000×n	+H'20000000×n	
Area 6A	Normal memory*1	H'18000000	to H'19FFFFFF	32 Mbytes
		H'18000000	to H'19FFFFF	Shadow
		+H'20000000×n	+H'20000000×n	
Area 6B	Normal memory*1	H'1A000000	to H'1BFFFFFF	32 Mbytes
		H'1A000000	to H'1BFFFFFF	Shadow
		+H'20000000×n	+H'20000000×n	
Area 7*6	Reserved area	H'1C000000	to H'1FFFFFF	
		+H'20000000×n	+H'20000000×n	
Notes: 1.	. Memory that has an int	erface such as SR	AM or ROM.	
2.	. Memory bus width is sp	pecified by an exter	rnal pin.	
3.	. Memory bus width is sp	pecified by a regist	er.	
4.	. With the address/data	multiplex I/O (MPX	) interface, the bus	width must b

5. With the SDRAM, the bus width must be 16 bits or 32 bits.

H'0C000000

H'10000000

H'10000000

+H'20000000×n

to H'0FFFFFF

+H'20000000×n

to H'13FFFFFF

to H'13FFFFFF

Shadow

Shadow

64 Mbytes 8

Nonnai momory Synchronous DRAM

Normal memory*1,

be guaranteed.

101 to allocate in the P2 space.

Byte-selection SRAM

Burst ROM,


Area 4

RENESAS

6. Do not access the reserved area. If the reserved area is accessed, the ope

7. When the addresses of the on-chip module control registers (internal I/O re area 1 are not translated by the MMU, set the top three bits of the logical a

Rev. 2.00, 09/03, pag



Physical address space

Reserved area

Note: For logical address spaces P0 and P3, when the memory management unit (MMU) is on, optionally generate a physical address for the logical address. This figure can be applied

MMU is off and when the MMU is on and each physical address for the logical address is except for higher three bits. When translating a logical address to a physical address, refetable 7.2.

Figure 7.2 Address Space

## 7.3.2 Memory Bus Width

The memory bus width in this LSI can be set for each area. In area 0, external pins can select byte (8 bits), word (16 bits), or longword (32 bits) on power-on reset. The corres between the external pins (MD3, MD4) and memory size is listed in the table below.

Table 7.3 Correspondence between External Pins (MD3 and MD4) and Memor

MD4	MD3	Memory Size
0	0	Setting prohibited
	1	8 bits
1	0	16 bits
	1	32 bits

For areas other than area 0, byte, word, and longword may be chosen for the bus width CSnBCR that can be set in each area. The bus width that can be set differs according to connected interface. For more details, see the CSn Bus Control Register.

Rev. 2.00, 09/03, page 154 of 690



is the address space obtained by adding to it  $H'20000000 \times n$  (n = 1 to 6) in areas P1 to

The address range for area 7 is H'1C000000 to H'1FFFFFF. The address space H'1C H'20000000  $\times$  n to H'1FFFFFF + H'20000000  $\times$  n (n = 0 to 7) corresponding to the a shadow space is reserved, so do not use it.

Area P4 (H'E0000000 to H'EFFFFFF) is the I/O area where on-chip registers are alloarea has no shadow space.

# 7.4 Register Descriptions

The BSC has the following registers. Refer to section 24, List of Registers for the deta addresses of these registers and the state of registers in each operating mode.

Do not access spaces other than CS0 until the termination of the setting the memory in

- Common control register (CMNCR)
- Bus control register for CS0 space (CS0BCR)
- Bus control register for CS2 space (CS2BCR)
- Bus control register for CS3 space (CS3BCR)
- Bus control register for CS4 space (CS4BCR)
- Bus control register for CS5A space (CS5ABCR)
- Bus control register for CS5B space (CS5BBCR)
- Bus control register for CS6A space (CS6ABCR)
- Bus control register for CS6B space (CS6BBCR)
- Wait control register for CS0 space (CS0WCR)
- Wait control register for CS2 space (CS2WCR)
- Wait control register for CS3 space (CS3WCR)
- Wait control register for CS4 space (CS4WCR)
- Wait control register for CS5A space (CS5AWCR)
- Wait control register for CS5B space (CS5BWCR)
- Wall control register for CS3B space (CS3BWC
- Wait control register for CS6A space (CS6AWCR)

Rev. 2.00, 09/03, pag

upper 16 bits of the data must be H'A55A, otherwise writing cannot be performed when reading, the upper 16 bits are read as H'0000.

2. The contents of this register are stored in SDRAM. When this register space

accessed, the corresponding register in SDRAM is written to. For details, resection 7.8.10, Power-On Sequence.

# 7.4.1 Common Control Register (CMNCR)

CMNCR is a 32-bit register that controls the common items for each area. Do not access memory other than area 0 until the CMNCR register initialization is complete.

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	0	R	Reserved
				These bits are always read as 0. The write value salways be 0.
7	DMAIW1	0	R/W	Wait states between access cycles when DMA sir
6	DMAIW0	0	R/W	transfer is performed.
		Specify the number of idle cycles to be inserted at access to an external device with DACK when DN address transfer is performed. The method of insecycles depends on the contents of DMAIWA.		
				00: No idle cycle inserted
(	01: 1 idle cycle inserted			
				10: 2 idle cycles inserted
				11: 4 idle cycled inserted

3	ENDIAN	0/1*	R	Endian Flag
				Samples the external pin for specifying endian or reset (MD5). All address spaces are defined by t a read-only bit.
				<ol> <li>The external pin for specifying endian (MD5) v on power-on reset. This LSI is being operated endian.</li> </ol>
				<ol> <li>The external pin for specifying endian (MD5) w on power-on reset. This LSI is being operated endian.</li> </ol>
2	_	0	R	Reserved
				This bit is always read as 0. The write value should.
1	HIZMEM	0	R/W	High-Z Memory Control
				Specifies the pin state in software standby mode A0, $\overline{BS}$ , $\overline{CS}$ , $\overline{RD}$ / $\overline{WR}$ , $\overline{WE}$ , and $\overline{RD}$ .
				0: High impedance in software standby mode.
				1: Driven in software standby mode
0	HIZCNT	0	R/W	High-Z Control
				Specifies the state in software standby mode and released for $\overline{RASU}$ , $\overline{RASL}$ , $\overline{CASU}$ , and $\overline{CASL}$ .
				0: High impedance in software standby mode and released for RASU, RASL, CASU, and CASL.
				1: Driven in standby mode and bus released for FRASL, CASU, and CASL.
Note:	When I		n is spec	ifying endian (MD5) is sampled on power-on reset ified, this bit is read as 0 and when little endian is a
				Rev. 2.00, 09/03, pag

device with DACK are performed.

This bit is always read as 1. The write value shou

Reserved

1

R

IWW1	1	R/W	Idle Cycles between Write-read Cycles and Write-
IWW0	1	R/W	These bits specify the number of idle cycles to be after the access to a memory that is connected to The target access cycles are the write-read cycle write cycle.
			00: No idle cycle inserted
			01: 1 idle cycle inserted
			10: 2 idle cycles inserted
			11: 4 idle cycles inserted
_	0	R	Reserved
			This bit is always read as 0. The write value shoul 0.
IWRWD1	1	R/W	Idle Cycles for Another Space Read-write
IWRWD2	1	R/W	Specify the number of idle cycles to be inserted af access to a memory that is connected to the space target access cycle is a read-write one in which co accesses switch between different spaces.
			00: Setting prohibited
			01: 2 idle cycles inserted
			10: 3 idle cycles inserted
			11: 5 idle cycles inserted

BIT

29 28

27

26 25

31, 30

name

value

0

K/VV

R

Description

always be 0.

These bits are always read as 0. The write value s

Reserved

				This bit is always read as 0. The write value sho 0.
20	IWRRD1	1	R/W	Idle Cycles for Read-read in Another Space
19	IWRRD0	1	R/W	Specify the number of idle cycles to be inserted access to a memory that is connected to the spatarget cycle is a read-read cycle of which continuaccesses switch between different space.
				00: 1 idle cycle inserted
				01: 2 idle cycles inserted
				10: 3 idle cycles inserted
				11: 5 idle cycles inserted
18	_	0	R	Reserved
				This bit is always read as 0. The write value sho 0.
17	IWRRS1	1	R/W	Idle Cycles for Read-read in the Same Space
16	IWRRS0	1	R/W	Specify the number of idle cycles to be inserted access to a memory that is connected to the spatarget cycle is a read-read cycle of which continuaccesses are for the same space.
				00: No idle cycle inserted
				01: 1 idle cycle inserted
				10: 2 idle cycles inserted
				11: 4 idle cycles inserted

21

0

R

accesses are for the same space.

00: Setting prohibited.01: 2 idle cycles inserted10: 3 idle cycles inserted11: 5 idle cycles inserted

Reserved

			001. Buist ROW
			010: Address/data multiplex I/O (MPX)
			011: Byte-selection SRAM
			100: SDRAM
			101: Setting prohibited
			110: Setting prohibited
			111: Setting prohibited
			Note: SDRAM can be specified only in area 2 an SDRAM is connected to only one area, SD should be specified for area 3. In this case should be specified as normal space. Burs be specified only in area 0 and area 4. Add multiplex I/O (MPX) can be specified only i Byte-selection SRAM can be specified only and area 5B.
	0	R	Reserved
			This bit is always read as 0. The write value should 0.
BSZ1	1	R/W	Data Bus Size
BSZ0	1	R/W	Specify the data bus sizes of spaces.
			The data bus sizes of areas 2, 3, 4 and 5A are sho
			00: Setting prohibited.
			01: 8-bit size
			10: 16-bit size
			11: 32-bit size
	_	BSZ1 1	BSZ1 1 R/W

Rev. 2.00, 09/03, page 160 of 690

00: Setting prohibited.

11: Setting Prohibited

01: 8-bit size 10: 16-bit size

The data bus sizes of areas 5B, 6A, and 6B are sh

- When both the CS2 and CS3 spaces are specified as the SDRAM space, s same bus size for the CS2 and CS3 spaces.
  - When the CS2 or CS3 space is specified as the SDRAM space, specify the 16 bits or 32 bits.
    - 5. The SDRAM bank active mode can only be used for the CS3 space. (Reference explanation of the BACTV bit in the SDRAM control register.)6. The initial values of the bus size assignment for areas 5B, 6A, and 6B after
      - reset is specified to prohibited setting. Therefore, specify the 8- or 16-bit size accessing these areas.
      - 7. When port A or B is used, specify the bus size of all areas to 8 bits or 16 bi

When the memory type is specified to an area other than the areas that can be specifie operation of this LSI is not guaranteed.

# 7.4.3 CSn Space Wait Control Register (CSnWCR) (n = 0, 2, 3, 4, 5A, 5B, 6A

CSnWCR is a 32-bit readable/writable register that specifies various wait cycles for maccesses. The bit configuration of this register varies as shown below according to the type (TYPE 2, TYPE 1, or TYPE 0) specified by the CSn space bus control register (CSpecify the CSnWCR register before accessing the target area. Specify CSnBCR register specify the CSnWCR register.

12	SW1	0	R/W	Number of Delay Cycles from Address, CSn Asse
11	11 SW0 0	V0 0 R/V	R/W	WEn Assertion Specify the number of delay cycles from address a assertion to RD and WEn assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles
10	WR3	1	R/W	Number of Access Wait Cycles
9	WR2	0	R/W	Specify the number of cycles that are necessary for
8	WR1	1	R/W	access.
7	WR0	0	R/W	0000: 0 cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles

1011: 18 cycles 1100: 24 cycles

1101: Setting prohibited 1110: Setting prohibited 1111: Setting prohibited

Rev. 2.00, 09/03, page 162 of 690

				These bits are always read as 0. The write value always be 0.
1	HW1	0	R/W	Delay Cycles from RD, WEn negation to Address
0	HW0	0	R/W	negation
				Specify the number of delay cycles from RD and negation to address and $\overline{\text{CSn}}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Setting prohibited
				1110: Setting prohibited
				1111: Setting prohibited
6	WM	0	R/W	External Wait Mask Specification
				Specify whether or not the external wait input is value specification by this bit is valid even when the number access wait cycle is 0.
				0: External wait is valid
				1: External wait is ignored
5 to 0		0	R	Reserved
				These bits are always read as 0. The write value s

R/W

R/W

8

7

WR1

WR0

1

0

access.

0000: 0 cycle

0001: 1 cycle

always be 0.

				100: 3 cycles
				101: 4 cycles
				110: 5 cycles
				111: 6 cycles
15 to 1	13 —	0	R	Reserved
				These bits are always read as 0. The write value always be 0.
12	SW1	0	R/W	Number of Delay Cycles from Address, CSn Ass
11	SW0	0	R/W	WEn Assertion
				Specify the number of delay cycles from address assertion to $\overline{RD}$ and $\overline{WEn}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

access.

001: 0 cycle 010: 1 cycles 011: 2 cycles

wait)

000: The same cycles as WR3 to WR0 setting (re

R/W

16

WW0

0

				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Setting prohibited
				1110: Setting prohibited
				1111: Setting prohibited
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is a specification by this bit is valid even when the num access wait cycle is 0.
				0: External wait is valid
				1: External wait is ignored
5 to 2		0	R	Reserved
				These bits are always read as 0. The write value s always be 0.
1	HW1	0	R/W	Delay Cycles from RD, WEn negation to Address,
0	HW0	0	R/W	negation
				Specify the number of delay cycles from RD and V negation to address and CSn negation.
				00: 0.5 cycles

01: 1.5 cycles10: 2.5 cycles11: 3.5 cycles

Rev. 2.00, 09/03, page 166 of 690



		_		
17	WW1	0	R/W	Specify the number of cycles that are necessary access.
16	VVVVO 0	WW0 0	R/W	000: The same cycles as WR3 to WR0 setting (rewait)
				001: 0 cycle
				010: 1 cycles
				011: 2 cycles
				100: 3 cycles
				101: 4 cycles
				110: 5 cycles
				111: 6 cycles
15 to	13 —	0 R		Reserved
				These bits are always read as 0. The write value always be 0.
12	SW1	0	R/W	Number of Delay Cycles from Address, CSn Ass
11	SW0	0	R/W	WEn Assertion
				Specify the <u>number of delay</u> cycles from address assertion to RD and WEn assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

0: No wait

Reserved

19

18

WW2

0

R

R/W

1: 1 cycle wait inserted

address/data multiplex I/O. This specification is when area 5B is specified to address/data multip

This bit is always read as 0. The write value should be a should b

Number of Write Access Wait Cycles

Rev. 2.00, 09/03, pag RENESAS

				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Setting prohibited
				1110: Setting prohibited
				1111: Setting prohibited
6	WM	0	R/W	External Wait Mask Specification
				Specify whether or not the external wait input is va specification by this bit is valid even when the num access wait cycle is 0.
				0: External wait is valid
				1: External wait is ignored
5 to 2	_	0	R	Reserved
				These bits are always read as 0. The write value s always be 0.
1	HW1	0	R/W	Delay Cycles from RD, WEn negation to Address,
0	HW0	0	R/W	negation
				Specify the number of delay cycles from RD and V negation to address and CSn negation.
				00: 0.5 cycles

01: 1.5 cycles10: 2.5 cycles11: 3.5 cycles

Rev. 2.00, 09/03, page 168 of 690

				11: 3 cycles
15 to	11 —	0	R	Reserved
				These bits are always read as 0. The write valualways be 0.
10	W3	1	R/W	Number of Access Wait Cycles
9	W2	0	R/W	Specify the number of wait cycles to be inserted
8	W1	1	R/W	read/write access cycle.
7	W0	0	R/W	0000: 0 cycle
				0001: 1 cycle
				0010: 2 cycles
				0011: 3 cycles
				0100: 4 cycles
				0101: 5 cycles
				0110: 6 cycles
				0111: 8 cycles
				1000: 10 cycles
				1001: 12 cycles
				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Setting prohibited
				1110: Setting prohibited
				1111: Setting prohibited

K/VV

R/W

16

BW0

0

Number of Burst Walt Cycles

00: 0 cycle 01: 1 cycle 10: 2 cycles

Specify the number of wait cycles to be inserted second or later access cycles in burst access.

These bits are always read as 0. The write value s always be 0.

### CS4WCR

Bit	Bit Name	Initial Value	R/W	Description
31 to 1	18—	0	R	Reserved
				These bits are always read as 0. The write value s always be 0.
17	BW1	0	R/W	Number of Burst Wait Cycles
16	BW0	0	R/W	Specify the number of wait cycles to be inserted be second or later access cycles in burst access.
				00: 0 cycle
				01: 1 cycle
				10: 2 cycles
				11: 3 cycles
15 to 1	13—	0	R	Reserved
				These bits are always read as 0. The write value s always be 0.
12	SW1	0	R/W	Number of Delay Cycles from Address, CSn Asse
11	SW0	0	R/W	WEn Assertion
				Specify the number of delay cycles from address a assertion to $\overline{\text{RD}}$ and $\overline{\text{WEn}}$ assertion.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles

11: 3.5 cycles

				1010: 14 cycles
				1011: 18 cycles
				1100: 24 cycles
				1101: Setting prohibited
				1110: Setting prohibited
				1111: Setting prohibited
6	WM	0	R/W	External Wait Mask Specification
				Specifies whether or not the external wait input is specification by this bit is valid even when the nu access wait cycle is 0.
				0: External wait is valid
				1: External wait is ignored
5 to 2	_	0	R	Reserved
				These bits are always read as 0. The write value always be 0.
1	HW1	0	R/W	Delay Cycles from RD, WEn negation to Address
0	HW0	0	R/W	negation
				Specify the number of delay cycles from $\overline{\text{RD}}$ and negation to address and $\overline{\text{CSn}}$ negation.
				00: 0.5 cycles
				01: 1.5 cycles
				10: 2.5 cycles
				11: 3.5 cycles

0100: 4 cycles 0101: 5 cycles 0110: 6 cycles 0111: 8 cycles 1000: 10 cycles 1001: 12 cycles

			This bit is always read as 1. The write value should 1.
	0	R	Reserved
			This bit is always read as 0. The write value should 0.
A2CL1	1	R/W	CAS Latency for Area 2
A2CL0	0	R/W	Specify the CAS latency for area 2.
			00: Setting prohibited.
			01: 2 cycles
			10: 3 cycles

11: Setting prohibited

These bits are always read as 0. The write value s

Reserved

always be 0.

R

0

Reserved

Rev. 2.00, 09/03, page 172 of 690

9

8 7

6 to 0 —

				,
				10: 3 cycles
				11: 4 cycles
12	_	0	R	Reserved
				This bit is always read as 0. The write value sho 0.
11	TRCD1	0	R/W	Number of Cycles from ACTV Command to
10	TRCD0	1	R/W	READ(A)/WRIT(A) Command
				Specify the number of minimum cycles from iss command to issuing READ(A)/WRIT(A) comma setting for areas 2 and 3 is common.
				00: 1 cycle
				01: 2 cycles
				10: 3 cycles
				11: 4 cycles
9	_	0	R	Reserved
				This bit is always read as 0. The write value sho 0.
8	A3CL1	1	R/W	CAS Latency for Area 3
7	A3CL0	0	R/W	Specify the CAS latency for area 3.
				00: Setting prohibited.
				01: 2 cycles
				10: 3 cycles
				11: Setting prohibited
				Rev. 2.00, 09/03, p

common. 00: 1 cycle 01: 2 cycles

Specify the number of minimum cycles from the sprecharge or issuing of PRE command to the iss command for the same bank. The setting for area

			00: 0 cycle
			01: 1 cycle
			10: 2 cycles
			11: Setting prohibited
_	0	R	Reserved
			This bit is always read as 0. The write value shoul 0.
TRC1	0	R/W	Number of Cycles from REF Command/Self-refres
TRC0	0	R/W	to ACTV Command
			Specify the number of cycles from issuing the REF or releasing self-refresh to issuing the ACTV comr setting for areas 2 and 3 is common.
			00: 3 cycles
			01: 4 cycles
			10: 6 cycles
			11: 9 cvcles

Specify area 3 as SDRAM when only one area is connected with SDRAM. In

command. The setting for areas 2 and 3 is common

specify area 2 as normal space.

2

1

Note:

# 7.4.4 SDRAM Control Register (SDCR)

SDCR specifies the method to refresh and access SDRAM, and the types of SDRAMs connected.

The bits other than RFSH and RMODE should be written in the initialization after a poreset and should not be modified after the initialization. When modifying these bits RFRMODE, do not change the values of other bits and write the previous values. Do not a 2 or 3 until the SDCR register setting is complete when using synchronous DRAM.

Rev. 2.00, 09/03, page 174 of 690



				U.
17	A2COL1	0	R/W	Number of Bits of Column Address for Area 2
16	A2COL0	0	R/W	Specifies the number of bits of column address for
				00: 8 bits
				01: 9 bits
				10: 10 bits
				11: Setting prohibited
15 to 13	_	0	R	Reserved
				These bits are always read as 0. The write value always be 0.
12	SLOW	0	R/W	Low-Frequency Mode
				Specifies the output timing of command, address data for SDRAM and the latch timing of read data SDRAM. Setting this bit makes the hold time for address, write and read data extended. This most for SDRAM with low-frequency clock.
				0: Command, address, and write data for SDRAN the rising edge of CKIO. Read data from SDR latched at the rising edge of CKIO.

10: 13 bits

Reserved

18

0

R

11: Setting prohibited

This bit is always read as 0. The write value should be a should b

1: Command, address, and write data for SDRAM the falling edge of CKIO. Read data from SDR

latched at the falling edge of CKIO.

				this bit is 0, auto-refresh starts according to the co are set in registers RTCSR, RTCNT, and RTCOR.
				0: Auto-refresh is performed
				1: Self-refresh is performed
9	_	0	R	Reserved
				This bit is always read as 0. The write value shoul 0.
8	BACTV	0	R/W	Bank Active Mode
				Specifies to access whether in auto-precharge mon READA and WRITA commands) or in bank active (using READ and WRIT commands).
				<ol> <li>Auto-precharge mode (using READA and WRIT commands)</li> </ol>
				1: Bank active mode (using READ and WRIT com
				Note: Bank active mode can be used only when upper or lower bits of the CS3 space are u both the CS2 and CS3 spaces are set to S

Reserved

always be 0.

00: 11 bits 01: 12 bits 10: 13 bits

when the RFSH bit is 1. When the RFSH bit is 1 a 1, self-refresh starts immediately. When the RFSH

specify the auto-precharge mode.

These bits are always read as 0. The write value s

Specifies the number of bits of the row address for

Number of Bits of Row Address for Area 3

11: Setting prohibited

0

A3ROW1 0

A3ROW0 0

Rev. 2.00, 09/03, page 176 of 690

R

R/W

R/W

7 to 5

4

3



10: 10 bits
11: Setting prohibited

### 7.4.5 Refresh Timer Control/Status Register (RTCSR)

RTCSR specifies various items about refresh for SDRAM.

This register only accepts 32-bit writing to prevent incorrect writing. In this case, the of the data must be H'A55A, otherwise writing cannot be performed. When reading, the bits are read as H'0000.

#### **RTCSR**

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	0	R	Reserved
7	CMF	0	R/W	Compare Match Flag
				0: Clearing condition When 0 is written in CMF a out RTCSR during CMF = 1.
				1: Setting condition When the condition RTCNT satisfied.
6	CMIE	0	R/W	CMF Interrupt Enable
				0: CMF interrupt request is disabled.
				1: CMF interrupt request is enabled.

			100: Bφ/256
			101: Bø/1024
			110: B
			111: Вф/4096
RRC2	0	R/W	Refresh Count
RRC1	0	R/W	Specify the number of continuous refresh cycles, v
RRC0	0	R/W	refresh request occurs after the coincidence of the the refresh timer counter (RTCNT) and the refresh constant register (RTCOR). These bits can make t of occurrence of refresh long.
			000: Once
			001: Twice
			010: 4 times
			011: 6 times
			100: 8 times
			101: Setting prohibited.
			110: Setting prohibited.
			111: Setting prohibited.
	RRC1	RRC1 0	RRC1 0 R/W

2 1 0 When RTCNT matches RTCOR, RTCNT is cleared to 0. The value in RTCNT return counting up to 255.

Bit	Bit Name	Initial Value	R/W	Description
31 to 8	_	0	R	Reserved
7 to 0	_	0	R/W	8-Bit Counter

#### 7.4.7 Refresh Time Constant Register (RTCOR)

RTCOR is an 8-bit register. When RTCOR matches RTCNT, the CMF bit in RTCSR and RTCNT is cleared to 0.

This register only accepts 32-bit writing to prevent incorrect writing. In this case, the of the data must be H'A55A, otherwise writing cannot be performed. When reading, the bits are read as H'0000.

This request is maintained until the refresh operation is performed. If the request is no when the next matching occurs, the previous request is ignored.

When the RFSH bit in SDCR is 1, a memory refresh request is issued by this matchin

When the CMIE bit in RTCSR is 1, an interrupt request is issued by this matching sig request signal is output until the CMF bit in RTCSR is cleared. Clearing the CMF bit the interrupt and does not affect the refresh request. Accordingly, the refresh requests timer interrupts can be used together. For example, the number of refresh requests car by using interrupts while the refresh is performed.

Rev. 2.00, 09/03, pag

RWTCNT is a 16-bit register. The lower seven bits of this register (bits 6 to 0) are valid counter and the upper nine bits (bits 15 to 7) are reserved. This counter starts to count-usynchronizing the CKIO after a power-on reset is released. This counter stops when the reaches to H'007F. The access to an external bus has to wait when the counter is operat counter is provided to minimize the time from releasing a reset for flash memory to the access. This counter cannot be read or written into.

## 7.5 Endian/Access Size and Data Alignment

byte data and little endian, in which the 0 address is the least significant byte (LSByte) data. Endian is specified on power-on reset by the external pin (MD5). When MD5 pin level on power-on reset, the endian will become big endian and when MD5 pin is high power-on reset, the endian will become little endian. Three data bus widths are available normal memory (byte, word, and longword). Word and longword are available for SDF bus width for address/data multiplex I/O (MPX) should be 16 bits. Data alignment is performed accordance with the data bus width of the device and endian. This also means that when data is read from a byte-width device, the read operation must be done four times. In the alignment and conversion of data length is performed automatically between the respect

This LSI supports big endian, in which the 0 address is the most significant byte (MSB

Tables 7.4 to 7.9 show the relationship between endian, device data width, and access  $\iota$ 

Rev. 2.00, 09/03, page 180 of 690

interfaces.

Byte access at 2	_	_	Data 7 to Data 0	)—	_	_	Assert
Byte access at 3		_	_	Data 7 to Data 0	<b>)</b> —	_	_
Word access at 0	Data 15 to Data 8	Data 7 to Data 0	_	_	Assert	Assert	_
Word access at 2	s—	_	Data 15 to Data 8	Data 7 to 3 Data 0	o—	_	Assert
Longword access at 0		Data 23 to Data 16	Data 15 to Data 8		Assert	Assert	Assert

Byte acces	s at 2	_	_	Data 7 to Data 0	)— —		Assert
Byte acces	s at 3	_	_	_	Data 7 to — Data 0	_	_
Word acces	ss at 0	_	_	Data 15 to Data 8	Data 7 to — 3 Data 0	_	Assert
Word acces	ss at 2	_		Data 15 to Data 8	Data 7 to — 3 Data 0		Assert
Longword access at 0	1st time at (	0	_	Data 31 to Data 24	Data 23 — to Data 16	_	Assert
	2nd time at 2	 2	_	Data 15 to Data 8	Data 7 to — 3 Data 0	_	Assert

Byte access	at 3 —		_	Data 7 to — Data 0		_
Word access at 0	1st time — at 0			Data 15 — to Data 8	_	_
	2nd time— at 1	_	_	Data 7 to — Data 0	_	_
Word access at 2	1st time — at 2		_	Data 15 — to Data 8	_	_
	2nd time— at 3		_	Data 7 to — Data 0	_	_
Longword access at 0	1st time — at 0	_	_	Data 31 — to Data 24	_	_
	2nd time— at 1		_	Data 23 — to Data 16	_	_
	3rd time — at 2		_	Data 15 — to Data 8	_	_
	4th time — at 3		_	Data 7 to — Data 0	_	_

Data 7 to — Data 0

Byte access at 2

Rev. 2.00, 09/03, pag

Byte access at 2	—	Data 7 to Data 0	_	_	_	Assert	_
Byte access at 3	Data 7 to Data 0	_	_	_	Assert	_	_
Word access at 0	s—	_	Data 15 to Data 8	Data 7 to 3 Data 0	0—	_	Assert
Word access at 2	s Data 15 to Data 8	Data 7 to Data 0	_	_	Assert	Assert	_
Longword access at 0	_	Data 23 to Data 16			o Assert	Assert	Assert

Byte acces	ss at 2	_	_	_	Data 7 to — Data 0	_	_
Byte acces	ss at 3	_	_	Data7 to Data 0			Assert
Word acce	ess at 0	_	_	Data 15 to Data 8	Data 7 to — 3 Data 0		Assert
Word acce	ess at 2	_	_	Data 15 to Data 8	Data 7 to — 3 Data 0	_	Assert
Longword access	1st time at	0	_	Data 15 to Data 8	Data 7 to — 3 Data 0	_	Assert
at 0	2nd time at	1	_	Data 31 to Data 24	Data 23 — to Data 16	_	Assert

Byte access	at 2 —	_	_	Data 7 to Data 0	_	_	_
Byte access	at 3 —	_	_	Data 7 to Data 0	_	_	_
Word access at 0	1st time — at 0	_	_	Data 7 to Data 0	_	_	_
	2nd time— at 1	_	_	Data 15 to Data 8	_	_	_
Word access at 2	1st time — at 2	_	_	Data 7 to Data 0	_	_	_
	2nd time— at 3	_	_	Data 15 to Data 8	_	_	_
Longword access at 0	1st time — at 0	_	_	Data 7 to Data 0	_	_	_
	2nd time— at 1	_	_	Data 15 to Data 8	_	_	_
	3rd time — at 2	_	_	Data 23 to Data 16	_	_	_
	4th time — at 3			Data 31 to Data 24			

asserted for one cycle to indicate the start of a bus cycle.

There is no access size specification when reading. The correct access start address is least significant bit of the address, but since there is no access size specification, 32 bit read in case of a 32-bit device, and 16 bits in case of a 16-bit device. When writing, or signal for the byte to be written is asserted.

Read/write for cache fill or writeback follows the selected bus width and transfers a to bytes continuously. The bus is not released during this transfer. For cache misses that byte or word operand accesses or branching to odd word boundaries, the fill is always by longword accesses on the chip-external interface. Write-through-area write access cacheable read/write access are based on the actual address size.

It is necessary to output the read out data by using  $\overline{RD}$  when a buffer is established in The  $RD/\overline{WR}$  signal is in a read state (high output) when an access is not performed. T care must be taken about the collision of output in controlling the external data buffer

When the WM bit in CSnWCR is cleared to 0, a Tnop cycle is inserted to evaluate an wait. When the WM bit in CSnWCR is set to 1, an external wait is ignored and no Tn inserted.




Figure 7.3 Continuous Access for Normal Space (No Wait, WM Bit in CSnW 16-Bit Bus Width, Longword Access, No Wait State between Cycles)

Rev. 2.00, 09/03, page 188 of 690




Figure 7.4 Continuous Access for Normal Space (No Wait, One Wait State between Cycles)

Rev. 2.00, 09/03, pag




Figure 7.5 Example of 32-Bit Data-Width SRAM Connection




Figure 7.6 Example of 16-Bit Data-Width SRAM Connection




Figure 7.7 Example of 8-Bit Data-Width SRAM Connection




Figure 7.8 Wait Timing for Normal Space Access (Software Wait Only




Figure 7.9 Wait State Timing for Normal Space Access (Wait State Insertion by  $\overline{WAIT}$  Signal)

**0** 1




Figure 7.10  $\overline{\text{CSn}}$  Assert Period Expansion

Rev. 2.00, 09/03, page 194 of 690

The address output is performed from cycle Ta2 to cycle Ta3. Because cycle Ta1 has impedance state, collisions of addresses and data can be avoided without inserting idle even in continuous accesses. Address output is increased to 3 cycles by setting the MF in CS5BWCR. The RD/ $\overline{WR}$  signal is output at the same time as the  $\overline{CSn}$  signal; it is h read cycle and low in the write cycle.

The data cycle is the same as that in a normal space access.

Timing charts are shown in figures 7.11, 7.12, and 7.13.




Figure 7.11 Access Timing for MPX Space (Address Cycle No Wait, Data Cycle No Wait)

RENESAS

Rev. 2.00, 09/03, pag




Figure 7.12 Access Timing for MPX Space (Address Cycle Wait 1, Data Cycle No Wait)

Rev. 2.00, 09/03, page 196 of 690




Figure 7.13 Access Timing for MPX Space (Address Cycle Access Wait 1, Data Cycle Wait 1, External Wait 1)

The SDRAM that can be connected to this LSI is a product that has 11/12/13 bits of ro 8/9/10 bits of column address, 4 or less banks, and uses the A10 pin for setting prechar read and write command cycles. The control signals for direct connection of SDRAM a RASL, CASU, CASL, RD/WR, DOMUU, DOMUL, DOMLU, DOMLL, CKE, CS2, a

All the signals other than  $\overline{CS2}$  and  $\overline{CS3}$  are common to all areas, and signals other than valid when  $\overline{CS2}$  or  $\overline{CS3}$  is asserted. SDRAM can be connected to up to 2 spaces. The d width of the area that is connected to SDRAM can be set to 32 or 16 bits.

Burst read/single write (burst length 1) and burst read/burst write (burst length 1) are su the SDRAM operating mode.

Commands for SDRAM can be specified by RASU, RASL, CASU, CASL, RD/WR, and address signals. These commands are shown below.

- NOP
- Auto-refresh (REF)
- Self-refresh (SELF)
- All banks pre-charge (PALL)
- Specified bank pre-charge (PRE)
- Bank active (ACTV)
- Read (READ)
- Read with pre-charge (READA)
- Write (WRIT)

and Data Alignment.

- Write with pre-charge (WRITA)
- Write mode register (MRS)

The byte to be accessed is specified by DQMUU, DQMUL, DQMLU, and DQMLL. For relationship between DQMxx and the byte to be accessed, refer to section 7.5, Endian/A

Figures 7.14 and 7.15 show examples of the connection of SDRAM with the LSI.

Rev. 2.00, 09/03, page 198 of 690




Figure 7.14 Example of 64-MBit Synchronous DRAM Connection (32-Bit D

Rev. 2.00, 09/03, pag




Figure 7.15 Example of 64-MBit Synchronous DRAM (16-Bit Data Bus

#### 7.8.2 Address Multiplexing

multiplexing circuitry according to the setting of bits BSZ[1:0] in CSnBCR, AxROW[1:0] in SDCR. Tables 7.10 to 7.15 show the relationship between the settings of BSZ[1:0], AxROW[1:0], and AxCOL[1:0] and the bits output at the address pins. Do not those bits in the manner other than this table, otherwise the operation of this LSI is not A25 to A18 are not multiplexed and the original values of address are always output at

An address multiplexing is specified so that SDRAM can be connected without externa

When the data bus width is 16 bits (BSZ[1:0] = 10), A0 of SDRAM specifies a word at Therefore, connect this A0 pin of SDRAM to the A1 pin of the LSI; the A1 pin of SDRAM 2 pin of the LSI, and so on. When the data bus width is 32 bits (BSZ[1:0] = 11), the ASDRAM specifies a longword address. Therefore, connect this A0 pin of SDRAM to the LSI; the A1 pin of SDRAM to the A3 pin of the LSI, and so on.

		A16	A24	A16
		A15	A23	A15
Spe	A12 (BA1)	A22*2	A22*2	A14
	A11 (BA0)	A21*2	A21*2	A13
Spe add	A10/AP	L/H ^{*1}	A20	A12
Add	A9	A11	A19	A11
	A8	A10	A18	A10
	A7	A9	A17	A9
	A6	A8	A16	A8
	A5	A7	A15	A7
	A4	A6	A14	A6
	A3	A5	A13	A5
	A2	A4	A12	A4
	A1	A3	A11	A3
	A0	A2	A10	A2
Unu		A1	A9	A1

A0

16-Mbit product (512 kwords x 16 bits x 2 banks, column 8 bits product): 2 devices

Example of connected memory 64-Mbit product (512 kwords x 32 bits x 4 banks, column 8 bits product): 1 device

**A8** 

A0

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H accordin access mode.

2. Bank address specification

Rev. 2.00, 09/03, pag RENESAS

		A16	A24	A16
Specif	A13 (BA1)	A23*2	A23*2	A15
	A12 (BA0)	A22*2	A22*2	A14
Addre	A11	A13	A21	A13
Specif addres	A10/AP	L/H* ¹	A20	A12
Addre	A9	A11	A19	A11
	A8	A10	A18	A10
	A7	A9	A17	A9
	A6	A8	A16	A8
	A5	A7	A15	A7
	A4	A6	A14	A6
	A3	A5	A13	A5
	A2	A4	A12	A4
	A1	A3	A11	A3
	A0	A2	A10	A2

Α1

A0

128-Mbit product (1 Mword x 32 bits x 4 banks, column 8 bits product): 1 device

Α1 A9 Α0 A8

Example of connected memory

64-Mbit product (1 Mword x 16 bits x 4 banks, column 8 bits product): 2 devices Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according

access mode.

2. Bank address specification



Unuse

		A16	A25	A16
Spec	A13 (BA1)	A24*2	A24*2	A15
	A12 (BA0)	A23*2	A23*2	A14
Add	A11	A13	A22	A13
Spe addr	A10/AP	L/H ^{*1}	A21	A12
Add	A9	A11	A20	A11
	A8	A10	A19	A10
	A7	A9	A18	A9
	A6	A8	A17	A8
	A5	A7	A16	A7
	A4	A6	A15	A6
	A3	A5	A14	A5
<u> </u>	A2	A4	A13	A4
	A1	A3	A12	A3
	A0	A2	A11	A2
Unu		A1	A10	A1

A0

256-Mbit product (2 Mwords x 32 bits x 4 banks, column 9 bits product): 1 device

128-Mbit product (2 Mwords x 16 bits x 4 banks, column 9 bits product): 2 devices

Α9

Example of connected memory

A0

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H accordin access mode.

2. Bank address specification

RENESAS

Rev. 2.00, 09/03, pag

		A16	A26	A16
Specif	A13 (BA1)	A25*2*3	A25*2	A15
<del></del>	A12 (BA0)	A24*2	A24*2	A14
Addre	A11	A13	A23	A13
Specif addre	A10/AP	L/H ^{*1}	A22	A12
Addre	A9	A11	A21	A11
	A8	A10	A20	A10
	A7	A9	A19	A9
	A6	A8	A18	A8
	A5	A7	A17	A7
	A4	A6	A16	A6
	A3	A5	A15	A5
	A2	A4	A14	A4
	A1	A3	A13	A3
	A0	A2	A12	A2
Unuse		A1	A11	A1

Α0

512-Mbit product (4 Mwords x 32 bits x 4 banks, column 10 bits product): 1 device 256-Mbit product (4 Mwords x 16 bits x 4 banks, column 10 bits product): 2 devices Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according

. . .

Only the RASL pin is asserted because the A25 pin specified the bank address is not asserted.

2. Bank address specification

access mode.

A10

Example of connected memory

RENESAS

A 4 0

A0

400

	A13 (BA0)	A24*2	A24*2	A15
Addr	A12	A14	A23	A14
	A11	A13	A22	A13
Spec addre	A10/AP	L/H ^{*1}	A21	A12
Addr	A9	A11	A20	A11
	A8	A10	A19	A10
	A7	A9	A18	A9
	A6	A8	A17	A8
	A5	A7	A16	A7
	A4	A6	A15	A6
	A3	A5	A14	A5
	A2	A4	A13	A4
	A1	A3	A12	A3
	A0	A2	A11	A2
Unus		A1	A10	A1

A0

512-Mbit product (4 Mwords x 32 bits x 4 banks, column 9 bits product): 1 device

A25*2*3

A14 (BA1)

Spec

A25*2*3

A16

A0

256-Mbit product (4 Mwords x 16 bits x 4 banks, column 9 bits product): 2 devicesNotes: 1. L/H is a bit used in the command specification; it is fixed at L or H accordin access mode.

2. Bank address specification

RASU is not asserted.

Α9

Example of connected memory

3. Only the RASL pin is asserted because the A25 pin specified the bank add

		A16	A24	A16
		A15	A23	A15
		A14	A22	A14
Speci	A12 (BA1)	A21*2	A21*2	A13
	A11 (BA0)	A20*2	A20*2	A12
Speci addre	A10/AP	L/H*1	A19	A11
Addre	A9	A10	A18	A10
	A8	A9	A17	A9
	A7	A8	A16	A8
	A6	A7	A15	A7
	A5	A6	A14	A6
	A4	A5	A13	A5
	A3	A4	A12	A4
	A2	A3	A11	A3
	A1	A2	A10	A2
	A0	A1	A9	A1

A8 Example of connected memory

Α0

16-Mbit product (512 kwords x 16 bits x 2 banks, column 8 bits product): 1 device

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according

Unuse

Α0

access mode.

2. Bank address specification

		A16	A24	A16
		A15	A23	A15
Spe	A13 (BA1)	A22*2	A22*2	A14
Add	A12 (BA0)	A21*2	A21*2	A13
	A11	A12	A20	A12
Spe addr	A10/AP	L/H*1	A19	A11
Add	A9	A10	A18	A10
	A8	A9	A17	A9
	A7	A8	A16	A8
	A6	A7	A15	A7
	A5	A6	A14	A6
	A4	A5	A13	A5
	A3	A4	A12	A4
	A2	A3	A11	A3
	A1	A2	A10	A2
	A0	A1	A9	A1
Unu		A0	A8	A0

64-Mbit product (1 Mword x 16 bits x 4 banks, column 8 bits product): 1 device Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H accordin

Example of connected memory

access mode.

2. Bank address specification

Unus

		A16	A25	A16
		A15	A24	A15
Specif	A13 (BA1)	A23*2	A23*2	A14
	A12 (BA0)	A22*2	A22*2	A13
Addre	A11	A12	A21	A12
Specif addre	A10/AP	L/H*1	A20	A11
Addre	A9	A10	A19	A10
	A8	A9	A18	A9
	A7	A8	A17	A8
	A6	A7	A16	A7
	A5	A6	A15	A6
	A4	A5	A14	A5
	A3	A4	A13	A4
	A2	A3	A12	A3
	A1	A2	A11	A2
	A0	A1	A10	A1

Α0

128-Mbit product (2 Mwords x 16 bits x 4 banks, column 9 bits product): 1 device

Α9 Example of connected memory

Α0

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according

access mode.

2. Bank address specification

Rev. 2.00, 09/03, page 208 of 690

Unuse

		A16	A26	A16
		A15	A25	A15
Spe	A13 (BA1)	A24*2	A24*2	A14
	A12 (BA0)	A23*2	A23*2	A13
Add	A11	A12	A22	A12
Spe add	A10/AP	L/H*1	A21	A11
Add	A9	A10	A20	A10
	A8	A9	A19	A9
	A7	A8	A18	A8
	A6	A7	A17	A7
	A5	A6	A16	A6
	A4	A5	A15	A5
	A3	A4	A14	A4
	A2	A3	A13	A3
	A1	A2	A12	A2
	A0	A1	A11	A1

A10

Example of connected memory

A0

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H accordin access mode.

256-Mbit product (4 Mwords x 16 bits x 4 banks, column 10 bits product): 1 device

Α0

2. Bank address specification

Unus

		A16	A25	A16
Speci	A14 (BA1)	A24*2	A24*2	A15
	A13 (BA0)	A23*2	A23*2	A14
Addre	A12	A13	A22	A13
	A11	A12	A21	A12
Specif addre	A10/AP	L/H* ¹	A20	A11
Addre	A9	A10	A19	A10
	A8	A9	A18	A9
	A7	A8	A17	A8
	A6	A7	A16	A7
	A5	A6	A15	A6
	A4	A5	A14	A5
	A3	A4	A13	A4
	A2	A3	A12	A3
	A1	A2	A11	A2
	A0	A1	A10	A1
Unuse		A0	A9	A0

256-Mbit product (4 Mwords x 16 bits x 4 banks, column 9 bits product): 1 device

2. Bank address specification

Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H according

Example of connected memory

access mode.

Rev. 2.00, 09/03, page 210 of 690

RENESAS

		A16	A26	A16
Spec	A14 (BA1)	A25*2*3	A25*2*3	A15
	A13 (BA0)	A24*2	A24*2	A14
Addr	A12	A13	A23	A13
	A11	A12	A22	A12
Spec addr	A10/AP	L/H ^{*1}	A21	A11
Addr	A9	A10	A20	A10
	A8	A9	A19	A9
	A7	A8	A18	A8
	A6	A7	A17	A7
	A5	A6	A16	A6
	A4	A5	A15	A5
	A3	A4	A14	A4
	A2	A3	A13	A3
	A1	A2	A12	A2
	A0	A1	A11	A1
Unus		A0	A10	A0

512-Mbit product (8 Mwords x 16 bits x 4 banks, column 10 bits product): 1 device Notes: 1. L/H is a bit used in the command specification; it is fixed at L or H accordin

Example of connected memory

access mode.

- 2. Bank address specification
- is not asserted.
- 3. Only the RASL pin is asserted because the A25 pin specified the bank add

RENESAS

length 1 is performed consecutively 4 times to read 16-byte continuous data from the S is connected to a 32-bit data bus.

Table 7.16 shows the relationship between the access size and the number of bursts.

Table 7.16 Relationship between Access Size and Number of Bursts

Bus Width	Access Size	Number of Bursts
16 bits	8 bits	1
	16 bits	1
	32 bits	2
	16 bits	8
32 bits	8 bits	1
	16 bits	1
	32 bits	1
	16 bits	4




Figure 7.16 Synchronous DRAM Burst Read Wait Specification Timi (Auto Precharge)

RENESAS




Figure 7.17 Basic Timing for Single Read (Auto Precharge)

Rev. 2.00, 09/03, page 214 of 690

is performed continuously 4 times to write 16-byte continuous data to the SDRAM the connected to a 32-bit data bus.

The relationship between the access size and the number of bursts is shown in table 7.

RENESAS

specified by the TRP[1:0] bits of the CS3WCR register.





Figure 7.18 Basic Timing for Synchronous DRAM Burst Write (Auto Prech

Rev. 2.00, 09/03, page 216 of 690



Notes: 1. Address pin to be connected to the A10 pin of SDRAM.

- 2. xx is UU, UL, LU, or LL.
- 3. The waveform for DACKn is when active low is specified.

Figure 7.19 Basic Timing for Single Write (Auto Precharge)

accessing the same row address in the same bank, it is possible to issue the READ or W command immediately, without issuing an ACTV command. As synchronous DRAM is divided into several banks, it is possible to activate one row address in each bank. If the access is to a different row address, a PRE command is first issued to precharge the reletation when precharging is completed, the access is performed by issuing an ACTV comfollowed by a READ or WRIT command. If this is followed by an access to a different

In a write, when auto-precharge is performed, a command cannot be issued for a period Tpc cycles after issuance of the WRITA command. When bank active mode is used, RI WRIT commands can be issued successively if the row address is the same. The number can thus be reduced by Trwl + Tpc cycles for each write.

There is a limit on t_{RAS}, the time for placing each bank in the active state. If there is no

address, the access time will be longer because of the precharging performed after the a

that there will not be a cache hit and another row address will be accessed within the per which this value is maintained by program execution, it is necessary to set auto-refresh refresh cycle to no more than the maximum value of t_{RAS}.

A burst read cycle without auto-precharge is shown in figure 7.20, a burst read cycle for row address in figure 7.21, and a burst read cycle for different row addresses in figure 7.21.

Similarly, a burst write cycle without auto-precharge is shown in figure 7.23, a single v for the same row address in figure 7.24, and a single write cycle for different row address figure 7.25.

When bank active mode is set, if only accesses to the respective banks in the area 3 spa

considered, as long as accesses to the same row address continue, the operation starts we cycle in figure 7.20 or 7.23, followed by repetition of the cycle in figure 7.21 or 7.24. As a different area during this time has no effect. If there is an access to a different row ad bank active state, after this is detected the bus cycle in figure 7.22 or 7.25 is executed in that in figure 7.21 or 7.24. In bank active mode, too, all banks become inactive after a recycle or after the bus is released as the result of bus arbitration.

Rev. 2.00, 09/03, page 218 of 690

request is issued.






Figure 7.20 Burst Read Timing (No Auto Precharge)

RENESAS




Figure 7.21 Burst Read Timing (Bank Active, Same Row Address)

Rev. 2.00, 09/03, page 220 of 690




Figure 7.22 Burst Read Timing (Bank Active, Different Row Address





Figure 7.23 Single Write Timing (No Auto Precharge)



Notes: 1. Address pin to be connected to the A10 pin of SDRAM.

- 2. xx is UU, UL, LU, or LL.
- 3. The waveform for DACKn is when active low is specified.

Figure 7.24 Single Write Timing (Bank Active, Same Row Address)

RENESAS




Figure 7.25 Single Write Timing (Bank Active, Different Row Addresse

in RTCOR. The value of these bits should be set so as to satisfy the refresh interval for the synchronous DRAM used. First make the settings for RTCOR, RTCNT, at RMODE and RFSH bits in SDCR, then make bits CKS[2:0] and RRC[2:0] setting When the clock is selected by bits CKS[2:0], RTCNT starts counting up from the time. The RTCNT value is constantly compared with the RTCOR value, and if the are the same, a refresh request is generated and auto-refresh is performed for the number of the specified by bits RRC[2:0]. At the same time, RTCNT is cleared to zero and up is restarted. Figure 7.26 shows the auto-refresh cycle timing.

Refreshing is performed for the number of times specified by bits RRC[2:0] in RT intervals determined by the input clock selected by bits CKS[2:0] in RTCSR, and

After starting, the auto refreshing, PALL command is issued in the Tp cycle to ma banks to pre-charged state from active state when some bank is being pre-charged command is issued in the Trr cycle after inserting idle cycles of which number is stee the TRP[1:0] bits in CSnWCR. A new command is not issued for the duration of to cycles specified by the TRC[1:0] bits in CSnWCR after the Trr cycle. The TRC must be set so as to satisfy the SDRAM refreshing cycle time stipulation (t_{RC}). A N

inserted between the Tp cycle and Trr cycle when the setting value of the TRP[1:0

CSnWCR is longer than or equal to 2 cycles.

RENESAS




Figure 7.26 Auto-Refresh Timing

### 2. Self-refreshing

RFSH bit in SDCR to 1. After starting the self-refreshing, PALL command is issued cycle after the completion of the pre-charging bank. A SELF command is then issued inserting idle cycles of which number is specified by the TRP[1:0] bits in CSnWSR Synchronous DRAM cannot be accessed while in the self-refresh state. Self-refresh cleared by clearing the RMODE bit to 0. After self-refresh mode has been cleared, issuance is disabled for the number of cycles specified by the TRC[1:0] bits in CSn refresh timing is shown in figure 7.27. Settings must be made so that self-refresh cleata retention are performed correctly, and auto-refreshing is performed at the corrective intervals. When self-refreshing is activated from the state in which auto-refreshing refreshing is restarted if the RFSH bit is set to 1 and the RMODE bit is cleared to 0 refresh mode is cleared. If the transition from clearing of self-refresh mode to the strefreshing takes time, this time should be taken into consideration when setting the

of RTCNT. Making the RTCNT value 1 less than the RTCOR value will enable ref

Self-refresh mode in which the refresh timing and refresh addresses are generated v synchronous DRAM. Self-refreshing is activated by setting both the RMODE bit ar

Rev. 2.00, 09/03, page 226 of 690

be started immediately.




Figure 7.27 Self-Refresh Timing

3. Relationship between refresh requests and bus cycle

If a refresh request is generated during a bus cycle, refresh waits for the bus cycle completed. If a refresh request is generated while the bus is released by the bus are

function, refresh waits for the bus mastership to be obtained. If a new refresh request is generated while refresh is waiting.

If a new refresh request is generated while refresh is waiting, the first refresh requ canceled. To perform refresh correctly, the bus cycle and the bus-owned period m than the refresh interval.

If a bus request is issued during self-refreshing, the bus is not released until the refreempleted.

write data, and read data to be extended.

If SDRAM is operated at a high frequency with the SLOW bit set to 1, the setup time of commands, addresses, write data, and read data are not guaranteed. Take the operating and timing design into consideration when making the SLOW bit setting.




Figure 7.28 Low-Frequency Mode Access Timing

Rev. 2.00, 09/03, page 228 of 690

synchronous DRAM. In this operation the data is ignored, but the mode write is perfo word-size access. To set burst read/single write, CAS latency 2 to 3, wrap type = sequ burst length 1 supported by the LSI, arbitrary data is written in a word-size access to t shown in table 7.17. In this time 0 is output at the external address pins of A12 or late

# Table 7.17 Access Address in SDRAM Mode Register Write

(1) Setting for Area 2 (SDMR2)

Burst read/single write (burst length 1):

Data Bus Width	CAS Latency	Access Address	External A
16 bits	2	H'A4FD4440	H'0000440
	3	H'A4FD4460	H'0000460
32 bits	2	H'A4FD4880	H'0000880
	3	H'A4FD48C0	H'00008C0

Burst read/burst write (burst length 1):

CAS Latency	Access Address	External A
2	H'A4FD4040	H'0000040
3	H'A4FD4060	H'0000060
2	H'A4FD4080	H'0000080
3	H'A4FD40C0	H'00000C0
	2 3 2	2 H'A4FD4040 3 H'A4FD4060 2 H'A4FD4080

Burst read/burst write (burst length 1):

Data Bus Width	CAS Latency	Access Address	External Ad
16 bits	2	H'A4FD5040	H'0000040
	3	H'A4FD5060	H'0000060
32 bits	2	H'A4FD5080	H'0000080
	3	H'A4FD50C0	H'00000C0

Mode register setting timing is shown in figure 7.29. A PALL command (all bank precommand) is firstly issued. A REF command (auto refresh command) is then issued 8 t MRS command (mode register write command) is finally issued. Idle cycles, of which specified by the TRP[1:0] bits in CSnWCR, are inserted between the PALL and the first cycles, of which number is specified by the TRC[1:0] bits in CSnWCR, are inserted be and REF, and between the 8th REF and MRS. Idle cycles, of which number is one or minserted between the MRS and a command to be issued next.

It is necessary to keep idle time of certain cycles for SDRAM before issuing PALL compower-on. Refer the manual of the SDRAM for the idle time to be needed. When the proof the reset signal is longer then the idle time, mode register setting can be started immafter the reset, but care should be taken when the pulse width of the reset signal is short idle time.




Figure 7.29 Synchronous DRAM Mode Write Timing (Based on JEDF

# 7.9 Burst ROM Interface

The burst ROM interface is provided to access ROM that has the page mode function, flash memory, in high speed. Basically the access to the ROM is performed in the san normal space. When the first cycle is terminated, however, negation of the  $\overline{\text{RD}}$  signal executed. The accesses after the 2nd access are performed by exchanging only the add accesses after the 2nd access, the address is changed at the falling edge of CKIO.

The number of wait cycles specified by the W[3:0] bits in CSnWCR are inserted for the access cycle. The number of wait cycles specified by the BW[1:0] bits in CSnWCR are for the second and subsequent access cycles.

In the access to the burst ROM, the  $\overline{BS}$  signal is asserted only to the first access cycle. wait input is valid only to the first access cycle. In the single access or write access the perform the burst operation in the burst ROM interface, access timing is same as a nor Table 7.18 lists a relationship between bus width, access size, and the number of burst 7.30 shows a timing chart.

RENESAS

To bits	1
32 bits	2
16 bytes	8




Figure 7.30 Burst ROM Access (Bus Width 8 Bits, Access Size 32 Bits (Number of Access Wait for the 1st Time 2, Access Wait for 2nd Time and after 1)

Note that in a write cycle, data is written in accordance with the byte-selection pin ( $\overline{W}$ ) Check the data sheet of the memory to be used for the actual timing.




Figure 7.31 Byte-Selection SRAM Basic Access Timing

RENESAS




Figure 7.32 Example of Connection with 32-Bit Data-Width Byte-Selection S




Figure 7.33 Example of Connection with 16-Bit Data-Width Byte-Selection S

1WKWS[1:0], 1WKKD[1:0], and 1WKKS[1:0] in CSnBCK, and bits DMAIW[1:0] and in CMNCR. The conditions for setting the wait cycles between access cycles (idle cyc

shown below.

- 1. Continuous accesses are write-read or write-write
- 2. Continuous accesses are read-write for different spaces
- 3. Continuous accesses are read-write for the same space
- 4. Continuous accesses are read-read for different spaces
- 5. Continuous accesses are read-read for the same space
- 6. Data output from an external device caused by DMA single transfer is followed by from another device that includes this LSI (DMAIWA = 0)
- 7. Data output from an external device caused by DMA single transfer is followed by access (DMAIWA = 1)

#### 7.12 **Bus Arbitration**

below.

This LSI supports bus arbitration. This LSI has bus mastership in the normal state and mastership after receiving a bus request from another device.

To prevent device malfunction while the bus mastership is transferred between master the LSI negates all of the bus control signals before bus release. When the bus masters received, all of the bus control signals are first negated and then driven appropriately.

output buffer conflicts can be prevented because the master and slave drive the same s the same values. In addition, to prevent noise while the bus control signal is in the hig state, pull-up resistors must be connected to these control signals.

Bus mastership is transferred at the boundary of bus cycles. Namely, bus mastership i immediately after receiving a bus request when a bus cycle is not being performed. The bus mastership is delayed until the bus cycle is complete when a bus cycle is in progre when from outside the LSI it looks like a bus cycle is not being performed, a bus cycle performing internally, started by inserting wait cycles between access cycles. Therefore be immediately determined whether or not bus mastership has been released by lookir

signal or other bus control signals. The states that do not allow bus mastership release

Rev. 2.00, 09/03, pag

master clock stops because a transition is underway to standby mode or the frequency i or if this LSI is being reset, the master device cannot release the bus. To prevent the sla issuing bus requests in such a case, the slave must be put into the sleep state so that no

The refresh request and bus request are accepted during the DMA burst transfer.

Bus mastership is maintained until a new bus request is received. Bus mastership is releasing immediately after the completion of the bus cycle in progress when an external bus req  $(\overline{BREQ})$  is asserted (low level) and a bus acknowledge signal  $(\overline{BACK})$  is asserted (low use is resumed when a negation (high level) of  $\overline{BREQ}$ , which shows that the slave has a bus, has been received.

SDRAM issues all bank pre-charge commands (PALLs) when active banks exist and rebus after completion of a PALL command.

The bus release sequence is as follows. The address bus and data bus are placed in a high impedance state synchronized with the rising edge of CKIO. The bus mastership enable

asserted 0.5 cycles after the above timing, synchronized with the falling edge of CKIO control signals (BS, CSn, RASU, RASL, CASU, CASL, DQMxx, WEn, RD, and RD/N made to the high-impedance states at the subsequent rising edge of CKIO. Bus request sampled at the falling edge of CKIO. The sequence for re-claiming bus mastership fror described below. After detecting the negation of BREQ at the falling edge of CKIO, the enable signal is negated at the subsequent falling edge of the clock. The address and da are driven at the subsequent rising edge of CKIO. Figure 7.34 shows the bus arbitration

Rev. 2.00, 09/03, page 236 of 690

access cycles are generated.

### Figure 7.34 Bus Arbitration

In an original slave device designed by the user, multiple bus accesses are generated of to reduce the overhead caused by bus arbitration. In this case, to execute SDRAM refrecorrectly, the slave device must be designed to release the bus mastership within the reinterval time.

The bus release by the BREQ and BACK signal handshaking requires some overhead has many tasks, multiple bus cycles should be executed in a bus mastership acquisitio the cycles required for master to slave bus mastership transitions streamlines the syste

# 7.13 Others

power-on reset, all signals are negated and output buffers are turned off regardless of state. All control registers are initialized.

**Reset:** The bus state controller (BSC) can be initialized completely only at power-on:

In standby, sleep, and manual reset, control registers of the bus state controller are not At manual reset, the current bus cycle being executed is completed and then the acces is entered. Since the RTCNT continues counting up during manual reset signal asserting request occurs to initiate the refresh cycle.

Note that arbitration requests using  $\overline{BREQ}$  are not accepted during manual reset signa

On-Chip Peripheral Module Access: To access an on-chip module register, two or reperipheral module clock (Pφ) cycles are required. Care must be taken in system design

Rev. 2.00, 09/03, pag

- Four channels (two channels can receive an external request)
- 4-Gbyte physical address space
- Data transfer unit: Byte, word (2 bytes), longword (4 bytes), and 16 bytes (longword)
- Maximum transfer count: 16777216 transfers
- Address mode: Dual address mode or single address mode can be selected.
- Transfer requests: External request, on-chip peripheral module request, or auto recesselected.

The following modules can issue an on-chip peripheral module request.

SCIF0, SCIF2, CMT, USB, and A/D converter

- Bus modes: Cycle steal mode (normal mode and intermittent mode 16/64) or burst be selected.
  - Selectable channel priority levels:

The channel priority levels are selectable between fixed mode and round-robin mo
Interrupt request: An interrupt request can be generated to the CPU after transfers

- External request detection: Low-/high-level or rising/falling edge detection of DRI be selected.
  - Transfer request acknowledge signal: Active levels for DACK can be set independ
- Transfer request acknowledge signal. Active levels for DACK can be set independ.
   Transfer end signal: Active level for TEND can be set. TEND is output at the sam DACK in the last DMA transfer. (Only channel 0)




Figure 8.1 Block Diagram of DMAC

0	DMA transfer request	DREQ0	I	DMA transfer request input external device to channel (
	DMA transfer request acknowledge	DACK0	0	DMA transfer request acknown output from channel 0 to ex
	DMA transfer end	TEND0	0	Transfer end output in chan
1	DMA transfer request	DREQ1	I	DMA transfer request input external device to channel
	DMA transfer request acknowledge	DACK1	0	DMA transfer request acknown output from channel 1 to ex

**Symbol** 

1/0

**Function** 

#### 8.3 **Register Descriptions**

The DMAC has the following registers. See section 24, List of Registers, for the address these registers and the states of them in each processing state. The SAR for channel 0 such as SAR_0.

1. Channel 0

Channel

Name

- DMA source address register_0 (SAR_0)
- DMA destination address register_0 (DAR_0)
- DMA transfer count register_0 (DMATCR_0)
- DMA channel control register_0 (CHCR_0)
- 2. Channel 1
- DMA source address register_1 (SAR_1)
- DMA destination address register_1 (DAR_1)
- DMA transfer count register_1 (DMATCR_1)
- DMA channel control register _1 (CHCR_1)

- DIVIA destination address register_5 (DAR_5)
  - DMA transfer count register_3 (DMATCR_3)
  - DMA channel control register 3 (CHCR 3)
  - 5. Common
  - DMA operation register (DMAOR)
  - DMA extended resource selector 0 (DMARS0)
  - DMA extended resource selector 1 (DMARS1)

#### 8.3.1 DMA Source Address Registers (SAR)

SAR are 32-bit readable/writable registers that specify the source address of a DMA transfer, these registers indicate the next source address. When the data external device with DACK is transferred in single address mode, SAR is ignored.

To transfer data in 16 bits or in 32 bits, specify the address with 16-bit or 32-bit address. When transferring data in 16-byte units, a 16-byte boundary must be set for the source value. The initial value is undefined. The SAR retains the current value in software standard module standby mode.

#### 8.3.2 DMA Destination Address Registers (DAR)

DAR are 32-bit readable/writable registers that specify the destination address of a DM During a DMA transfer, these registers indicate the next destination address. When the external device with DACK is transferred in single address mode, DAR is ignored.

To transfer data in 16 bits or in 32 bits, specify the address with 16-bit or 32-bit addres. When transferring data in 16-byte units, a 16-byte boundary must be set for the source value. The initial value is undefined. The DAR retains the current value in software sta

Rev. 2.00, 09/03, page 242 of 690

module standby mode.

### 8.3.4 DMA Channel Control Registers (CHCR)

CHCR are 32-bit readable/writable registers that control the DMA transfer mode.

The DMATCR retains the current value in software standay or module standay mode.

Bit	Bit Name	Initial Value	R/W	Descriptions
31 to 2	<u>2</u> 4 —	0	R	Reserved
				These bits are always read as 0. The write value s be 0.
23	DO	0	R/W	DMA Overrun
				Selects whether DREQ is detected by overrun 0 o 1. This bit is valid only in CHCR_0 and CHCR_1. always read as 0 in CHCR_2 and CHCR_3. The v should always be 0.
				0: Detects DREQ by overrun 0
				1: Detects DREQ by overrun 1
22	TL	0	R/W	Transfer End Level
				Selects whether the TEND signal output is high active. This bit is valid only in CHCR_0. There are pins in CHCR_1 to CHCR_3. Therefore this settin This bit is always read as 0. The write value shoul 0.
				0: Low-active output of TEND
				1: High-active output of TEND
21 to 1	8—	0	R	Reserved
				These bits are always read as 0. The write value s

be 0.

				0: DACK output in read cycle (Dual address mode)
				1: DACK output in write cycle (Dual address mode)
16	AL	0	R/W	Acknowledge Level
				Specifies the DACK signal output is high active or I
				This bit is valid only in CHCR_0 and CHCR_1. This always read as 0 in CHCR_2 and CHCR_3. The wishould always be 0.
				0: Low-active output of DACK
				1: High-active output of DACK
15	DM1	0	R/W	Destination Address Mode
14	DM0	0	R/W	Specify whether the DMA destination address is ind decremented, or left fixed. (In single address mode and DM0 bits are ignored when data is transferred external device with DACK.)
				00: Fixed destination address

should always be 0.

(setting prohibited in 16-byte transfer)01: Destination address is incremented (+1 in byte-transfer, +2 in word-size transfer, +4 in longword)

 Destination address is decremented (-1 in byte transfer, -2 in word-size transfer, -4 in longwor transfer, setting prohibited in 16-byte transfer)

transfer, +16 in 16-byte transfer)

11: Setting prohibited

Rev. 2.00, 09/03, page 244 of 690

11	RS3	0	R/W	Resource Select
10	RS2	0	R/W	Specifies which transfer requests will be sent to the
9	RS1	0	R/W	changing of transfer request source should be dor that the DMA enable bit (DE) is set to 0.
8	RS0	0	R/W	0000: External request, dual address mode
				0001: Setting prohibited
				0010: External request/single address mode
				External address space $\rightarrow$ external device v
				0011: External request/single address mode
				External device with DACK $\rightarrow$ external addr
				0100: Auto request
				0101: Setting prohibited
				0110: Setting prohibited
				0111: Setting prohibited
				1000: DMA extended resource selector specificati
				1001: Setting prohibited
				1010: Setting prohibited
				1011: Setting prohibited
				1100: Setting prohibited
				1101: Setting prohibited
				1110: Peripheral module request, A/D converter
				1111: Peripheral module request, CMT
				Note: External request specification is valid only in and CHCR_1. None of the external request can be set in channels CHCR_2 and CHCR
				Rev. 2.00, 09/03, pag

01: Source address is incremented (+1 in byte-siz in word-size transfer, +4 in longword-size tran

10: Source address is decremented (-1 in byte-size in word-size transfer, -4 in longword-size transfer).

prohibited in 16-byte transfer)

16-byte transfer)

11: Setting prohibited

			is specified, these bits are invalid.
			00: DREQ detected in low level
			01: DREQ detected at falling edge
			10: DREQ detected in high level
			11: DREQ detected at rising edge
TB	0	R/W	Transfer Bus Mode
			Specifies the bus mode when DMA transfers data.
			0: Cycle steal mode
			1: Burst mode
TS1	0	R/W	Transfer Size
	O	1 (/ V V	Transfer Size
TS0	0	R/W	Specify the size of data to be transferred.
_			
_			Specify the size of data to be transferred.  Select the size of data to be transferred when the sidestination is an on-chip peripheral module register.
_			Specify the size of data to be transferred.  Select the size of data to be transferred when the size of data to be transferred when the size destination is an on-chip peripheral module registe transfer size is specified.
_			Specify the size of data to be transferred.  Select the size of data to be transferred when the sidestination is an on-chip peripheral module registe transfer size is specified.  O0: Byte size
_			Specify the size of data to be transferred.  Select the size of data to be transferred when the sidestination is an on-chip peripheral module registe transfer size is specified.  O0: Byte size  O1: Word size (two bytes)

bit is set to 1.

Rev. 2.00, 09/03, page 246 of 690

2



0: Interrupt request disabled1: Interrupt request enabled

Specifies whether or not an interrupt request is ger CPU at the end of the DMA transfer. Setting this bit generates an interrupt request (DEI) to the CPU wh

				bit in the DMA operation register (DMAOR).
				This bit can only be cleared by writing 0 after read the DE bit is set to 1 while this bit is set to 1, trans enabled.
				0: During the DMA transfer or DMA transfer has b
				[Clearing conditions]
				<ul> <li>Writing 0 after reading TE = 1</li> </ul>
				Power-on reset
				<ul> <li>Manual reset</li> </ul>
				1: Data transfer ends by the specified count (DMA
0	DE	0	R/W	DMA Enable
				Enables or disables the DMA transfer. In auto requ

DIVIA transfer is ended by cleaning the DL bit a

DMA transfer starts by setting the DE bit and DME DMAOR to 1. In this time, all of the bits TE, NMIF and AE must be 0. In an external request or perip request, DMA transfer starts if DMA transfer requegenerated by the devices or peripheral modules at the bits DE and DME to 1. In this case, however, TE, NMIF, and AE must be 0 an in the case of aut

mode. Clearing the DE bit to 0 can terminate the I
0: DMA transfer disabled

Note: * Only 0 can be written for clearing the flags.

Rev. 2.00, 09/03, pag

1: DMA transfer enabled

13	CMS1	0	R/W	Cycle Steal Mode Select
12	CMS0	0	R/W	Select either normal mode or intermittent mode in mode.
				It is necessary that all channels' bus modes are se steal mode to make valid intermittent mode.
				00: Normal mode
				01: Setting prohibited
				10: Intermittent mode 16
				Executes one DMA transfer in each of 16 clock external bus clock.
				11: Intermittent mode 64
				Executes one DMA transfer in each of 64 clock external bus clock.
11, 10	_	0	R	Reserved
				These bits are always read as 0. The write value s always be 0.
9	PR1	0	R/W	Priority Mode
8	PR0	0	R/W	Select the priority level between channels when the transfer requests for multiple channels simultaneous
				00: CH0 > CH1 > CH2 > CH3
				01: CH0 > CH2 > CH3 > CH1
				10: Setting prohibited

aiways be u.

Rev. 2.00, 09/03, page 248 of 690

Reserved

always be 0.

11: Round-robin mode

These bits are always read as 0. The write value s

R

7 to 3 —

0

DMAC address error occurrence 1 R/(W)* **NMI** Flag **NMIF** 0 Indicates that an NMI interrupt occurred. If this bi transfer is not enabled even if the DE bit in CHCF DME bit in DMAOR are set to 1. This bit can only by writing 0 after reading 1. When the NMI is input, the DMA transfer in progr done in one transfer unit. When the DMAC is not the NMIF bit is set to 1 even if the NMI interrupt v 0: No NMI interrupt [Clearing conditions] Writing 0 after reading NMIF = 1 Power-on reset Manual reset

Writing 0 after reading AE = 1

1: DMAC address error. DMA transfer disabled.

Power-on reset Manual reset

[Setting condition]

0: Disable DMA transfers on all channels
1: Enable DMA transfers on all channels

Note: *Only 0 can be written for clearing the flags.

0

R/W

0

DME

1: NMI input. DMA transfer disabled.

Enables or disables DMA transfers on all channe DME bit and the DE bit in CHCR are set to 1, DM are enabled. In this time, all of the bits TE in CHC DMAOR, and AE must be 0. If this bit is cleared of transfer, transfers in all the channels can be term

Rev. 2.00, 09/03, pag

[Setting condition]

**DMA Master Enable** 

NMI interrupt occurrence

transfer request source is not accepted.

#### • DMARS0

				•
Bit	Bit Name	Initial Value	R/W	Description
15	C1MID5	0	R/W	Transfer request source module ID5 to ID0 for D
14	C1MID4	0	R/W	1 (MID)
13	C1MID3	0	R/W	See table 8.2.
12	C1MID2	0	R/W	
11	C1MID1	0	R/W	
10	C1MID0	0	R/W	
9	C1RID1	0	R/W	Transfer request resource register ID1 to ID0 for
8	C1RID0	0	R/W	channel 1 (RID)
				See table 8.2.
7	C0MID5	0	R/W	Transfer request source module ID5 to ID0 for D
6	C0MID4	0	R/W	0 (MID)
5	C0MID3	0	R/W	See table 8.2
4	C0MID2	0	R/W	
3	C0MID1	0	R/W	
2	C0MID0	0	R/W	
1	C0RID1	0	R/W	Transfer request resource register ID1 to ID0 for
0	C0RID0	0	R/W	channel 0 (RID)

See table 8.2.

	C2MID0			channel 2 (MID)	
				See table 8.2.	
1	C2RID1	0	R/W	Transfer request resource register ID1 and ID0	
0	C2RID0	0	R/W	channel 2 (RID)	
				See table 8.2.	

Transfer request resource module ID5 to ID0 for

R/W

# Table 8.2 Transfer Request Sources

C2MID5 to 0

7 to 2

Peripheral Module	Setting Value for One Channel (MID + RID)	MID	RID	Function
SCIF0	H'21	B'001000	B'01	Transmit
	H'22		B'10	Receive
SCIF2	H'29	B'001010	B'01	Transmit
	H'2A		B'10	Receive
USB	H'73	B'011100	B'11	Transmit
	H'70		B'00	Receive


After the DMA source address registers (SAR), DMA destination address registers (DA transfer count registers (DMATCR), DMA channel control registers (CHCR), DMA or register (DMAOR), and DMA extended resource selector (DMARS) are set, the DMAG

1. Checks to see if transfer is enabled (DE = 1, DME = 1, TE = 0, AE = 0, NMIF = 0)

data according to the following procedure:

- 2. When a transfer request is generated and transfer is enabled, the DMAC transfers 1 unit of data (depending on the TS0 and TS1 settings). For an auto request, the trans automatically when the DE bit and DME bit are set to 1. The DMATCR value will decremented for each transfer. The actual transfer flows vary by address mode and
- When the specified number of transfer have been completed (when DMATCR reactions transfer ends normally. If the IE bit in CHCR is set to 1 at this time, a DEI interrupt the CPU.
   When an address error or an NMI interrupt is generated, the transfer is aborted. Transfer is aborted.
- 4. When an address error or an NMI interrupt is generated, the transfer is aborted. Tra also aborted when the DE bit in CHCR or the DME bit in DMAOR are cleared to 0

Rev. 2.00, 09/03, page 252 of 690



Notes: 1. In auto-request mode, transfer begins when NMIF, AE, and TE bits are 0 and the DE and bits are set to 1.

- 2. DREQ = level detection in burst mode (external request), or cycle-steal mode.
- 3. DREQ = edge detection in burst mode (external request), or auto-request mode in burst

Figure 8.2 DMAC Transfer Flowchart

Rev. 2.00, 09/03, pag

memory-to-memory transfer or a transfer between memory and an on-chip peripheral numble to request a transfer, auto-request mode allows the DMAC to automatically gentransfer request signal internally. When the DE bit in CHCR and the DME bit in DMA

to 1, the transfer begins so long as the AE and NMIF bits in DMAOR are 0.

**External Request Mode:** In this mode a transfer is performed at the request signals (D DREQ1) of an external device. This mode is valid only in channels 0 and 1. Choose on modes shown in table 8.3 according to the application system. When this mode is select DMA transfer is enabled (DE = 1, DME = 1, TE = 0, AE = 0, NMIF = 0), a transfer is pupon a request at the DREQ input.

Table 8.3 Selecting External Request Modes with RS Bits

1

RS3	RS2	RS1	RS0	Address Mode	Source	Destinatio
0	0	0	0	Dual address mode	Any	Any
		1	0	Single address mode	External memory, memory-mapped external device	External de DACK

Choose to detect DREQ by either the edge or level of the signal input with the DL bit a of CHCR_0 and CHCR_1 as shown in table 8.4. The source of the transfer request doe to be the data transfer source or destination.

External device with

DACK

External m

memory-mexternal de

When DREQ is accepted, the DREQ pin becomes request accept disabled state. After acknowledge signal DACK for the accepted DREQ, the DREQ pin again becomes recenabled state.

When DREQ is used for level detection, there are the following two cases depending to detect the next DREQ after outputting DACK. A case wherein transfer is aborted at number of transfers has been performed as requests (overrun 0) and wherein another to aborted after transfers have been performed for (the number of requests plus 1) times of the DO bit in CHCR selects overrun 0 or overrun 1.

**Table 8.5** Selecting External Request Detection with DO Bit

#### CHCR_0 or CHCR_1

DO	External Request
0	Overrun 0
1	Overrun 1

which a transmit data empty transfer request of the SCII is set as the transfer request, the destination must be the SCIF's transmit data register. Likewise, when receive data full request of the SCIF is set as the transfer request, the transfer source must be the SCIF's data register. These conditions also apply to the USB. Any address can be specified for

and destination, when transfer request is generated by the CMT.

**Table 8.6** Selecting On-Chip Peripheral Module Request Modes with RS3 to RS

RS3	RS2	RS1	RS0	DMA Transfer Request Source	DMA Transfer Request Signal	Source	Destination
1	1	1	0	ADC	AD-conversion end request	ADDR	Any
1	1	1	1	CMT	Compare-match transfer request	Any	Any

Tabl

Table 8.7 Selecting			On-Chip Peripheral Module Request Modes with RS3 to RS						
CHCR	DMARS		DMA Transfer	D					
RS[3:0]	MID	RID	Request Source	DMA Transfer Request Signal	Source	Destinat			
1000	001000	01	SCIF0 transmitter	TXI0 (transmit FIFO data empty)	Any	SCFTDF			
		10	SCIF0 receiver	RXI0 (receive FIFO data full)	SCFRDR_0	Any			
	001010	01	SCIF2 transmitter	TXI2 (transmit FIFO data empty)	Any	SCFTDF			
		10	SCIF2	RXI2	SCFRDR_2	Any			

request

request

(receive FIFO data full)

EP1 FIFO full transfer

EP2 FIFO empty transfer

EPDR2

Any

Any

EPDR1

receiver

transmitter

**USB** 

USB

receiver

11

00

011100

CH0 > CH2 > CH3 > CH1

These are selected by the PR1 and the PR0 bits in the DMA operation register (DMA0)

RENESAS

Rev. 2.00, 09/03, pag




Figure 8.3 Round-Robin Mode

- 4. When the channel 0 transfer ends, channel 0 becomes lowest priority.
  - 5. At this point, channel 1 has a higher priority than channel 3, so the channel 1 trans (channel 3 waits for transfer).
  - 6. When the channel 1 transfer ends, channel 1 becomes lowest priority.
  - 7. The channel 3 transfer begins.
  - 8. When the channel 3 transfer ends, channels 3 and 2 shift downward in priority so t 3 becomes the lowest priority.




Figure 8.4 Channel Priority in Round-Robin Mode

Rev. 2.00, 09/03, pag

Source	Device with DACK	External Memory	Mapped External Device	On-Chip I Module		
External device with DACK	Not available	Dual, single	Dual, single	Not availa		
External memory	Dual, single	Dual	Dual	Dual		
Memory-mapped external device	Dual, single	Dual	Dual	Dual		
On-chip peripheral module	Not available	Dual	Dual	Dual		
Notes: 1 Dual: Dual address mode						

**External** 

- - 2. Single: Single address mode 3. A 16-byte transfer is available only for the registers to which longword-size a enabled in the on-chip peripheral modules.

Destination

Memory-

Rev. 2.00, 09/03, page 260 of 690

then that data is written to the other external memory in a write cycle.




Figure 8.5 Data Flow of Dual Address Mode

Auto request, external request, and on-chip peripheral module request are available transfer request. DACK can be output in read cycle or write cycle in dual address a Channel control register (CHCR) can specify whether the DACK is output in read

Figure 8.6 shows an example of DMA transfer timing in dual address mode.

write cycle.

Rev. 2.00, 09/03, pag






Figure 8.6 Example of DMA Transfer Timing in Dual Mode (Source: Ordinary Memory, Destination: Ordinary Memory)

#### • Single Address Mode

In single address mode, either the transfer source or transfer destination peripheral of accessed (selected) by means of the DACK signal, and the other device is accessed. In this mode, the DMAC performs one DMA transfer in one bus cycle, accessing or external devices by outputting the DACK transfer request acknowledge signal to it, same time outputting an address to the other device involved in the transfer. For example, the case of transfer between external memory and an external device with DACK sligure 8.7, when the external device outputs data to the data bus, that data is written external memory in the same bus cycle.

Rev. 2.00, 09/03, page 262 of 690




Figure 8.7 Data Flow in Single Address Mode

Two kinds of transfer are possible in single address mode: (1) transfer between an device with DACK and a memory-mapped external device, and (2) transfer betwee external device with DACK and external memory. In both cases, only the external signal (DREQ) is used for transfer requests.

Figures 8.8 shows example of DMA transfer timing in single address mode.




Figure 8.8 Example of DMA Transfer Timing in Single Address Mod

Rev. 2.00, 09/03, pag



bus master. This is repeated until the transfer end conditions are satisfied.

In cycle-steal mode, transfer areas are not affected regardless of settings of the transsource, transfer source, and transfer destination. Figure 8.9 shows an example of DI timing in cycle steal mode. Transfer conditions shown in the figure are:

- Dual address mode
- DREO low level detection




Figure 8.9 DMA Transfer Example in Cycle-Steal Normal Mode (Dual Address, DREQ Low Level Detection)

• Intermittent Mode 16 and Intermittent Mode 64

occurs after that, DMAC gets the bus right from other bus master after waiting for 1 clocks in  $B\phi$  count. DMAC then transfers data of one unit and returns the bus right master. These operations are repeated until the transfer end condition is satisfied. It possible to make lower the ratio of bus occupation by DMA transfer than the normal cycle steal.

In intermittent mode of cycle steal, DMAC returns the bus right to other bus master a unit of transfer (byte, word, longword, or 16 bytes) is complete. If the next transfer

When DMAC gets again the bus right, DMA transfer can be postponed in case of elupdating due to cache miss.

This intermittent mode can be used for all transfer section; transfer requester, sourc destination. The bus modes, however, must be cycle steal mode in all channels.

Rev. 2.00, 09/03, page 264 of 690






Figure 8.10 Example of DMA Transfer in Cycle Steal Intermittent Mo (Dual Address, DREQ Low Level Detection)

#### b. Burst Mode

Once the bus right is obtained, the transfer is performed continuously until the transfer condition is satisfied. In external request mode with low level detection of the DREQ however, when the DREQ pin is driven high, the bus passes to the other bus master at DMAC transfer request that has already been accepted ends, even if the transfer end chave not been satisfied.

Burst mode cannot be used for other than the CMT when the on-chip peripheral modu transfer request source. Figure 8.11 shows DMA transfer timing in burst mode.




Figure 8.11 DMA Transfer Example in Burst Mode (Dual Address, DREQ Low Level Detection)

2
ests ar the C
ests ar e desi
oning
y avail

mapped external device

external device

module

memory

Single

External memory and external memory

External memory and memory-mapped

Memory-mapped external device and

External memory and on-chip peripheral

Memory-mapped external device and

On-chip peripheral module and on-chip

External device with DACK and external

memory-mapped external device

on-chip peripheral module

peripheral module

 $AII^{*1}$ 

 $All^{*1}$ 

 $AII^{*1}$ 

 $AII^{*2}$ 

 $AII^{*2}$ 

 $AII^{*2}$ 

External

B/C

B/C

B/C

B/C*3

B/C*3

B/C*3

B/C

8/16/32/128

8/16/32/128

8/16/32/128

8/16/32/128*

8/16/32/128*

8/16/32/128*

8/16/32

priority, is generated, the transfer on channel 0 will begin immediately. At this time, if channel 0 is set to burst mode, the transfer on channel 1 will resume wh

channel 0 transfer has completely finished.

Rev. 2.00, 09/03, page 266 of 690

RENESAS

Bus Mode and Channel Priority Order: If, when the priority is set to fixed mode (Cl and channel 1 is transferring in burst mode, a transfer request to channel 0, which has h master until all of the competing burst mode transfers have completed.




Figure 8.12 Bus State when Multiple Channels are Operating

Cycle-steal mode channels and burst mode channels should not be mixed in round-rob Doing so runs the risk that priority changes may not be made properly, although the ir channel transfer operations will be performed correctly.

#### 8.4.5 Number of Bus Cycle States and DREQ Pin Sampling Timing

**Number of Bus Cycle States:** When the DMAC is the bus master, the number of bus is controlled by the bus state controller (BSC) in the same way as when the CPU is the For details, see section 7, Bus State Controller (BSC).

#### **DREQ Pin Sampling Timing:**




Figure 8.13 Example of DREQ Input Detection in Cycle Steal Mode Edge D

Rev. 2.00, 09/03, pag




Figure 8.14 Example of DREQ Input Detection in Cycle Steal Mode Level De




Figure 8.15 Example of DREQ Input Detection in Burst Mode Edge Detec




Figure 8.16 Example of DREQ Input Detection in Burst Mode Level Dete




Figure 8.17 Example of DMA Transfer End Signal (in Cycle Steal Level De




Figure 8.18 BSC Ordinary Memory Access (No Wait, Idle Cycle 1, Longword Access to 16-Bit Device)

cycles, TEND0 is also divided.

DMA transfer. When the transfer unit is divided into several bus cycles and  $\overline{CS}$  is negated between bus

#### 8.5 Precautions

## 8.5.1 Precautions when Mixing Cycle-Steal Mode Channels and Burst Mode C

Transfer mode settings should not fulfill conditions (1) and (2) below at the same time.

- (1) DMA transfer takes place using multiple channels, some of which operate in the bu and some in the cycle-steal mode.
- (2) A channel that uses the burst mode is set to dual address mode and DACK is output write cycle.

Rev. 2.00, 09/03, page 270 of 690

Selection of seven clock modes depending on the frequency ranges and crystal osc external clock input.

- Three clocks generated independently
  - An internal clock for the CPU and cache ( $I\phi$ ); a peripheral clock ( $P\phi$ ) for the perip modules; a bus clock ( $B\phi$  = CKIO) for the external bus interface.
- Frequency change function

Internal and peripheral clock frequencies can be changed independently using the loop (PLL) circuit and divider circuit within the CPG. Frequencies are changed by using the frequency control register (FRQCR) settings.

• Power-down mode control

The clock can be stopped for sleep mode and software standby mode and specific be stopped using the module standby function.

A block diagram of the CPG is shown in figure 9.1.




Figure 9.1 Block Diagram of Clock Pulse Generator

the crystal oscillator or EXTAL pin. The multiplication ratio is fixed by the clockmode. The clock-operating mode is set by pins MD0, MD1, and MD2. For more d

clock operating modes, refer to table 9.2. 3. Crystal Oscillator

- This oscillator circuit is used when a crystal resonator is connected to the XTAL a pins. This crystal oscillator operates according to the clock operating mode setting 4. Divider 1
- Divider 1 generates a clock at the operating frequency used by the internal or perip The operating frequency can be 1, 1/2, 1/3, or 1/4 times the output frequency of PI as long as it stays at or above the clock frequency of the CKIO pin. The division ra
  - the frequency control register. 5. Clock Frequency Control Circuit
  - The clock frequency control circuit controls the clock frequency using the MD0, N
  - MD2 pins and the frequency control register.
  - 6. Standby Control Circuit
  - The standby control circuit controls the state of the on-chip oscillator and other mo clock switching and software/standby modes.
- 7. Frequency Control Register The frequency control register has control bits assigned for the following function
  - output/non-output from the CKIO pin, the frequency multiplication ratio of PLL c
  - the frequency division ratio of the internal clock and the peripheral clock. 8. Standby Control Register
  - The standby control register has bits for controlling the power-down modes. See so
  - Power-Down Modes, for more information.
  - 9. USB Clock Control Register
  - The source clock generating the USB clock is set in the USB clock control register

	MD2	ı	Set the clock-operating mode.
Crystal oscillator	XTAL	0	Connects a crystal resonator.
pins for system cloc (clock input pins)	^k EXTAL	I	Connects a crystal resonator. Also used to ir external clock.
Clock I/O pin	CKIO	I/O	Inputs or outputs an external clock.
Crystal oscillator pins for USB	XTAL_USB	0	Connects a crystal resonator for the USB.
(clock input pins)	EXTAL_USB I		Connects a crystal resonator for the USB. Al input an external clock.
Nista. The confuse of	(1)		and a second and a selection and account of the second

lote: The values of the mode control pins are sampled only in a power-on reset. This the erroneous operation of the LSI.

Rev. 2.00, 09/03, page 274 of 690



5	1	0	1	EXTAL	CKIO	ON (× 2)	ON (× 1, 2, 3, 4)	
6	1	1	0	Crystal resonator	CKIO	ON (× 2)	ON (× 1, 2, 3, 4)	
7	1	1	1	CKIO	_	OFF	ON (× 1, 2, 3, 4)	
<b>Mode 0:</b> An external clock is input from the EXTAL pin and executes waveform shar circuit 2 before being supplied inside this LSI.								
Mode 1: An external clock is input from the EXTAL pin and its frequency is multipli								

PLL circuit 2 before being supplied inside this LSI, allowing a low-frequency externa

**Mode 2:** The on-chip crystal oscillator operates, with the oscillation frequency being

Mode

0

1

2

4

used.

MD2

0

0

0

1

MD1

0

0

1

0

M_D0

0

1

0

0

Source

**EXTAL** 

**EXTAL** 

Crystal

Crystal

resonator

resonator

Output

**CKIO** 

CKIO

**CKIO** 

**CKIO** 

PLL2

On/Off

 $ON(\times 1)$ 

 $ON(\times 4)$ 

 $ON(\times 4)$ 

 $ON(\times 1)$ 

PLL1

On/Off

ON  $(\times 1, 2, 3, 4)$ 

4 by PLL circuit 2 before being supplied inside this LSI, allowing a low-frequency ex to be used.

Mode 4: The on-chip crystal oscillator operates and executes waveform shaping by P.

before being supplied inside this LSI.

Mode 5: An external clock is input from the EXTAL pin and its frequency is multipli

PLL circuit 2 before being supplied inside this LSI, allowing a low-frequency externa used.

**Mode 6:** The on-chip crystal oscillator operates, with the oscillation frequency being 2 by PLL circuit 2 before being supplied inside this LSI, allowing a low crystal frequency used.

RENESAS

Rev. 2.00, 09/03, pag

	H'1101	ON (× 2)	ON (× 1)	2:1:1	20.00 MHz to 33.34 MHz
	H'1103	ON (× 2)	ON (× 1)	2:1:1/2	20.00 MHz to 66.67 MHz
	H'1111	ON (× 2)	ON (× 1)	1:1:1	20.00 MHz to 33.34 MHz
	H'1113	ON (× 2)	ON (× 1)	1:1:1/2	20.00 MHz to 66.67 MHz
	H'1202	ON (× 3)	ON (× 1)	3:1:1	26.70 MHz to 33.34 MHz
	H'1222	ON (× 3)	ON (× 1)	1:1:1	26.70 MHz to 33.34 MHz
	H'1303	ON (× 4)	ON (× 1)	4:1:1	20.00 MHz to 33.34 MHz
	H'1313	ON (× 4)	ON (× 1)	2:1:1	20.00 MHz to 33.34 MHz
	H'1333	ON (× 4)	ON (× 1)	1:1:1	20.00 MHz to 33.34 MHz
1, 2	H'1001	ON (× 1)	ON (× 4)	4:4:2	10.00 MHz to 16.67 MHz
	H'1003	ON (× 1)	ON (× 4)	4:4:1	10.00 MHz to 16.67 MHz
	H'1103	ON (× 2)	ON (× 4)	8:4:2	10.00 MHz to 16.67 MHz
	H'1113	ON (× 2)	ON (× 4)	4:4:2	10.00 MHz to 16.67 MHz
4	H'1000	ON (× 1)	ON (× 1)	1:1:1	20.00 MHz to 33.34 MHz
	H'1001	ON (× 1)	ON (× 1)	1:1:1/2	20.00 MHz to 33.34 MHz
	H'1003	ON (× 1)	ON (× 1)	1:1:1/4	20.00 MHz to 33.34 MHz
	H'1101	ON (× 2)	ON (× 1)	2:1:1	20.00 MHz to 33.34 MHz
	H'1103	ON (× 2)	ON (× 1)	2:1:1/2	20.00 MHz to 33.34 MHz
	H'1111	ON (× 2)	ON (× 1)	1:1:1	20.00 MHz to 33.34 MHz
	H'1113	ON (× 2)	ON (× 1)	1:1:1/2	20.00 MHz to 33.34 MHz
	H'1202	ON (× 3)	ON (× 1)	3:1:1	26.70 MHz to 33.34 MHz
	H'1222	ON (× 3)	ON (× 1)	1:1:1	26.70 MHz to 33.34 MHz
	H'1303	ON (× 4)	ON (× 1)	4:1:1	20.00 MHz to 33.34 MHz
	H'1313	ON (× 4)	ON (× 1)	2:1:1	20.00 MHz to 33.34 MHz
				1:1:1	20.00 MHz to 33.34 MHz



H'1000

H'1001

H'1003

ON  $(\times 1)$ 

ON  $(\times 1)$ 

ON  $(\times 1)$ 

 $ON (\times 1)$ 

ON  $(\times 1)$ 

ON  $(\times 1)$ 

1:1:1

1:1:1/2

1:1:1/4

20.00 MHz to 33.34 MHz

20.00 MHz to 66.67 MHz

20.00 MHz to 66.67 MHz

20.00 MHz

26.70 MHz

26.70 MHz

20.00 MHz

20.00 MHz

20.00 MHz

40.00 MHz

40.00 MHz

40.00 MHz

40.00 MHz

20.00 MHz

26.70 MHz

26.70 MHz

20.00 MHz

20.00 MHz

20.00 MHz

H'1111	ON (× 2)	ON (× 2)	2:2:2	10.00 MHz to 16.67 MHz
H'1113	ON (× 2)	ON (× 2)	2:2:1	10.00 MHz to 33.34 MHz
H'1202	ON (× 3)	ON (× 2)	6:2:2	10.00 MHz to 16.67 MHz
H'1222	ON (× 3)	ON (× 2)	2:2:2	10.00 MHz to 16.67 MHz
H'1303	ON (× 4)	ON (× 2)	8:2:2	10.00 MHz to 16.67 MHz
H'1313	ON (× 4)	ON (× 2)	4:2:2	10.00 MHz to 16.67 MHz
H'1333	ON (× 4)	ON (× 2)	2:2:2	10.00 MHz to 16.67 MHz

2:2:1

6:2:2

2:2:2

8:2:2

4:2:2

2:2:2

2:2:2

2:2:1

2:2:1/2

4:2:2

4:2:1

ON  $(\times 2)$ 

 $ON(\times 2)$ 

ON  $(\times 2)$ 

10.00 MHz to 33.34 MHz

10.00 MHz to 16.67 MHz

10.00 MHz to 33.34 MHz

10.00 MHz to 33.34 MHz

10.00 MHz to 16.67 MHz

10.00 MHz to 33.34 MHz

20.00 MH

20.00 MH 20.00 MH

20.00 MH

20.00 MH

20.00 MH

H'1113

H'1202

H'1222

H'1303

H'1313

H'1333

H'1000

H'1001

H'1003

H'1101

H'1103

6

ON  $(\times 2)$ 

ON  $(\times 3)$ 

ON  $(\times 3)$ 

 $ON(\times 4)$ 

 $ON (\times 4)$ 

ON  $(\times 4)$ 

ON  $(\times 1)$ 

 $ON (\times 1)$ 

ON (× 1)

ON  $(\times 2)$ 

ON  $(\times 2)$ 

4	4 This I	Classes		on EDOOD	ala ath ar than that liste.	ال ملطمة منا
	H'1333	ON (× 4)	OFF	1:1:1	20.00 MHz to 33.34 MHz	20.00 MHz
	H'1313	ON (× 4)	OFF	2:1:1	20.00 MHz to 33.34 MHz	20.00 MHz
	H'1303	ON (× 4)	OFF	4:1:1	20.00 MHz to 33.34 MHz	20.00 MHz
	H'1222	ON (× 3)	OFF	1:1:1	26.70 MHz to 33.34 MHz	26.70 MHz

1:1:1/2

3:1:1

20.00 MHz to 66.67 MHz

26.70 MHz to 33.34 MHz

20.00 MHz

26.70 MHz

Notes: 1. This LSI cannot operate in an FRQCR value other than that listed in table 9. 2. Taking input clock frequency ratio as 1.

#### **Cautions:**

H'1113

H'1202

1. The input to divider 1 is the output of the PLL circuit 1.

**OFF** 

OFF

2. The frequency of the internal clock (IΦ) is:

ON  $(\times 2)$ 

ON  $(\times 3)$ 

- The product of the frequency of the CKIO pin, the frequency multiplication rational rational results of the frequency of the CKIO pin, the frequency multiplication rational results of the frequency of the CKIO pin, the frequency multiplication rational results of the frequency of the CKIO pin, the frequency multiplication rational results of the frequency of the CKIO pin, the frequency multiplication rational results of the frequency of the CKIO pin, the frequency multiplication rational results of the frequency multiplication results of the frequency multiplication rational results of the frequency multiplication results of the frequency multiplication rational results of the frequency multiplication results of the frequenc circuit 1, and the division ratio of divider 1.
  - Do not set the internal clock frequency lower than the CKIO pin frequency.
- 3. The frequency of the peripheral clock ( $P\phi$ ) is:
  - The product of the frequency of the CKIO pin, the frequency multiplication ratio
  - circuit 1, and the division ratio of divider 1. The peripheral clock frequency should not be set higher than the frequency of the
- pin, higher than 33.34 MHz, or lower than 13 MHz when the USB is used. 4.  $\times 1, \times 2, \times 3$ , or  $\times 4$  can be used as the multiplication ratio of PLL circuit 1.  $\times 1, \times 1/2, \times 1/2$  $\times 1/4$  can be selected as the division ratios of divider 1. Set the rate in the frequency
- register. 5. The output frequency of PLL circuit 1 is the product of the CKIO frequency and the
- multiplication ratio of PLL circuit 1. Use the output frequency under 133.34 MHz.



The frequency control register (FRQCR) is a 16-bit readable/writable register used to whether a clock is output from the CKIO pin, the on/off state of PLL circuit 1, PLL st frequency multiplication ratio of PLL circuit 1, and the frequency division ratio of the clock and the peripheral clock. Only word access can be used on FRQCR. As for the of the clock rate, refer to table 9.3. The combinations listed in table 9.3 should only be

FRQCR.

11, 10

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	0	R	Reserved
				These bits are always read as 0. The write should always be 0.
12	CKOEN	1	R/W	Clock Output Enable
				Specifies to output a clock from the CKIO the CKIO pin low when software standby i (after an interrupt before STATUS1 become STATUS0 becomes low). The CKIO pin is during STATUS1 = low and STATUS0 = h the CKOEN bit is cleared to 0. Therefore, malfunction of an external circuit because unstable CKIO clock in releasing software mode can be prevented.

R

0

Reserved

should always be 0.

In clock operating mode 7, the CKIO pin is

0: Fixes the CKIO pin low in software star1: Outputs a clock from the CKIO pin.

These bits are always read as 0. The write

state regardless of this bit.

				These bits are always read as 0. The write should always be 0.
5	IFC1	0	R/W	Internal Clock Frequency Division Ratio
4	IFC0	0	R/W	Specify the frequency division ratio of the in clock with respect to the output frequency or circuit 1.
				00: × 1 time
				01: × 1/2 time
				10: × 1/3 time
				11: × 1/4 time
3, 2	_	0	R	Reserved
				These bits are always read as 0. The write should always be 0.
1	PFC1	1	R/W	Peripheral Clock Frequency Division Ratio
0	PFC0	1	R/W	Specify the frequency division ratio of the p clock with respect to the output frequency circuit 1.
				00: × 1 time
				01: × 1/2 time
				10: × 1/3 time

11: × 1/4 time

USSCS0	1	R/W	These bits select the source clock.
			00: Clock stopped
			01: Setting prohibited
			10: Setting prohibited
			11: External input clock
USBEN	1	R/W	USB On-chip Oscillator Enable
			This bit controls the operation of the USB oscillator.
			0: USB on-chip oscillator stopped
			1: USB on-chip oscillator operates

R

Reserved

should always be 0.

These bits are always read as 0. The write

## 9.4.3 Usage Notes

6

5

4 to 0

Note the following when using the USB. If these are used incorrectly, the correct cloc

UCLKCR is used only for generation of the USB clocks. When the USB is not use recommended that UCLKCR be cleared to H'00 to halt the clock.
 Halt the USB before changing the values of UCLKCR. Halt the USB by stopping

be generated, causing faulty operation of the USB.

- supply using the USB module stop bits in STBCR3.

  3. UCLKCR is initialized only by a power-on reset. In a manual reset.
- 3. UCLKCR is initialized only by a power-on reset. In a manual reset, they retain the values.
- 4. Use the USB module with Pφ > 13 MHz. Otherwise, the operation of this LSI is no guaranteed.

- A LL Scuring unic is required when the multiplication rate of LL circuit 1 is change chip WDT counts the settling time.
  - 1. In the initial state, the multiplication rate of PLL circuit 1 is 1.
    - 2. Set a value that will become the specified oscillation settling time in the WDT and
    - WDT. The following must be set: WTCSR.TME = 0: WDT stops

WTCSR.CKS[2:0]: Division ratio of WDT count clock

WTCNT: Initial counter value

- 3. Set the desired value in the STC[1:0] bits. The division ratio can also be set in the I
- 4. The processor pauses internally and the WDT starts incrementing. The internal and clocks both stop and the WDT is supplied with the clock. The clock will continue to
- at the CKIO pin. 5. Supply of the clock that has been set begins at WDT count overflow, and the process operating again. The WDT stops after it overflows.

#### 9.5.2 **Changing Division Ratio**

and PFC[1:0] bits.

The WDT will not count unless the multiplication rate is changed simultaneously.

- 1. In the initial state, IFC[1:0] = 00 and PFC[1:0] = 11.
- 2. Set the IFC[1:0], PFC[1:0] bits to the new division ratio. The values that can be set
  - set, the processor will malfunction. 3. The clock is immediately supplied at the new division ratio.


#### 9.5.3 **Modification of Clock Operating Mode**

The values of the mode control pins (MD2 to MD0) that define a clock-operating mode reflected at power-on reset.

by the clock mode and the multiplication rate of PLL circuit 1. Note that if the wron

Rev. 2.00, 09/03, page 282 of 690





Note: The values for CL1, CL2, and damping resistance should be determined after consultation with the crystal resonator manufacturer.

Figure 9.2 Points for Attention when Using Crystal Resonator

**Decoupling Capacitors:** As far as possible, insert a laminated ceramic capacitor of 0. a passive capacitor for each  $V_{SS}/V_{SS}Q$  and  $V_{CC}/V_{CC}Q$  pair. Mount the passive capacitor as possible to the chip's power supply pins, and use components with a frequency cha suitable for the chip's operating frequency, as well as a suitable capacitance value.

Digital system  $V_{SS}/V_{SS}Q$  and  $V_{CC}/V_{CC}Q$  pairs: 2-5, 17-19, 26-28, 32-34, 44-46, 57-59 80, 87-89, 111-113, 130-132, 133-138, 159-161, 178-180, 182-184, 199-204

On-chip oscillator  $V_{SS}/V_{SS}Q$  and  $V_{CC}/V_{CC}Q$  pairs: 6-9, 149-150, 151-152, 205-208

When Using a PLL Oscillator Circuit: Keep the wiring from the PLL  $V_{CC}$  and PLL connection pattern to the power supply pins short, and make the pattern width wide, to the inductance value.

In clock mode 7, connect the EXTAL pin to  $V_{CC}Q$  (3.3-V power) with pull-up resistor the XTAL pin open.

Rev. 2.00, 09/03, pag

V_{SS}-PLL1

Figure 9.3 Points for Attention when Using PLL Oscillator Circuit

Notes on Wiring Power Supply Pins: To avoid crossing signal lines, wire  $V_{CC}$ -PLL1,  $V_{CC}$ -PLL2,  $V_{SS}$ -PLL1, and  $V_{SS}$ -PLL2 as three patterns from the power supply source board so that they are independent of digital  $V_{CC}$  and  $V_{SS}$ .

Rev. 2.00, 09/03, page 284 of 690

## 10.1 Features

- Can be used to ensure the clock settling time
  - Use the WDT to clear software standby mode and the temporary standbys which of the clock frequency is changed.
- Can switch between watchdog timer mode and interval timer mode.
- Generates internal resets in watchdog timer mode
- Internal resets occur after counter overflow.
  - Power-on reset and manual reset are available.
- Interrupt generation in interval timer mode

  An interval timer interrupt is generated when the counter overflows.
- Choice of eight counter input clocks
  - Eight clocks ( $\times$ 1 to  $\times$ 1/4096) that are obtained by dividing the peripheral clock car




Figure 10.1 Block Diagram of WDT

## 10.2 Register Descriptions

The WDT has the following two registers. Refer to section 24, List of Registers for the the addresses of these registers and the state of registers in each operating mode.

- Watchdog timer counter (WTCNT)
- Watchdog timer control/status register (WTCSR)

#### 10.2.1 Watchdog Timer Counter (WTCNT)

The watchdog timer counter (WTCNT) is an 8-bit readable/writable register that increr selected clock. When an overflow occurs, it generates a reset in watchdog timer mode a interrupt in interval timer mode. The WTCNT counter is not initialized by an internal reference the WDT overflow. The WTCNT counter is initialized to H'00 only by a power-on reservation.

RESETP pin.

Use a word access to write to the WTCNT counter, with H'5A in the upper byte. Use a to read WTCNT.

Rev. 2.00, 09/03, page 286 of 690

H'00 only by a power-on reset using the RESETP pin.

When used to count the clock settling time for canceling a software standby, it retains after counter overflow. Use a word access to write to the WTCSR counter, with H'A5 byte. Use a byte access to read WTCSR.

Note: WTCSR differs from other registers in that it is more difficult to write to. See 10.2.3, Notes on Register Access, for details.

RENESAS

Rev. 2.00, 09/03, pag

6	WT/IT	0	R/W	Timer Mode Select
				Selects whether to use the WDT as a water or an interval timer.
				0: Use as interval timer
				1: Use as watchdog timer
				Note: If WT/IT is modified when the WDT the up-count may not be performed
5	RSTS	0	R/W	Reset Select
				Selects the type of reset when WTCNT ov watchdog timer mode. In interval timer mo setting is ignored.
				0: Power-on reset
				1: Manual reset
4	WOVF	0	R/W	Watchdog Timer Overflow
				Indicates that WTCNT has overflowed in vitimer mode. This bit is not set in interval ti
				0: No overflow
				1: WTCNT has overflowed in watchdog tir
3	IOVF	0	R/W	Interval Timer Overflow

Indicates that WTCNT has overflowed in i mode. This bit is not set in watchdog time

1: WTCNT has overflowed in interval time

Rev. 2.00, 09/03, page 288 of 690

0: No overflow

001	Ι Ψ/-	(σο μο)
010	Ρφ/16	(273 μs)
011	Ρφ/32	(546 μs)
100	Ρφ/64	(1.09 ms)
101	Ρφ/256	(4.36 ms)
110	Ρφ/1024	(17.48 ms)
111	P4/4096	(69 91 ms)

performed correctly. Ensure that

ote: If bits CKS2 to CKS0 are modified WDT is running, the up-count ma

Mote: If manual reset is selected using the RSTS bit, a frequency division ratio of 1/10 1/256, 1/1,024, or 1/4,096 is selected using bits CKS2 to CKS0, and a watchdo counter overflow occurs, resulting in a manual reset, the LSI will generate two resets in succession. This will not affect its operation but will cause change in the STATUS pin.

#### 10.2.3 Notes on Register Access

more difficult to write to than other registers. The procedure for writing to these regist below.

The watchdog timer counter (WTCNT) and watchdog timer control/status register (W

• These registers must be written by a word transfer instruction. They cannot be wribyte or longword transfer instruction.

When writing to WTCNT, set the upper byte to H'5A and transfer the lower byte as the as shown in figure 10.2. When writing to WTCSR, set the upper byte to H'A5 and transfer byte as the write data. This transfer procedure writes the lower byte data to WTWTCSR.

## 10.3 Operation

#### 10.3.1 Canceling Software Standbys

procedure when using an NMI interrupt is described below. (The WDT does not run whare used for canceling, so keep the  $\overline{RESETP}$  or  $\overline{RESETM}$  pin low until the clock stability

The WDT is used to cancel software standby mode with an interrupt such as an NMI. The WDT is used to cancel software standby mode with an interrupt such as an NMI.

- 1. Before transitioning to software standby mode, always clear the TME bit in WTCS. When the TME bit is 1, an erroneous reset or interval timer interrupt may be generated the count overflows.
- Set the type of count clock used in the CKS2 to CKS0 bits in WTCSR and the initia the counter in the WTCNT counter. These values should ensure that the time till co overflow is longer than the clock oscillation settling time.
- 3. Move to software standby mode by executing a SLEEP instruction, after that clock
- 4. The WDT starts counting by detecting the edge change of the NMI signal.
- 5. When the WDT count overflows, the CPG starts supplying the clock and the process resumes operation. The WOVF flag in WTCSR is not set.
- 6. Since the WDT continues counting from H'00, clear the STBY bit in the STBCR re in the interrupt processing program and this will stop the WDT. When the STBY bit the LSI again enters the software standby mode when the WDT has counted up to F software standby mode can be canceled by power-on resets.

Rev. 2.00, 09/03, page 290 of 690

overflow is longer than the clock oscillation settling time. The divided clock set by CKS0 bits in WTCSR will be used for the base clock of Pφ after the frequency is α

- 3. When the frequency control register (FRQCR) is written, the processor stops temp WDT starts counting.
- 4. When the WDT count overflows, the CPG resumes supplying the clock and the pr resumes operation. The WOVF flag in WTCSR is not set.
- 5. The counter stops at the values H'00.
- 6. Before changing WTCNT after the execution of the frequency change instruction, confirm that the value of WTCNT is H'00 by reading WTCNT.

clock in the CKS2 to CKS0 bits, and set the initial value of the counter in the WT0

reset signal specified by the RSTS bit. The counter then resumes counting.

When operating in interval timer mode, interval timer interrupts are generated at every

## 10.3.3 Using Watchdog Timer Mode

- 1. Set the WT/IT bit in WTCSR to 1, set the reset type in the RSTS bit, set the type of
- 2. Set the TME bit in WTCSR to 1 to start the count in watchdog timer mode.
- 3. While operating in watchdog timer mode, rewrite the counter periodically to H'00
- the counter from overflowing.

  4. When the counter overflows, the WDT sets the WOVF flag in WTCSR to 1 and gr

# 10.3.4 Using Interval Timer Mode

1. Clear the WT/IT bit in WTCSR to 0, set the type of count clock in the CKS2 to Cl set the initial value of the counter in the WTCNT counter.

the counter. This enables interrupts to be generated at set periods.

- 2. Set the TME bit in WTCSR to 1 to start the count in interval timer mode.
- 2 Will do a William of Joyle Co. S. William of Market Co.
- 3. When the counter overflows, the WDT sets the IOVF flag in WTCSR to 1 and an timer interrupt request is sent to the INTC. The counter then resumes counting.

RENESAS

Rev. 2.00, 09/03, pag

- 1. Sleep mode
- 2. Software standby mode
- 3. Module standby function (Cache, TLB, UBC, DMAC, UDI, and on-chip periphera
- 4. Hardware standby mode

Table 11.1 shows the transition conditions for entering the modes from the program estate, as well as the CPU and peripheral module states in each mode and the procedure canceling each mode.

RENESAS

Rev. 2.00, 09/03, pag

mode	STBY bit set to 1 in STBCR					
Module standby function	Set MSTP bit of STBCR, STBCR2 and STBCR3 to 1	2,	Run	Held	Specified module halts	*2

Halt

Halt

Halt

Held

Held

Notes: 1. The RTC still runs if the START bit in RCR2 is set to 1 (see section 15, Real

Halt*1

Halt*1

*3

Self-

refresh

Refresh

1.

2.

1.

2.

Po

4. Hi-Z except EXTAL, XTAL, EXTAL2, XTAL2, EXTAL_USB, XTAL_USB, STAL_USB, ST STATUSO.

3. Refer to table A.1, in Appendix.

2. Depends on the on-chip peripheral module.

Drive CA pin low Halt

(RTC)).

**Execute SLEEP** 

instruction with

Software

standby

Hardware

standby mode

HL: Sleep mode
LH: Standby mode
LL: Normal operation

Note: H means high level, and L means lo

Power-on reset	RESETP	I	Reset input signal. Power-on reset occurs
Manual reset	RESETM	ı	Reset input signal. Manual reset occurs a
Hardware standby	CA	I	Normal operation at high-level and hardward mode is entered at low-level.
_			

## 11.3 Register Descriptions

There are following five registers used for the power-down modes. Refer to section 24 Registers, for the details of the addresses of these registers and the state of registers in operating mode.

- Standby control register (STBCR)
- Standby control register 2 (STBCR2)
- Standby control register 3 (STBCR3)

				Executing SLEEP instruction puts chip software standby mode
6, 5	_	0	R	Reserved
				These bits are always read as 0. The writ should always be 0.
4	STBXTL	0	R/W	Standby Crystal
				Specifies stop/start of the crystal oscillato standby mode.
				0: Crystal oscillator stops in standby mod
				<ol> <li>Crystal oscillator continues operation in mode.</li> </ol>
3		0	R	Reserved
				This bit is always read as 0. The write valalways be 0.
2	MSTP2	0	R/W	Module Stop 2
				Specifies halting the clock supply to the T the MSTP2 bit has been set to 1.

R/W

R

1

0

MSTP1

Rev. 2.00, 09/03, page 296 of 690

0

0

RENESAS

0: TMU runs

Module Stop 1

0: RTC runs

Reserved

always be 0.

1: Clock supply to TMU halted

1: Clock supply to RTC halted

Specifies halting the clock supply to the F the MSTP1 bit has been set to 1.

This bit is always read as 0. The write val

				1: Clock supply to UBC is halted
5	MSTP8	0	R/W	Module Stop Bit 8
				When the MSTP8 bit is set to 1, the clothe DMAC is halted.
				0: DMAC runs
				1: Clock supply to DMAC is halted
4	_	0	R	Reserved
				This bit is always read as 0. The write valways be 0.
3	MSTP6	0	R/W	Module Stop Bit 6
				When the MSTP6 bit is set to 1, the clother TLB is halted.
				0: TLB runs
				1: Clock supply to TLB is halted
2	MSTP5	0	R/W	Module Stop Bit 5
				When the MSTP5 bit is set to 1, the clocache memory is halted.
				0: Cache memory runs
				1: Clock supply to cache memory is hal-

R/W

6

MSTP9

0

0: UDI runs

Module Stop Bit 9

the UBC is halted.
0: UBC runs

1: Clock supply to UDI is halted

When the MSTP9 bit is set to 1, the close

down mode.

Bit	Bit Name	Initial Value	R/W	Description
7	MSTP37	0	R/W	Module Stop Bit 37
				When the MSTP37 bit is set to 1, the clock the USB is halted.
				0: USB runs
				1: Clock supply to USB is halted
6	_	0	R	Reserved
				This bit is always read as 0. The write valual always be 0.
5	MSTP35	0	R/W	Module Stop Bit 35
				When the MSTP35 bit is set to 1, the clock the CMT is halted.
				0: CMT runs
				1: Clock supply to CMT is halted
4	MSTP34	0	R/W	Module Stop Bit 34
				When the MSTP34 bit is set to 1, the clock the TPU is halted.
				0: TPU runs
				1: Clock supply to TPU is halted
3	MSTP33	0	R/W	Module Stop Bit 33
				When the MSTP33 bit is set to 1, the clock the ADC is halted.
				0: ADC runs
				1: Clock supply to ADC is halted

Rev. 2.00, 09/03, page 298 of 690

				U. OOH Z TUIS
				1: Clock supply to SCIF2 is halted
0	MSTP30	0	R/W	Module Stop Bit 30
				When the MSTP30 bit is set to 1, the c the SCIF0 is halted.
				0: SCIF0 runs
				1: Clock supply to SCIF0 is halted

0: SCIF2 runs

## 11.4 Sleep Mode

## 11.4.1 Transition to Sleep Mode

Executing the SLEEP instruction when the STBY bit in STBCR is 0 causes a transition program execution state to sleep mode. Although the CPU halts immediately after execution, the contents of its internal registers remain unchanged. The on-chimodules continue to run in sleep mode and the clock continues to be output to the CK

In sleep mode, the STATUS1 pin is set high and the STATUS0 pin low.

## 11.4.2 Canceling Sleep Mode

Sleep mode is canceled by an interrupt (NMI, IRQ, IRL, PINT, and on-chip periphera reset. Interrupts are accepted in sleep mode even when the BL bit in SR is 1. If necess SPC and SSR to the stack before executing the SLEEP instruction.

**Canceling with an Interrupt:** When an NMI, IRQ, IRL, PINT, or on-chip peripheral interrupt occurs, sleep mode is canceled and interrupt exception processing is execute indicating the interrupt source is set in INTEVT and INTEVT2.

Canceling with a Reset: Sleep mode is canceled by a power-on reset or a manual rese

Rev. 2.00, 09/03, pag

The contents of the CPU and cache registers remain unchanged. Some registers of on-ceperipheral modules are, however, initialized. For more details on the states of on-chip peripheral modules registers in software standby mode, refer to section 24.3, Register States in Ear Operating Mode.

The procedure for moving to software standby mode is as follows:

- 1. Clear the TME bit in the WDT's timer control register (WTCSR) to 0 to stop the W 2. Clear the WDT's timer counter (WTCNT) to 0 and set the CKS2 to CKS0 bits in W
- appropriate values to secure the specified oscillation settling time.
- 3. After the STBY bit in STBCR is set to 1, a SLEEP instruction is executed.
- 4. Software standby mode is entered and the clocks within the LSI are halted. The STA output goes low and the STATUSO pin output goes high.

### 11.5.2 Canceling Software Standby Mode

Software standby mode is canceled by an interrupt (NMI, IRQ, IRL, PINT, or RTC) or

Canceling with an Interrupt: The on-chip WDT can be used for hot starts. When the an NMI, IRQ*¹, IRL*¹, PINT*¹, or RTC*¹ interrupt, the clock will be supplied to the end and software standby mode canceled after the time set in the WDT's timer control/statu has elapsed. The STATUS1 and STATUS0 pins both go low. Interrupt exception hand begins and a code indicating the interrupt source is set in INTEVT and INTEVT2. After to the interrupt handling routine occurs, clear the STBY bit in STBCR. WTCNT stops automatically. If the STBY bit is not cleared, WTCNT continues operation and transits standby mode*² when it reaches H'80. This function prevents data from being broken in

voltage rise when the power supply is unstable. At this time, a manual reset is not accept

Interrupts are accepted in software standby mode even when the BL bit in SR is 1. If no save SPC and SSR to the stack before executing the SLEEP instruction.

Immediately after an interrupt is detected, the phase of the clock output of the CKIO pi unstable, until software standby mode is cancelled.

Rev. 2.00, 09/03, page 300 of 690

the STBY bit is cleared to 0.






Figure 11.1 Canceling Standby Mode with STBY Bit in STBCR

**Canceling with a Reset:** Software standby mode is canceled by a reset (power-on or Keep the  $\overline{\text{RESETP}}$  or  $\overline{\text{RESETM}}$  pins low until the clock oscillation settles. The international to be output to the CKIO pin.

## 11.6 Module Standby Function

## 11.6.1 Transition to Module Standby Function

Setting the standby control register MSTP bits to 1 halts the supply of clocks to the coon-chip peripheral modules. This function can be used to reduce the power consumpti normal mode and sleep mode. Before making a transition to module standby state, be disable the relevant module.

In module standby state, the functions of the external pins of the on-chip peripheral module and port settings. With a few excregisters hold their values prior to halt.

RENESAS

Rev. 2.00, 09/03, pag

iiii iiaiawaic Stanasy wood

### 11.7.1 Transition to Hardware Standby Mode

The LSI enters hardware standby mode by driving the CA pin low. In hardware standby the same as software standby mode entered by executing the SLEEP instruction, all movescept ones operated by the RTC clock. Even in hardware standby mode, supply power power supply pins including the RTC power supply pins.

As differing from software standby mode, an interrupt or manual reset cannot be accep hardware standby mode.

When the CA pin is driven low, the LSI enters hardware standby mode in the following depending on the state of CPG.

**During Software Standby Mode:** The LSI enters the hardware standby state with the halted. An interrupt or manual reset cannot be accepted.

During WDT Operation for Canceling Software Standby Mode by an Interrupt: To restarts the operation after software standby mode is canceled. Then, the LSI enters have standby mode.

**During Sleep Mode:** The CPU restarts the operation after sleep mode is canceled. The enters hardware standby mode.

In hardware standby mode, the CA pin must be held low.

## 11.7.2 Canceling Hardware Standby Mode

The hardware standby function can be canceled only by the power-on reset.

When the CA pin is driven high while the  $\overline{RESETP}$  pin is low, the clock starts oscillation sure to hold the  $\overline{RESETP}$  pin low until the oscillation stabilizes. Then, drive the  $\overline{RESETP}$  to start the power-on resetting by the CPU.

The operation is not guaranteed when an interrupt or manual reset is input.

Rev. 2.00, 09/03, page 302 of 690




Figure 11.2 Power-On Reset STATUS Output

#### b. Manual reset




Figure 11.3 Manual Reset STATUS Output

Notes: 1. Standby: LH (STATUS1 low, STATUS0 high)
2. Normal: LL (STATUS1 low, STATUS0 low)

Figure 11.4 Canceling Software Standby by Interrupt STATUS Output

b. Canceling software standby by power-on reset




Figure 11.5 Canceling Software Standby by Power-On Reset STATUS Ou



Notes: 1. When software standby mode is cleared with a manual reset, the WDT does not coun Keep RESETM low during the PLL's oscillation settling time.

- HH (STATUS1 high, STATUS0 high)

  - 3. Standby: LH (STATUS1 low, STATUS0 high)
  - 4. Normal: LL (STATUS1 low, STATUS0 low)
  - 5. Bcyc: Bus clock cycle

Figure 11.6 Canceling Software Standby by Manual Reset STATUS Ou

## In Case of Canceling Sleep:

a. Canceling sleep to interrupt





Figure 11.7 Canceling Sleep by Interrupt STATUS Output





Notes: 1. When the PLL1's multiplication ratio is changed by a power-on reset, keep RESETP low during the PLL's oscillation settling time.

2. Undefined

3. Reset: HH (STATUS1 high, STATUS0 high)

4. Sleep: HL (STATUS1 low, STATUS0 low)

5. Normal: LL (STATUS1 low, STATUS0 low)

6. Bcvc: Bus clock cycle

Figure 11.8 Canceling Sleep by Power-On Reset STATUS Output

c. Canceling sleep by manual reset




Figure 11.9 Canceling Sleep by Manual Reset STATUS Output

#### In Case of Hardware Standby:

Figures 11.10 and 11.11 show examples of pin timing in hardware standby mode.

The CA pin is sampled using EXTAL2 (32.768 kHz), and a hardware standby request idetected when the pin is low for two consecutive clock cycles.

The CA pin must be held low while the chip is in hardware standby mode.

Clock oscillation starts when the CA pin is driven high after the  $\overline{\text{RESETP}}$  pin is driven

Rev. 2.00, 09/03, page 306 of 690

2 Rcyc or more*5

0-10Bcyc*4

0-30Bcyc

Notes: 1. Reset: HH (STATUS1 high, STATUS0 high)
2. Standby: LH (STATUS1 low, STATUS0 high)
3. Normal: LL (STATUS1 low, STATUS0 low)
4. Bcyc: Bus clock cycle
5. Rcyc: EXTAL2 (32.768 kHz) cycle

# Figure 11.10 Hardware Standby Mode (When CA Goes Low in Normal Operation)

b. Canceling software standby (during WDT operation) to hardware standby




Figure 11.11 Hardware Standby Mode Timing (When CA Goes Low during WDT Operation while Standby Mode Is Can

Rev. 2.00, 09/03, pag

reload function that can be read or written to at any time

- All channels generate interrupt requests when the 32-bit down counter underflows (H'00000000  $\rightarrow$  H'FFFFFFF)
- Only channel 2 is provided with an input capture function
- Allows selection among five counter input clocks: External clock (TCLK),  $P\phi/4$ , I and  $P\phi/256$




Figure 12.1 TMU Block Diagram

## 12.3 Register Descriptions

The TMU has the following registers. Refer to section 24, List of Registers, for more addresses of these registers and state of these registers in each processing state. For th name for each channel, TCOR for channel 0 is noted as TCOR_0.

- 1. Common
- Timer start register (TSTR)
- 2. Channel 0
- Timer constant register_0 (TCOR_0)
- Timer counter_0 (TCNT_0)
- Timer control register_0 (TCR_0)
- 3. Channel 1
- Timer constant register_1 (TCOR_1)
- Timer counter_1 (TCNT_1)
- Timer control register_1 (TCR_1)
- 4. Channel 2
- Timer constant register_2 (TCOR_2)
- Timer counter_2 (TCNT_2)
- Timer control register_2 (TCR_2)
- Input capture register_2 (TCPR_2)

Rev. 2.00, 09/03, pag

7 to	3 —	0	R	Reserved
				These bits are always read as 0. The write valways be 0.
2	STR2	0	R/W	Counter Start 2
				Selects whether to run or halt timer counter 2 (TCNT_2).
				0: TCNT_2 count halted
				1: TCNT_2 counts
1	STR1	0	R/W	Counter Start 1
				Selects whether to run or halt timer counter (TCNT_1).
				0: TCNT_1 count halted
				1: TCNT_1 counts
0	STR0	0	R/W	Counter Start 0
				Selects whether to run or halt timer counter (TCNT_0).
				0: TCNT_0 count halted

1: TCNT_0 counts

capture.

## TCR_0 and TCR_1:

Bit	Bit Name	Initial Value	R/W	Description
15 to	9—	0	R	Reserved
				These bits are always read as 0. The write always be 0.
8	UNF	0	R/(W)*	Underflow Flag
				Status flag that indicates occurrence of a underflow.
				0: TCNT has not underflowed
				[Clearing condition]
				0 is written to UNF
				1: TCNT has underflowed
				[Setting condition]
				TCNT underflows
7, 6	_	0	R	Reserved
				These bits are always read as 0. The write always be 0.
5	UNIE	0	R/W	Underflow Interrupt Control
				Controls enabling of interrupt generation was status flag (UNF) indicating TCNT underfloset to 1.
				0: Interrupt due to UNF (TUNI) is disabled
				1: Interrupt due to UNF (TUNI) is enabled

TPSC2	0	R/W	Timer Prescaler
TPSC1	0	R/W	Select the TCNT count clock.
TPSC0	0	R/W	000: Count on Pφ/4
			001: Count on Pφ/16
			010: Count on Pφ/64
			011: Count on Pφ/256
			100: Setting prohibited
			101: Count on TCLK pin input
			110: Setting prohibited
			111: Setting prohibited

Note: *Only 0 can be written for clearing the flags. If 1 is written to this bit, the prior value retained.

2

0

				0: No input capture request has been
				[Clearing condition]
				0 is written to ICPF
				1: Input capture has been requested pin.
				[Setting condition]
				When an input capture is requested pin
3	UNF	0	R/(W)*	Underflow Flag
				Status flag that indicates occurrence underflow.
				0: TCNT_2 has not underflowed
				[Clearing condition]
				0 is written to UNF
				1: TCNT_2 has underflowed
				[Setting condition]

Rev. 2.00, 09/03, pag

TCNT_2 underflows

				<ol> <li>Input capture function is used. Inte ICPF (TICPI2) are not enabled.</li> </ol>
				11: Input capture function is used. Inte ICPF (TICPI2) are enabled.
5	UNIE	0	R/W	Underflow Interrupt Control
				Controls enabling of interrupt generati the status flag (UNF) indicating TCNT underflow has been set to 1.
				0: Interrupt due to UNF (TUNI2) is not
				1: Interrupt due to UNF (TUNI2) is ena
4	CKEG1	0	R/W	Clock Edge
3	CKEG0	0	R/W	Select an input edge of the external cl the external clock is selected, or when capture function is used.
				00: Count/capture register set on rising

01: Setting prohibited

01: Count/capture register set on fallir 1X: Count/capture register set on both

falling edge Note: X: Don't care.

101: Count on TCLK pin input

110: Setting prohibited111: Setting prohibited

Note: * Only 0 can be written for clearing the flags. If 1 is written to this bit, the prior val retained.

## 12.3.3 Timer Constant Registers (TCOR)

TCOR set the value to be set in TCNT when TCNT underflows.

TCOR are 32-bit readable/writable registers. Their initial value is H'FFFFFFF.

#### 12.3.4 Timer Counters (TCNT)

TCNT counts down upon input of a clock. The clock input is selected using the TPSC bits in the timer control register (TCR).

When a TCNT countdown results in an underflow (H'00000000  $\rightarrow$  H'FFFFFFFF), the flag (UNF) in the timer control register (TCR) of the relevant channel is set. The TCC simultaneously set in TCNT itself and the countdown continues from that value.

Initial value of TCNT is H'FFFFFFF.

#### 12.3.5 Input Capture Register_2 (TCPR_2)

TCPR_2 is a read-only 32-bit register used for the input capture function built only in The TCPR_2 setting conditions due to the TCLK pin are controlled by the input captubits (ICPE1/ICPE0 and CKEG1/CKEG0) in TCR_2. When a TCPR_2 setting indicating TCLK pin occurs, the value of TCNT_2 is copied into TCPR_2.

Initial value of TCPR_2 is undefined.

Rev. 2.00, 09/03, pag

timer counter (TCNT) starts counting. When a TCNT underflows, the UNF flag of the corresponding timer control register (TCR) is set. At this time, if the UNIE bit in TCR interrupt request is sent to the CPU. Also at this time, the value is copied from TCOR t and the down-count operation is continued.

**Count Operation Setting Procedure:** An example of the procedure for setting the couperation is shown in figure 12.2.




Figure 12.2 Setting Count Operation

Rev. 2.00, 09/03, page 318 of 690






Figure 12.3 Auto-Reload Count Operation

## **TCNT Count Timing:**

1. Internal Clock Operation: Set the TPSC2 to TPSC0 bits in TCR to select whether four internal clocks created by dividing the peripheral module clock is used ( $P\phi/4$ ,  $P\phi/64$ ,  $P\phi/256$ ). Figure 12.4 shows the timing.




Figure 12.4 Count Timing when Internal Clock Is Operating

Rev. 2.00, 09/03, pag




Figure 12.5 Count Timing when External Clock Is Operating (Both Edges De

#### 12.4.2 Input Capture Function

function cannot be used in standby mode.

operation clock to internal clock with the TPSC2 to TPSC0 bits in TCR_2. Also, specification the input capture function and whether to generate interrupts on using it with the ICPE bits in TCR_2, and specifies the use of either the rising or falling edge of the TCLK pir TCNT_2 value into TCPR_2 with the CKEG1 to CKEG0 bits in TCR_2. The input captured to the transfer of the trans

Channel 2 has an input capture function. When using the input capture function, set the

Figure 12.6 shows the timing at the rising edge of the TCLK pin input.




Figure 12.6 Operation Timing when Using Input Capture Function (Using TCLK Rising Edge)

Rev. 2.00, 09/03, page 320 of 690




Figure 12.7 UNF Set Timing

## 12.5.2 Status Flag Clear Timing

The status flag can be cleared by writing 0 from the CPU. Figure 12.8 shows the timir




Figure 12.8 Status Flag Clear Timing

Rev. 2.00, 09/03, pag

Table 12.2 lists TMU interrupt sources.

**Table 12.2 TMU Interrupt Sources** 

Channel	Interrupt Source	Description	Priority
0	TUNI0	Underflow interrupt 0	High
1	TUNI1	Underflow interrupt 1	<u> </u>
2	TUNI2	Underflow interrupt 2	
	TICPI2	Input capture interrupt 2	Low

## 12.6 Usage Notes

## 12.6.1 Writing to Registers

Synchronization processing is not performed for timer counting during register writes. writing to registers, always clear the appropriate start bits for the channel (STR2 to STI timer start register (TSTR) to halt timer counting.

#### 12.6.2 Reading Registers

Synchronization processing is performed for timer counting during register reads. Whe counting and register read processing are performed simultaneously, the register value TCNT counting down is read.

Rev. 2.00, 09/03, page 322 of 690

- Four types of counter input clock can be selected. One of four internal clocks (P $\phi$ /4, P $\phi$ /8, P $\phi$ /16, P $\phi$ /64) can be selected.
- Generates a DMA transfer request when compare match occurs. (The CPU interru supported.)
- When the CMT is not used, the operation can be halted by stopping the clock supp CMT so that the power consumption can be reduced.




Figure 13.1 CMT Block Diagram

Rev. 2.00, 09/03, pag RENESAS

• Compare match constant register (CWCOK)

## 13.2.1 Compare Match Timer Start Register (CMSTR)

CMSTR is a 16-bit register that selects whether to operate or halt the counter (CMCNT

Bit	Bit Name	Initial Value	R/W	Description
15 to 1	_	0	R	Reserved
				These bits are always read as 0. The should always be 0.
0	STR	0	R/W	Count Start
				Selects whether to operate or halt the match counter.
				0: CMCNT count operation halted
				1: CMCNT count operation

				William and reading own
				1: CMCNT and CMCOR values have
6, 5	_	0	R	Reserved
				These bits are always read as 0. Th should always be 0.
4	CMR	0	R/W	Compare Match Request
				0: Disables a DMA transfer request
				1: Enables a DMA transfer request
3, 2	_	0	R	Reserved
				These bits are always read as 0. Th should always be 0.
1	CKS1	0	R/W	Clock Select
0	CKS0	0	R/W	Select the clock input to CMCNT fro four internal clocks obtained by divide peripheral clock (Pφ). When the STF CMSTR is set to 1, CMCNT begins with the clock selected by the CKS1 bits.
				00: P φ/4
				01: P φ/8
				10: P φ/16
				11: P

R/(W)*

Compare Match Flag

have matched or not.

[Clearing condition]

Indicates whether CMCNT and CMC

0: CMCNT and CMCOR values have

Write 0 to CMF after reading CMF =

CMF

0

RENESAS

Rev. 2.00, 09/03, pag

#### 13.2.4 Compare Match Constant Register (CMCOR)

CMCOR is a 16-bit register that sets the compare match period with CMCNT.

The initial value of CMCOR is H'FFFF.

## 13.3 Operation

#### 13.3.1 Period Count Operation

When an internal clock is selected with the CKS1 and CKS0 bits in CMCSR and the S' CMSTR is set to 1, CMCNT begins incrementing with the selected clock. When the CN value matches that of CMCOR, CMCNT is cleared to H'0000 and the CMF flag in CM to 1. CMCNT begins counting up again from H'0000.

Figure 13.2 shows the compare match counter operation.




Figure 13.2 Counter Operation

Rev. 2.00, 09/03, page 326 of 690




Figure 13.3 Count Timing

## 13.3.3 Compare Match Flag Set Timing

The CMF bit in CMCSR is set to 1 by the compare match signal generated when CMCCMCNT match. The compare match signal is generated upon the final state of the match which the CMCNT matching count value is updated to H'0000). Consequently, after and CMCNT match, a compare match signal will not be generated until a CMCNT closerique 13.4 shows the CMF bit set timing.




Figure 13.4 CMF Set Timing

Rev. 2.00, 09/03, page

channels). TGRA can be set as an output compare register.

TGRB, TGRC, and TGRD for each channel can also be used as timer counter clear registers. TGRC and TGRD can also be used as buffer registers.

- Selection of four counter input clocks for channels 0 to 3
- The following operations can be set for each channel:
  - Waveform output at compare match: Selection of 0, 1, or toggle output Counter clear operation: Counter clearing possible by compare match

PWM mode: Any PWM output duty cycle can be set

PWM mode: Any PWM output duty cycle can be set

Maximum of 4-phase PWM output possible

- Buffer operation settable for each channel
   Automatic rewriting of output compare register possible.
- Automatic rewriting of output compare register possible

   An interrupt request for each channel

Compare match and overflow interrupt requests can be enabled or disabled for each

independently

		TGR0B	TGR1B	TGR2B	TGR3E
General registers/ buffer registers		TGR0C TGR0D	TGR1C TGR1D	TGR2C TGR2D	TGR30 TGR30
Output pin	ıs	TO0	TO1	TO2	TO3
Counter cl function	ear	TGR compare match	TGR compare match	TGR compare match	TGR co
Compare match output	0 output	0	0	0	$\bigcirc$
	1 output	0	0	0	$\bigcirc$
	Toggle output	0	0	0	0
PWM mod	le	0	0	0	$\bigcirc$
Buffer operation		0	0	0	$\bigcirc$
Interrupt sources		5 sources	5 sources	5 sources	5 sourc
		<ul><li>Compare match</li><li>Overflow</li></ul>	<ul><li>Compare match</li><li>Overflow</li></ul>	<ul><li>Compare match</li><li>Overflow</li></ul>	<ul><li>Cor</li><li>ma</li><li>Ove</li></ul>

Legend

 $\bigcirc$ : Possible Not possible




Figure 14.1 Block Diagram of TPU

1	output compare match 1	101	O	pin
2	Output compare match 2	TO2	0	TGR2A output compare output/P
3	Output compare match 3	TO3	0	TGR3A output compare output/P

# 14.3 Register Descriptions

The TPU has the following registers. Refer to section 24, List of Registers, for more de addresses of these registers and state of these registers in each processing state. For the

name for each channel, TCR for channel 0 is noted as TCR 0.

- 1. Channel 0
  - Timer control register_0 (TCR_0)
  - Timer mode register_0 (TMDR_0)
  - Timer I/O control register_0 (TIOR_0)
  - Timer interrupt enable register_0 (TIER_0)
  - Timer status register_0 (TSR_0)
  - Timer counter_0 (TCNT_0)
  - Timer general register A_0 (TGRA_0)
  - Timer general register B_0 (TGRB_0)
  - Timer general register C_0 (TGRC_0)
  - Timer general register D_0 (TGRD_0)
- 2. Channel 1
- Timer control register_1 (TCR_1)
- Timer mode register_1 (TMDR_1)
- Timer I/O control register_1 (TIOR_1)
- Time interest and large interest 1 (TIED
- Timer interrupt enable register_1 (TIER_1)Timer status register_1 (TSR_1)

Rev. 2.00, 09/03, page 332 of 690

Timer mode register_2 (TMDR_2) Timer I/O control register_2 (TIOR_2)

Timer counter_2 (TCNT_2)

- Timer interrupt enable register_2 (TIER_2)
- Timer status register 2 (TSR_2)
- Timer general register A_2 (TGRA_2)
- Timer general register B_2 (TGRB_2)
- Timer general register C_2 (TGRC_2)
- Timer general register D_2 (TGRD_2)
- 4. Channel 3
- - Timer control register_3 (TCR_3)
- Timer mode register_3 (TMDR_3) Timer I/O control register_3 (TIOR_3)
- Timer interrupt enable register 3 (TIER 3)
- Timer status register_3 (TSR_3)
- Timer counter 3 (TCNT 3)
- Timer general register A 3 (TGRA 3)
- Timer general register B 3 (TGRB 3)
- Timer general register C 3 (TGRC 3)
- Timer general register D 3 (TGRD 3)
- 5. Common
- Timer start register (TSTR)

Rev. 2.00, 09/03, pag

			These bits are always read as 0 and cannot be m
CCLR2	2 0	R/W	Counter Clear
CCLR′	I 0	R/W	Select the TCNT clearing source.
CCLR	0	R/W	000: TCNT clearing disabled
			001: TCNT cleared by TGRA compare match
			010: TCNT cleared by TGRB compare match
			011: Setting prohibited
			100: TCNT clearing disabled
			101: TCNT cleared by TGRC compare match
			110: TCNT cleared by TGRD compare match
			111: Setting prohibited
CKEG	1 0	R/W	Clock Edge
CKEG	0 0	R/W	Select the input clock edge. When the internal clo counted using both edges, the input clock period i (e.g. $P\phi/4$ both edges = $P\phi/2$ rising edge).
			00: Count at rising edge
			01: Count at falling edge
			1X: Count at both edges*
			[Legend] X: Don't care
			Note: *Internal-clock edge selection is valid when clock is P\psi/4 or slower. If the input clock is

**Timer Prescaler** 

6 5

2

1

0

TPSC2

TPSC1

TPSC0

Rev. 2.00, 09/03, page 334 of 690

0

0

0

R/W

R/W

R/W



operation is not performed.

Select the TCNT count clock. The clock source caselected independently for each channel. Table 1

the clock sources that can be set for each channel information on count clock selection, see table 14

: Setting

Blank: No setting

Table 14.4 TPSC2 to TPSC0 (1)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
0	0	0	0	Internal clock: counts on Pφ/1
			1	Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on Pφ/16
			1	Internal clock: counts on Pφ/64
	1	Х	Х	Setting prohibited

Note: X: Don't care

Table 14.4 TPSC2 to TPSC0 (2)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1	0	0	0	Internal clock: counts on Pφ/1
			1	Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on Pφ/16
			1	Internal clock: counts on Pφ/64
	1	Х	Х	Setting prohibited
Noto: V:	Don't coro			

Note: X: Don't care

Note: X: Don't care

Table 14.4 TPSC2 to TPSC0 (4)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
3	0	0	0	Internal clock: counts on Po/1
			1	Internal clock: counts on Pφ/4
		1	0	Internal clock: counts on Po/16
			1	Internal clock: counts on Po/64
	1	Х	Х	Setting prohibited

Note: X: Don't care

				TGRD are used as a compare match buffer. Wh and TGRD are not used as a compare match buthis bit is ignored.
				0: TGRA and TGRB are rewritten at compare m register.
				1: TGRA and TGRB are rewritten in counter clea
5	BFB	0	R/W	Buffer Operation B Specifies whether TGRB is to operate in the nor TGRB and TGRD are to be used together for bu operation.
				0: TGRB operates normally
				1: TGRB and TGRD used together for buffer op
4	BFA	0	R/W	Buffer Operation A Specifies whether TGRA is to operate in the not TGRA and TGRC are to be used together for bu operation.
				0: TGRA operates normally
				1: TGRA and TGRC used together for buffer op
3	_	0	R	Reserved This bit is always read as 0 and cannot be mod
2	MD2	0	R/W	Timer Operating Mode
1	MD1	0	R/W	Set the timer-operating mode.
0	MD0	0	R/W	000: Normal operation
				001: Setting prohibited
				010: PWM mode
				011: Setting prohibited
				1XX: Setting prohibited
				Note: X: Don't care
				Rev. 2.00, 09/03, pa

15 to 7 —

BFWT

6

0

0

R

R/W

Reserved

Buffer Write Timing

These bits are always read as 0 and cannot be r

Specifies TGRA and TGRB update timing when

15 to	3 —	0	R	Reserved
				These bits are always read as 0 and cannot be m
2	IOA2	0	R/W	I/O Control
1	IOA1	0	R/W	Bits IOA2 to IOA0 specify the functions of TGRA

R/W

# Table 14.5 IOA2 to IOA0

IOA0

0

	Bit 2	Bit 1	Bit 0		
Channel	IOA2	IOA1	IOA0	Description	
0 to 3	0	0	0	Always 0 output	
			1	Initial output is 0	0 output at TGRA compare ma
		1	0	output for TO pin	1 output at TGRA compare ma
			1	<del>_</del>	Toggle output at TGRA compa
	1	0	0	Always 1 output	
			1	Initial output is 1	0 output at TGRA compare ma
		1	0	output for TO pin	1 output at TGRA compare ma

pin. For details, refer to table 14.5.

1 output at TGRA compare ma

Toggle output at TGRA compa

Note: * This setting is invalid in PWM mode.

1

0 1

Rev. 2.00, 09/03, page 338 of 690

			1: Interrupt requests by TCFV enabled
			1. Interrupt requests by 101 v enabled
TGIED	0	R/W	TGR Interrupt Enable D
			Enables or disables interrupt requests by the Tothe TGFD bit in TSR is set to 1 (TCNT and TGF match).
			0: Interrupt requests by TGFD disabled
			1: Interrupt requests by TGFD enabled
TGIEC	0	R/W	TGR Interrupt Enable C
			Enables or disables interrupt requests by the Tothe TGFC bit in TSR is set to 1 (TCNT and TGF match).
			0: Interrupt requests by TGFC disabled
			1: Interrupt requests by TGFC enabled
TGIEB	0	R/W	TGR Interrupt Enable B
			Enables or disables interrupt requests by the Tothe TGFB bit in TSR is set to 1 (TCNT and TGF match).
			0: Interrupt requests by TGFB disabled
			1: Interrupt requests by TGFB enabled
TGIEA	0	R/W	TGR Interrupt Enable A
			Enables or disables interrupt requests by the Tothe TGFA bit in TSR is set to 1 (TCNT and TGF match).
			0: Interrupt requests by TGFA disabled
			1: Interrupt requests by TGFA enabled
	TGIEB	TGIEC 0	TGIEC 0 R/W

Enables or disables interrupt requests by the TC the TCFV bit in TSR is set to 1 (TCNT overflow).

0: Interrupt requests by TCFV disabled

-	101 1	0	14/(44)	Overnow riag
				Status flag that indicates that TCNT overflow has
				[Clearing condition]
				When 0 is written to TCFV after reading TCFV = 1
				[Setting condition]
				When the TCNT value overflows (changes from HH'0000)
3	TGFD	0	R/(W)*	Output Compare Flag D
				Status flag that indicates the occurrence of TGRD match.
				[Clearing condition]
				When 0 is written to TGFD after reading TGFD =
				[Setting condition]
				When TCNT = TGRD
2	TGFC	0	R/(W)*	Output Compare Flag C
				Status flag that indicates the occurrence of TGRC match.
				[Clearing condition]
				When 0 is written to TGFC after reading TGFC =
				[Setting condition]

[Clearing condition]

When 0 is written to TGFB after reading TGFB =

[Setting condition]

When TCNT = TGRB

Rev. 2.00, 09/03, page 340 of 690

0

TGFB

1

RENESAS

When TCNT = TGRC

Status flag that indicates the occurrence of TGRB

R/(W)* Output Compare Flag B

match.

WHEN ICINI = IGRA

Note: *Only 0 can be written for clearing the flags.

### 14.3.6 Timer Counters (TCNT)

TCNT are 16-bit counters.

The initial value of TCNT is H'0000.

#### **14.3.7** Timer General Registers (TGR)

TGR are 16-bit registers.

3.

TGR is H'FFFF.

TGRC and TGRD can also be designated for operation as buffer registers*. The initia

TSTR is a 16-bit readable/writable register that selects TCNT operation/stoppage for

Note: *TGR buffer register combinations are TGRA—TGRC and TGRB—TGRD.

## 14.3.8 Timer Start Register (TSTR)

•

Bit	Bit Name	Initial Value	R/W	Description
15 to 4	_	0	R	Reserved
				These bits are always read as 0 and cannot be
3	CST3	0	R/W	Counter Start
2	CST2	0	R/W	Select operation or stoppage for TCNT.
1	CST1	0	R/W	0: TCNTn count operation is stopped
0	CST0	0	R/W	1: TCNTn performs count operation
				[Legend] $n = 3 \text{ to } 0$

RENESAS

Rev. 2.00, 09/03, pag

**Buffer Operation**: When a compare match occurs, the value in the buffer register for the channel is transferred to TGR. For update timing from a buffer register, rewriting on commatch occurrence or on counter clearing can be selected.

**PWM Mode:** In this mode, a PWM waveform is output. The output level can be set by TIOR. A PWM waveform with a duty cycle of between 0% and 100% can be output, at the setting of each TGR register.

Rev. 2.00, 09/03, page 342 of 690




Figure 14.2 Example of Counter Operation Setting Procedure

Rev. 2.00, 09/03, pag




Figure 14.3 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the channel performs periodic count operation. The TGR register for setting the period is done as an output compare register, and counter clearing by compare match is selected by me CCLR2 to CCLR0 in TCR. After the settings have been made, TCNT starts up-count of a periodic counter when the corresponding bit in TSTR is set to 1. When the count value the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

After a compare match, TCNT starts counting up again from H'0000.

Figure 14.4 illustrates periodic counter operation.




Figure 14.4 Periodic Counter Operation

Rev. 2.00, 09/03, page 344 of 690




Figure 14.5 Example of Setting Procedure for Waveform Output by Compa

• Examples of waveform output operation

Figure 14.6 shows an example of 0 output/1 output.

In this example TCNT has been designated as a free-running counter, and settings made so that 1 is output by compare match A, and 0 is output by compare match E set level and the pin level coincide, the pin level does not change.




Figure 14.6 Example of 0 Output/1 Output Operation

RENESAS

Rev. 2.00, 09/03, pag




Figure 14.7 Example of Toggle Output Operation

#### 14.4.3 Buffer Operation

Buffer operation, enables TGRC and TGRD to be used as buffer registers.


Table 14.6 shows the register combinations used in buffer operation.

**Table 14.6 Register Combinations in Buffer Operation** 

Timer General Register	Buffer Register
TGRA	TGRC
TGRB	TGRD

When a compare match occurs, the value in the buffer register for the corresponding characteristic transferred to the timer general register. For update timing from a buffer register, rewrit compare match occurrence or on counter cleaning can be selected.

This operation is illustrated in figure 14.8.



**Figure 14.8 Compare Match Buffer Operation** 

Rev. 2.00, 09/03, page 346 of 690




Figure 14.9 Example of Buffer Operation Setting Procedure

#### **Example of Buffer Operation**

Figure 14.10 shows an operation example in which PWM mode has been designated f and buffer operation has been designated for TGRA and TGRC. The settings used in t are TCNT clearing by compare match B, 1 output at compare match A, and 0 output a clearing. Rewriting timing from the buffer register is set at counter clearing.

As buffer operation has been set, when compare match A occurs the output changes. Vacuuter clearing occurs by TGRB, the output changes and the value in buffer register simultaneously transferred to timer general register TGRA. This operation is repeated compare match A occurs.

For details of PWM modes, see section 14.4.4, PWM Modes.

Rev. 2.00, 09/03, pag



Figure 14.10 Example of Buffer Operation

#### **14.4.4 PWM Modes**

In PWM mode, PWM waveforms are output from the output pins. 0 or 1 output can be the output level in response to compare match of each TGRA.

Designating TGRB compare match as the counter-clearing source enables the period to that register. All channels can be designated for PWM mode independently.

PWM output is generated from the TO pin using TGRB as the period register and TGR cycle registers. The output specified in TIOR is performed by means of compare match counter clearing by a period register compare match, the output value of each pin is the value set in TIOR. Set TIOR so that the initial output and an output value by compare in different. If the same levels or toggle outputs are selected, operation is disabled.

Conditions of duty cycle 0% and 100% are shown below.

- Duty cycle 0%: The set value of the period register (TGRB) is TGRA + 1 for the register (TGRA).
- Duty cycle 100%: The set value of the duty register (TGRA) is 0.

In PWM mode, a maximum 4-phase PWM output is possible.

Rev. 2.00, 09/03, page 348 of 690




Figure 14.11 Example of PWM Mode Setting Procedure




Figure 14.12 Example of PWM Mode Operation (1)

Figure 14.13 shows examples of PWM waveform output with 0% duty and 100% duty mode.




Figure 14.13 Examples of PWM Mode Operation (2)

- Clock and calendar functions (BCD format): seconds, minutes, hours, date, day of month, and year
- 1-Hz to 64-Hz timer (binary format)
- 1 112 to 0 1 112 times (omar) sormat)
- Start/stop function
- 30-second adjust function
- Alarm interrupt: frame comparison of seconds, minutes, hours, date, day of the we and year can be used as conditions for the alarm interrupt
- Periodic interrupts: the interrupt cycle may be 1/256 second, 1/64 second, 1/16 s
- second, 1/2 second, 1 second, or 2 seconds
- Carry interrupt: a carry interrupt indicates when a carry occurs during a counter re
  Automatic leap year adjustment

Rev. 2.00, 09/03, pag

RTCS320A_000020020100




Figure 15.1 RTC Block Diagram

Power-	supply for RTC	V _{CC} -RTC	_	Power-supply pin for RTC
GND fo	or RTC	V _{SS} -RTC	_	GND pin for RTC
Note: *	Pull up (VccQ (3.3 V powe	r)) EXTAL2 and I	eave X	TAL2 open, when the RTC is
15.3	Register Description	ons		
	C has the following register and access size.	ers. Refer to secti	on 24,	List of Registers, for more of
• 64 1	Hz counter (R64CNT)			

- 64-Hz counter (R64CNT)
- Second counter (RSECCNT)
- Minute counter (RMINCNT)
- Hour counter (RHRCNT)
- Day of week counter (RWKCNT)
- Date counter (RDAYCNT) • Month counter (RMONCNT)
- Year counter (RYRCNT)
- Second alarm register (RSECAR)
- Minute alarm register (RMINAR)
- Hour alarm register (RHRAR)
- Day of week alarm register (RWKAR)
- Date alarm register (RDAYAR)
- Month alarm register (RMONAR)
- Year alarm register (RYRAR)
- RTC control register 1 (RCR1)
- RTC control register 2 (RCR2)
- RTC control register 3 (RCR3)

7	_	0	R	Reserve	ed
				This bit	is always read as 0.
6 to 0	_	_	R	64-Hz C	Counter
					t (bits 6 to 0) indicates the state vider circuit between 64 Hz and
				Bit	Frequency
				6:	1 Hz
				5:	2 Hz
				4:	4 Hz
				3:	8 Hz
				2:	16 Hz
				1:	32 Hz
				0:	64 Hz

# 15.3.2 Second Counter (RSECCNT)

64-Hz counter.

The range of second that can be set is 00 to 59 (decimal). Errant operation will result if value is set. Carry out write processing after stopping the count operation with the STA

RCR2.

RSECCNT is not initialized by a power-on reset or manual reset, or in standby mode.

The second counter (RSECCNT) is an 8-bit readable/writable register used for setting/of the BCD-coded second section. The count operation is performed by a carry for each section.



## **15.3.3** Minute Counter (RMINCNT)

The minute counter (RMINCNT) is an 8-bit readable/writable register used for setting the BCD-coded minute section. The count operation is performed by a carry for each second counter.

The range of minute that can be set is 00 to 59 (decimal). Errant operation will result a value is set. Carry out write processing after stopping the count operation with the ST RCR2.

RMINCNT is not initialized by a power-on reset or manual reset, or in standby mode.

R/W

Description

**Initial Value** 

7	_	0	R	Reserved
				This bit is always read as 0. The writ should always be 0.
6 to 4	_		R/W	10-unit of the minute counter in the E The range that can be set is 0 to 5 (c
3 to 0	_	_	R/W	1-unit of the minute counter in the BC The range that can be set is 0 to 9 (c

# 15.3.4 Hour Counter (RHRCNT)

**Bit Name** 

Bit

The hour counter (RHRCNT) is an 8-bit readable/writable register used for setting/cor BCD-coded hour section. The count operation is performed by a carry for each 1 hour minute counter.

The range of hour that can be set is 00 to 23 (decimal). Errant operation will result if a value is set. Carry out write processing after stopping the count operation with the ST RCR2.

RHRCNT is not initialized by a power-on reset or manual reset, or in standby mode.

Rev. 2.00, 09/03, page

# 15.3.5 Day of Week Counter (RWKCNT)

The day of week counter (RWKCNT) is an 8-bit readable/writable register used for setting/counting in the day of week section. The count operation is performed by a carr day of the date counter.

The range for day of the week that can be set is 0 to 6 (decimal). Errant operation will reother value is set. Carry out write processing after stopping the count operation with the bit in RCR2.

RWKCNT is not initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Descri	ption
7 to 3	_	0	R	Reserv	ed
					bits are always read as 0. The always be 0.
2 to 0	_	_	R/W		r for the day of week in the BC nge that can be set is 0 to 6 (de
				Code	Day of Week
				0:	Sunday
				1:	Monday
				2:	Tuesday
				3:	Wednesday
				4:	Thursday
				5:	Friday
				6:	Saturday

Rev. 2.00, 09/03, page 356 of 690

RDAYCNT is not initialized by a power-on reset or manual reset, or in standby mode

Initial Value R/W

DIL	Dit Name	IIIIIIai Value	17/ 44	Description
7, 6	_	0	R	Reserved
				These bits are always read as 0. The should always be 0.
5, 4	_		R/W	10-unit of the date counter in the BC The range that can be set is 0 to 3 (o
3 to 0	_		R/W	1-unit of the date counter in the BCD The range that can be set is 0 to 9 (d

Description

Description

#### 15.3.7 **Month Counter (RMONCNT)**

**Bit Name** 

Rit Name

Rit

Bit

the BCD-coded month section. The count operation is performed by a carry for each r date counter.

The month counter (RMONCNT) is an 8-bit readable/writable register used for setting

The range of month that can be set is 01 to 12 (decimal). Errant operation will result in value is set. Carry out write processing after stopping the count operation with the ST RCR2.

RMONCNT is not initialized by a power-on reset or manual reset, or in standby mode

Initial Value R/W

7 to 5	_	0	R	Reserved
				These bits are always read as 0. The should always be 0.
4	_	_	R/W	10-unit of the month counter in the B The range that can be set is 0 to 1 (c
3 to 0		_	R/W	1-unit of the month counter in the BC

Rev. 2.00, 09/03, page

The range that can be set is 0 to 9 (c

RYRCNT is not initialized by a power-on reset or manual reset, or in standby mode.

Initial Value R/W

Leap years are recognized by dividing the year counter value by 4 and obtaining a fract of 0. The year counter value 0000 is recognized as a leap year.

Description

1-unit of the year counter in the BCD-The range that can be set is 0 to 9 (de

15 to 12	_	_	R/W	1000-unit of the year counter in the B0 The range that can be set is 0 to 9 (de
11 to 8	_	_	R/W	100-unit of the year counter in the BC The range that can be set is 0 to 9 (de
7 to 4	_	_	R/W	10-unit of the year counter in the BCD The range that can be set is 0 to 9 (de

R/W

# 15.3.9 Second Alarm Register (RSECAR)

Bit

3 to 0

**Bit Name** 

the RSECCNT value is performed. For alarm registers RSECAR, RMINAR, RHRAR, RDAYAR, and RMONAR, a comparison with the corresponding counter value is performed whose ENB bit is set to 1, and for RCR3, a comparison is performed when the Y set to 1. If all of those match, an RTC alarm interrupt is generated.

The second alarm register (RSECAR) is an 8-bit readable/writable register, and an alar corresponding to the second counter RSECCNT. When the ENB bit is set to 1, a compa

The range of second alarm that can be set is 00 to 59 (decimal). Errant operation will reother value is set.

The ENB bit in RSECAR is initialized to 0 by a power-on reset, and it is not initialized reset and standby mode. The remaining RSECAR fields are not initialized by a power-on manual reset, or in standby mode.

3 to 0 — R/W 1-unit of second alarm setting in the The range that can be set is 0 to 9 (c

## 15.3.10 Minute Alarm Register (RMINAR)

corresponding to the minute counter RMINCNT. When the ENB bit is set to 1, a compute RMINCNT value is performed. For alarm registers RSECAR, RMINAR, RHRAR RDAYAR, and RMONAR, a comparison with the corresponding counter value is per those whose ENB bit is set to 1, and for RCR3, a comparison is performed when the Set to 1. If all of those match, an RTC alarm interrupt is generated.

The minute alarm register (RMINAR) is an 8-bit readable/writable register, and an ala

The range of minute alarm that can be set is 00 to 59 (decimal). Errant operation will other value is set.

The ENB bit in RMINAR is initialized by a power-on reset, and it is not initialized by reset and standby mode. The remaining RMINAR fields are not initialized by a power manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	ENB	0	R/W	Minute Alarm Enable
				Specifies whether to compare RMIN RMINAR to generate a second alarm
				0: Not compared
				1: Compared
6 to 4	_		R/W	10-unit of minute alarm setting in the The range that can be set is 0 to 5 (
3 to 0	_	_	R/W	1-unit of minute alarm setting in the The range that can be set is 0 to 9 (

The range of hour alarm that can be set is 00 to 23 (decimal). Errant operation will result other value is set.

The ENB bit in RHRAR is initialized by a power-on reset, and it is not initialized by m and standby mode. The remaining RHRAR fields are not initialized by a power-on reset reset, or in standby mode.

	Bit	Bit Name	Initial Value	R/W	Description
	7	ENB	0	R/W	Hour Alarm Enable
					Specifies whether to compare RHRCN RHRAR to generate a second alarm.
					0: Not compared
					1: Compared
_	6	_	0	R	Reserved
					This bit is always read as 0. The write should always be 0.
	5, 4	_	_	R/W	10-unit of hour alarm setting in the BC The range that can be set is 0 to 2 (de

R/W

1-unit of hour alarm setting in the BCE The range that can be set is 0 to 9 (de

3 to 0

The range of day of the week alarm that can be set is 0 to 6 (decimal). Errant operation if any other value is set.

The ENB bit in RWKAR is initialized by a power-on reset, and it is not initialized by and standby mode. The remaining RWKAR fields are not initialized by a power-on remanual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Descri	ption
7	ENB	0	R/W	Day of	Week Alarm Enable
					es whether to compare RWK0 R to generate a second alarm
				0: Not	compared
				1: Com	pared
6 to 3	_	0	R	Reserv	ed
					bits are always read as 0. The always be 0.
2 to 0	_	_	R/W	Day of	Week Alarm Code
				The rar	nge that can be set is 0 to 6 (c
				Code	Day of the Week
				0:	Sunday
				1:	Monday
				2:	Tuesday
				3:	Wednesday
				4:	Thursday
				5:	Friday
				6:	Saturday

Rev. 2.00, 09/03, page

The range of date alarm that can be set is 01 to 31 (decimal). Errant operation will resu other value is set. The RDAYCNT range that can be set changes with some months and years. Please confirm the correct setting.

The ENB bit in RDAYAR is initialized by a power-on reset, and it is not initialized by reset and standby mode. The remaining RDAYAR fields are not initialized by a power-manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	ENB	0	R/W	Date Alarm Enable
				Specifies whether to compare RDAYC RDAYAR to generate a second alarm.
				0: Not compared
				1: Compared
6	_	0	R	Reserved
				This bit is always read as 0. The write should always be 0.
5, 4	_	_	R/W	10-unit of date alarm setting in the BC

R/W

The range that can be set is 0 to 3 (de

1-unit of date alarm setting in the BCD. The range that can be set is 0 to 9 (de

3 to 0

The range of month alarm that can be set is 01 to 12 (decimal). Errant operation will rother value is set.

The ENB bit in RMONAR is initialized by a power-on reset, and it is not initialized by reset and standby mode. The remaining RMONAR fields are not initialized by a power manual reset, or in standby mode.

R/W

R/W

**Initial Value** 

0

Bit

3 to 0

7

**Bit Name** 

**ENB** 

**Description** 

Month Alarm Enable

1-unit of month alarm setting in the E

The range that can be set is 0 to 9 (c

Rev. 2.00, 09/03, page

				Specifies whether to compare RMON RMONAR to generate a second alarm
				0: Not compared
				1: Compared
6, 5	_	0	R	Reserved
				These bits are always read as 0. The should always be 0.
4	_	_	R/W	10-unit of month alarm setting in the The range that can be set is 0 to 1 (c

R/W

The range of year alarm that can be set is 0000 to 9999 (decimal). Errant operation will any other value is set.

The RYRAR contents are not initialized by a power-on reset or manual reset, or in stan

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	_	_	R/W	1000-unit of year alarm setting in the E The range that can be set is 0 to 9 (de
11 to 8	_	_	R/W	100-unit of year alarm setting in the Bo The range that can be set is 0 to 9 (de
7 to 4	_	_	R/W	10-unit of year alarm setting in the BC The range that can be set is 0 to 9 (de
3 to 0	_	_	R/W	1-unit of year alarm setting in the BCD The range that can be set is 0 to 9 (de

				RSECCNT is read during a carry occ R64CNT or RSECCNT. A count regis read at this time cannot be guarantee read is required.
				0: No carry by R64CNT or RSECCN [Clearing condition] When 0 is writ
				1: [Setting condition] When R64CNT RSECCNT is read during a carry of R64CNT or RSECCNT, or 1 is write.
6, 5	_	0	R	Reserved
				These bits are always read as 0. The should always be 0.
4	CIE	0	R/W	Carry Interrupt Enable Flag
				When the carry flag (CF) is set to 1, the enables interrupts.
				0: A carry interrupt is not generated value flag is set to 1
				1: A carry interrupt is generated when is set to 1
3	AIE	0	R/W	Alarm Interrupt Enable Flag
				When the alarm flag (AF) is set to 1, enables interrupts.
				0: An alarm interrupt is not generated AF flag is set to 1
				1: An alarm interrupt is generated wh flag is set to 1

**Initial Value** 

Undefined

Bit

7

**Bit Name** 

CF

R/W

R/W

Description

Status flag that indicates that a carry occurred. CF is set to 1 when R64CN

Carry Flag

time. This flag is cleared to 0 when 0
but holds the previous value when 1 is
0: Clock/calendar and alarm register h

Clock/calendar and alarm register h matched.
[Clearing condition] When 0 is written

1: [Setting condition] Clock/calendar a register have matched (only registe bit and YAEN bit is 1)

# 15.3.17 RTC Control Register 2 (RCR2)

The RTC control register 2 (RCR2) is an 8-bit readable/writable register for periodic in control, 30-second adjustment ADJ, divider circuit RESET, and RTC count start/stop c initialized to H'09 by a power-on reset. It is initialized except for RTCEN and START manual reset. It is not initialized in standby mode, and retains its contents.

Bit	Bit Name	Initial Value	R/W	Description
7	PEF	0	R/W	Periodic Interrupt Flag
				Indicates interrupt generation with the designated by the PES2 to PES0 bits. to 1, PEF generates periodic interrupts
				O: Interrupts not generated with the pedesignated by the PES bits. [Clearing condition] When 0 is written.
				[Setting condition] When interrupts a generated with the period designate PES bits or 1 is written to PEF

				1 3
				second
				110: Periodic interrupt generated even
				111: Periodic interrupt generated even
3	RTCEN	1	R/W	Controls the operation of the crystal the RTC.
				0: Halts the crystal oscillator for the I
				1: Runs the crystal oscillator for the
2	ADJ	0	R/W	30 Second Adjustment
				When 1 is written to the ADJ bit, tim seconds or less will be rounded to 0 and 30 seconds or more to 1 minute circuit will be simultaneously reset. Talways read as 0.
				0: Runs normally.
				1: 30-second adjustment.
1	RESET	0	R/W	Reset
				When 1 is written, initializes the dividing (RTC prescaler and R64CNT). This read as 0.
				0: Runs normally.
				1: Divider circuit is reset.

011: Periodic interrupt generated eve

100: Periodic interrupt generated even

101: Periodic interrupt generated even

second

second

Rev. 2.00, 09/03, pag

# 15.3.18 RTC Control Register 3 (RCR3)

The RTC control register 3 (RCR3) is an 8-bit readable/writable register that controls to comparison between the BCD-coded year section counter RYRCNT of the RTC and the alarm register RYRAR.

Bit	Bit Name	Initial Value	R/W	Description
7	YAEN	0	R/W	Year Alarm Enable
				When this bit is set to 1, the year alarr (RYRAR) is compared with the year of (RYRCNT). For alarm registers RSEC RMINAR, RHRAR, RWKAR, RDAYAR RMONAR, a comparison with the corr counter value is performed for those whit is set to 1, and for RCR3, a compare performed when this bit is set to 1. If a match, an RTC alarm interrupt is general.
6 to 0	_	0	R	Reserved
				These bits are always read as 0. The should always be 0.

Figure 15.2 shows how to set the time when the clock is stopped.




Figure 15.2 Setting Time




Figure 15.3 Reading the Time

When the clock and alarm times match, 1 is set in the AF bit in RCR1. Alarm detection checked by reading this bit, but normally it is done by interrupt. If 1 is placed in the ARCR1, an interrupt is generated when an alarm occurs.





Figure 15.4 Using the Alarm Function



- Notes: 1. Select either the C_{in} or C_{out} side for frequency adjustment variable capacitor according to requirements such as frequency range, stability, etc.
  - 2. Built-in resistance value  $R_f$  (Typ value) = 10 M $\Omega$ ,  $R_D$  (Typ value) = 400 k $\Omega$
  - C_{in} and C_{out} values include stray capacitance due to the wiring. Take care when using a ground plane.
  - The crystal oscillation settling time depends on the mounted circuit constants, stray capacitance, etc., and should be decided after consultation with the crystal resonator manufacturer.
  - Place the crystal resonator and load capacitors C_{in} and C_{out} as close as possible to the chip.
     (Correct oscillation may not be possible if there is externally induced noise in the EXTAL2 and XTAL2 pins.)
  - Ensure that the crystal resonator connection pin (EXTAL2, XTAL2) wiring is routed as far away as possible from other power lines (except GND) and signal lines.

Figure 15.5 Example of Crystal Oscillator Circuit Connection

Rev. 2.00, 09/03, page 372 of 690

The RTC count must be halted before writing to any of the above registers.

## 15.5.2 Use of Realtime Clock (RTC) Periodic Interrupts

The method of using the periodic interrupt function is shown in figure 15.6.

A periodic interrupt can be generated periodically at the interval set by the periodic in interval bits (PES0 to PES2) in RCR2. When the time set by the PES0 to PES2 bits hat the PEF bit is set to 1.

The PEF is cleared to 0 upon periodic interrupt generation when the periodic interrupt (PES0 to PES2) is set. Periodic interrupt generation can be confirmed by reading this normally the interrupt function is used.




Figure 15.6 Using Periodic Interrupt Function

# 15.5.3 Standby Mode after Register Setting

If the standby mode is entered after the RTC registers are set, the time cannot be coun correctly. After setting the registers, wait for 2 RTC clock cycles or longer before the mode is entered.

Rev. 2.00, 09/03, page

and continuous communication.

## 16.1 Features

Asynchronous mode

Serial data communication is executed using an asynchronous system in which synchronization is achieved character by character. Serial data communication can out with standard asynchronous communication chips such as a Universal Asynchronous

Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapte

There is a choice of eight serial data communication formats.

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even/odd/none
- LSB-first transfer
- Receive error detection: Parity, framing, and overrun errors
- Break detection: If a framing error is followed by at least one frame at the space level, a break is detected.
- Clock synchronous mode

Serial data communication is synchronized with a clock. Serial data communication carried out with other chips that have a synchronous communication function.

- Data length: 8 bits
- LSB-first transfer
- Full-duplex communication capability

The transmitter and receiver are independent units, enabling transmission and receiperformed simultaneously.

The transmitter and receiver both have a 64-stage FIFO buffer structure, enabling

continuous serial data transmission and reception.

- On-chip baud rate generator allows any bit rate to be selected.
- Choice of serial clock source: internal clock from baud rate generator or external c SCK pin.
- Six interrupt sources in asynchronous mode

Rev. 2.00, 09/03, pag



- On-chip modern control functions (C13 and K13)
- On-chip transmit-data-stop functions (only in asynchronous mode)
- When not in use, the SCIF can be stopped by halting its clock supply to reduce pow consumption.
- The amount of data in the transmit/receive FIFO registers and the number of receive the receive data in the receive FIFO register can be ascertained.

Rev. 2.00, 09/03, page 376 of 690




Figure 16.1 Block Diagram of SCIF

Modem control	CTS0	CTS	Input	Transmission
Modem control	RTS0	RTS	Output	Transmit requ
Serial clock	SCK2	SCK	Input/output	Clock input/ou
Receive data	RxD2	RxD*2	Input	Receive data
Transmit data	TxD2	TxD*2	Output	Transmit data
Modem control	CTS2	CTS	Input	Transmission
Modem control	RTS2	RTS	Output	Transmit requ

TxD0

TxD*2

Transmit data

Output

- Notes: 1. The pins are collectively called SCK, RxD, TxD, CTS, and RTS without char in the following descriptions. 2. These pins are made to function as serial pins by setting SCIF operation wit
  - and RE bits in SCSCR.

Transmit data

2

- Serial collifor register o (SCSCK_0) Transmit data stop register 0 (SCTDSR_0)

- FIFO error count register 0 (SCFER 0)
- Serial status register 0 (SCSSR 0)
- FIFO control register 0 (SCFCR 0)
- FIFO data count register 0 (SCFDR 0)
- Transmit FIFO data register 0 (SCFTDR 0)
- Receive FIFO data register 0 (SCFRDR_0)
- 2. Channel 2
  - Serial mode register 2 (SCSMR_2)
  - Bit rate register 2 (SCBRR_2)
- Serial control register 2 (SCSCR_2) Transmit data stop register 2 (SCTDSR_2)
- FIFO error count register 2 (SCFER_2)
- Serial status register 2 (SCSSR_2)
- FIFO control register 2 (SCFCR_2)
- FIFO data count register 2 (SCFDR_2)
- Transmit FIFO data register 2 (SCFTDR_2)
- Receive FIFO data register 2 (SCFRDR_2)

#### 16.3.2 Receive FIFO Data Register (SCFRDR)

SCFRDR is a 64-stage 8-bit FIFO register that stores received serial data.

When the SCIF has received one byte of serial data, it transfers the received data from SCFRDR where it is stored, and completes the receive operation. SCRSR is then enable reception, and consecutive receive operations can be performed until the receive FIFO register is full (64 data bytes).

SCFRDR is a read-only register, and cannot be written to by the CPU.

If a read is performed when there is no receive data in the receive FIFO data register, at value will be returned. When the receive FIFO data register is full of receive data, subsequiple data is lost.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SCFRD7 to SCFRD0	Undefined	R	Serial Receive Data FIFO

## 16.3.3 Transmit Shift Register (SCTSR)

SCTSR is the register used to transmit serial data.

To perform serial data transmission, the SCIF first transfers transmit data from SCFTD SCTSR, then sends the data sequentially to the TxD pin starting with the LSB (bit 0).

When transmission of one byte is completed, the next transmit data is transferred from to SCTSR, and transmission is started automatically.

SCTSR cannot be directly read or written to by the CPU.

Rev. 2.00, 09/03, page 380 of 690

written in this case is ignored.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	SCFTD7 to SCFTD0	Undefined	W	Serial Transmit Data FIFO

# 16.3.5 Serial Mode Register (SCSMR)

SCSMR is a 16-bit readable/writable register used to set the SCIF's serial transfer for select the baud rate generator clock source and the sampling rate.

				010: Sampling rate 1/11
				011: Sampling rate 1/13
				100: Sampling rate 1/29
				101: Setting prohibited
				110: Setting prohibited
				111: Setting prohibited
7	C/A	0	R/W	Communication Mode
				Selects whether the SCI operates in the asyn or clock synchronous mode.
				0: Asynchronous mode
				1: Clock synchronous mode
6	CHR	0	R/W	Character Length

001: Sampling rate 1/5

Selects seven or eight bits as the data length This setting is only valid in asynchronous modelock synchronous mode, the data length is a eight bits, regardless of the CHR setting.

Note: *When the 7-bit data is selected, the M 7) in the transmit FIFO data register (

is not transmitted.

Rev. 2.00, 09/03, page 382 of 690



0: 8-bit data 1: 7-bit data*

				1: Parity bit addition and checking enabled*
				Note: *When the PE bit is set to 1, the parity odd) specified by the O/E bit is adde transmit data before transmission. In the parity bit is checked for the parity odd) specified by the O/E bit.
4	O/E	0	R/W	Parity Mode
				Selects either even or odd parity for use in paddition and checking. The O/E bit setting is when the PE bit is set to 1, enabling parity band checking. The O/E bit setting is invalid addition and checking is disabled in asynchrolock synchronous mode.

0: Even parity*1

1: Odd parity*2

Notes: 1. When even parity is set, parity b performed in transmission so that number of 1-bits in the transmit of plus the parity bit is even. In rece

> check is performed to see if the number of 1-bits in the receive c plus the parity bit is even. 2. When odd parity is set, parity bit performed in transmission so that number of 1-bits in the transmit of

plus the parity bit is odd. In recep check is performed to see if the number of 1-bits in the receive c plus the parity bit is odd.

stop bits are not added.
0: One stop bit*1
1: Two stop bits*2
Notes: 1. In transmission, a single 1-bit (sto added to the end of a transmit chabefore it is sent.
<ol> <li>In transmission, two 1-bits (stop be added to the end of a transmit chabefore it is sent.</li> </ol>

R

0

1 0	CKS1 CKS0	0	R/W	Clock Select
			R/W	Select the clock source for the on-chip baud r generator.
				00: Рф
				01: Pφ/4
				10: Pφ/16
				11· Ph/64

Reserved

always be 0.

This bit is always read as 0. The write value s

Note: When the clock synchronous mode is selected (C/A bit = 1), the bits other than C CKS0 bits are all fixed to 0.

Rev. 2.00, 09/03, page 384 of 690

2

11	TSIE	0	R/W	Transmit Data Stop Interrupt Enable
				Enables or disables generation of a transmit interrupt when the TSE bit in SCFCR is enal TSF flag in SCSSR is set to 1.
				0: Transmit-data-stop interrupt disabled*
				1: Transmit-data-stop interrupt enabled
				Note: *The interrupt request is cleared by cl TSF flag to 0 after reading 1 from it of the TSIE bit to 0.
10	ERIE	0	R/W	Receive Error Interrupt Enable
				Enables or disables generation of a receive- (framing or parity error) interrupt when the E SCSSR is set to 1.
				0: Receive-error interrupt disabled*
				1: Receive-error interrupt enabled
				Note: *The interrupt request is cleared by cl ER flag to 0 after reading 1 from it or ERIE bit to 0.

always be 0.

8	DRIE	0	R/W	Receive Data Ready Interrupt Enable
				Enables or disables generation of a receive-d interrupt when the DR flag in SCSSR is set to
				0: Receive-data-ready interrupt disabled*
				1: Receive-data-ready interrupt enabled
				Note: *The interrupt request is cleared by cle DR flag to 0 after reading 1 from it or of DRIE bit to 0.
7	TIE	0	R/W	Transmit Interrupt Enable
				Enables or disables generation of a transmit- empty interrupt request when the TDFE flag i set to 1.
				<ol> <li>Transmit-FIFO-data-empty interrupt requed disabled*</li> </ol>
				1: Transmit-FIFO-data-empty interrupt reque
				Note: *The interrupt request is cleared by writransmit data exceeding the transmit to number to SCFTDR, reading 1 from the flag, then clearing it to 0, or clearing the 0.
6	RIE	0	R/W	Receive Interrupt Enable
				Enables or disables generation of a receive-F full interrupt request when the RDF flag in SC to 1.
				0: Receive-FIFO-data-full interrupt request dis
				1: Receive-FIFO-data-full interrupt request er
				Note: *The interrupt requests is cleared by re from the RDF flag, then clearing the fl clearing the RIE bit to 0.

the BRIE bit to 0.

Rev. 2.00, 09/03, page 386 of 690

4	RE	0	R/W	Receive Enable
				Enables or disables the start of serial recept SCIF.
				0: Reception disabled*1
				1: Reception enabled*2
				Notes: 1. Clearing the RE bit to 0 does not DR, ER, BRK, RDF, FER, PER, flags, which retain their state.
				<ol><li>The serial mode register (SCSM control register (SCFCR) settings</li></ol>

always be 0.

the transmit format decided, and the FIFO reset, before the TE bit is set to

made, the receive format decide receive FIFO reset, before the R

These bits are always read as 0. The write v

3, 2 — 0 R Reserved

output* '

10: External clock/SCK pin functions as clock

11: External clock/SCK pin functions as clock When data is sampled by the on-chip baud ra

generator, set bits CKE1 and CKE0 to B'00 (i clock/SCK pin functions as input pin (input signored)).

When using the SCK pin as a port, set bits Cl CKE0 to B'00.

CKE0 to B'00.

Notes: 1. In synchronous mode, a clock with frequency equal to the bit rate is considered.
2. In asynchronous mode, a clock with sampling rate should be input. For

when the sampling rate is 1/16, a frequency of 8 times the bit rate s input. When an external clock is r bits CKE1 and CKE0 to B'00 or B

	0	R	•
	0	R	When all 64 bytes of receive data in SCFRD parity errors, the PER5 to PER0 bits indicate Reserved
-	0	R	Reserved
			These bits are always read as 0. The write valways be 0.
ER5	0	R	Framing Error Count
ER0			Indicates the number of data, in which framiliare generated, in receive data stored in the FIFO data register (SCFRDR) in asynchronic
			After setting the ER bit in SCSSR, the value 0 indicates the number of framing error generation.
			When all 64 bytes of receive data in SCFRD framing errors, the FER5 to FER0 bits indicate

always be 0.

Parity Error Count

Indicates the number of data, in which parity

generated, in receive data stored in the receidata register (SCFRDR) in asynchronous m

R

13 to 8

PER5

PER0

to

0

1: An over	rrun error occurred during reception
[Setting co	ondition]
When seri	ial reception is completed while rece II
Notes: 1.	The ORER flag is not affected and its previous state when the RE bit SCSCR is cleared to 0.
2.	The receive data prior to the over is retained in SCFRDR, and the d received subsequently is lost. Ser reception cannot be continued who ORER flag is set to 1.

Rev. 2.00, 09/03, page 390 of 690

BIT

9

15 to 10

name

**ORER** 

value

0

0

K/W

R/(W)*

R

Description

Overrun Error

reception.

should always be 0.

successfully*1
[Clearing conditions]

These bits are always read as 0. The write va

Indicates that an overrun error occurred durin

This bit is only valid in asynchronous mode.

0: Reception in progress, or reception has en

Power-on reset or manual reset

When 0 is written to ORER after reading 0

Reserved



7	ER	0	R/(W)*	Receive Error
				Indicates that a framing error or parity error occurr reception in asynchronous mode.*1
				0: No framing error or parity error occurred during
				[Clearing conditions]
				Power-on reset or manual reset
				• When 0 is written to ER after reading ER = 1
				1: A framing error or parity error occurred during r
				[Setting conditions]
				When the SCIF checks whether the stop bit at
				of the receive data is 1 when reception ends, a stop bit is $0^{*2}$
				When, in reception, the number of 1-bits in the
				data plus the parity bit does not match the par
				(even or odd) specified by the O/E bit in SCSN
				Notes: 1. The ER flag is not affected and retains previous state when the RE bit in SCS cleared to 0. When a receive error occ receive data is still transferred to SCFI reception continues.  The FER and PER bits in SCSSR can to determine whether there is a receive the data read from SCFRDR.
				<ol><li>When the stop length is two bits, only stop bit is checked for a value of 1; the stop bit is not checked.</li></ol>
				•

When 0 is written to TSF after reading TSF = 1: Number of transmit data matches the value of S

				1: Transmission has been ended [Setting condition] When there is no transmit data in SCFTDR on transof a 1-byte serial transmit character
5	TDFE	1	R/(W)*	Transmit FIFO Data Empty
				Indicates that data has been transferred from SCF SCTSR, the number of data bytes in SCFTDR has or below the transmit trigger data number set by bit TTRG1 and TTRG0 in the FIFO control register (SC and new transmit data can be written to SCFTDR.
				0: A number of transmit data bytes exceeding the to trigger set number have been written to SCFTDF
				[Clearing condition]
				When transmit data exceeding the transmit trigger number is written to SCFTDR, and 0 is written to Tafter reading TDFE = 1

[Setting conditions]

- Power-on reset or manual reset

- When the number of SCFTDR transmit data by
- to or below the transmit trigger set number as tl of a transmit operation*1 Note: 1. As SCFTDR is a 64-byte FIFO register, th

maximum number of bytes that can be wr when TDFE = 1 is 64 - (transmit trigger se number). Data written in excess of this wil ignored. The number of data bytes in SCF

1: The number of transmit data bytes in SCFTDR of exceed the transmit trigger set number

indicated by SCFDR.

			<ol> <li>A break signal has been received*1</li> <li>[Setting condition]</li> <li>When data with a framing error is received, follow space 0 level (low level) for at least one frame len</li> <li>Note: 1. When a break is detected, the receive</li> </ol>
			(H'00) following detection is not transfe SCFRDR. When the break ends and the signal returns to mark 1, receive data to resumed.
FER	. 0	R	Framing Error
			Indicates a framing error in the data read from SC asynchronous mode.
			<ol> <li>There is no framing error in the receive data rea SCFRDR</li> </ol>

[Clearing conditions]

SCFRDR
[Setting condition]

· Power-on reset or manual reset

When there is no framing error in SCFRDR re
1: There is a framing error in the receive data read

When there is a framing error in SCFRDR read da

3

RENESAS

- When there is no parity error in SCFRDR read 1: There is a parity error in the receive data read from SCFRDR [Setting condition] When there is a parity error in SCFRDR read data 1 R/(W)* **RDF** O Receive FIFO Data Full Indicates that the received data has been transferred SCRSR to SCFRDR, and the number of receive da in SCFRDR is equal to or greater than the receive number set by bits RTRG1 and RTRG0 in the FIFC register (SCFCR). The number of receive data bytes in SCFRDR is
  - - [Clearing conditions]
      - Power-on reset or manual reset

than the receive trigger set number

number of receive data bytes*1

- When SCFRDR is read until the number of rece
  - bytes in SCFRDR falls below the receive trigge number, and 0 is written to RDF after reading R

1: The number of receive data bytes in SCFRDR is or greater than the receive trigger set number

When SCFRDR contains at least the receive trigge

Note: 1. SCFRDR is a 64-byte FIFO register. Whe

1, at least the receive trigger set number of bytes can be read. If data is read when S0 is empty, an undefined value will be return number of receive data bytes in SCFRDR indicated by the lower bits of SCFDR.

[Setting condition]

Rev. 2.00, 09/03, page 394 of 690

- Power-on reset or manual reset
- When all the receive data in SCFRDR has
- read, and 0 is written to DR after reading

  1: No further receive data has arrived
- [Setting condition]

When SCFRDR contains fewer than the received at a bytes and no furt will arrive.* 

Note: 1. The DR bit is set 15 etu after the la

received at a sampling rate of 1/16 of the setting of the sampling contr SCSMR.

etu: Elementary time unit (time for one bit)

Note: *Only 0 can be written for clearing the flags.

# 16.3.9 Bit Rate Register (SCBRR)

SCBRR is an 8-bit readable/writable register that sets the serial transfer bit rate in acc

7 to 0 SCBR to SCBR	7 H'FF )	R/W	Bit Rate Setting	

the baud rate generator operating clock selected by bits CKS1 and CKS0 in SCSMR.

The SCBRR setting is found from the following equation.



3. When sampling rate is 1/11

$$N = \frac{P\phi}{22 \times 2^{2n-1} \times B} \times 10^6 - 1$$

4. When sampling rate is 1/13

$$N = \frac{P\phi}{26 \times 2^{2n-1} \times B} \times 10^6 - 1$$

5. When sampling rate is 1/29

$$N = \frac{P\phi}{58 \times 2^{2n-1} \times B} \times 10^6 - 1$$

# **Clock Synchronous Mode:**

$$N = \frac{P\phi}{4 \times 2^{2n-1} \times B} \times 10^6 - 1$$

Where B: Bit rate (bits/s)

> N: SCBRR setting for baud rate generator

> > Asynchronous mode:  $0 \le N \le 255$

Clock synchronous mode:  $1 \le N \le 255$ 

Pφ: Peripheral module operating frequency (MHz) n:

Baud rate generator input clock (n = 0 to 3)

(See the table below for the relation between n and the clock.)

			SCSMR Setting
n	Clock	CKS1	CKS0
0	Рф	0	0
1	Ρφ/4	0	1
2	Pφ/16	1	0
3	Pφ/64	1	1

Rev. 2.00, 09/03, page 396 of 690

3. When sampling rate is 1/11

Error (%) = 
$$\left(\frac{P\phi \times 10^6}{(1+N) \times B \times 22 \times 2^{2n-1}} - 1\right) \times 100$$

 $(1\pm N) \times D \times 10 \times 2$ 

4. When sampling rate is 1/13

Error (%) = 
$$\left(\frac{P\phi \times 10^6}{(1+N) \times B \times 26 \times 2^{2n-1}} - 1\right) \times 100$$

5. When sampling rate is 1/27

Error (%) = 
$$\left(\frac{P\phi \times 10^6}{(1+N) \times B \times 58 \times 2^{2n-1}} - 1\right) \times 100$$

				•
				This function is enabled only in asynchronous Since this function is not supported in clock's mode, clear this bit to 0 in clock synchronous
				0: Transmit data stop function disabled
				1: Transmit data stop function enabled
14	TCRST	0	R/W	Transmit Count Reset
				Clears the transmit count to 0. This bit is valid the transmit data stop function is used.
				0: Transmit count reset disabled*
				1: Transmit count reset enabled (clearing to 0
				Note:* The transmit count is reset (clearing to performed in power-on reset or manual)

Reserved

000: 63 001: 1 010: 8 011: 16 100: 32 101: 48 110: 54

always be 0.

RTS Output Active Trigger

These bits are always read as 0. The write va

The RTS signal goes high when the number of

data bytes in SCFRDR is equal to or greater

trigger set number shown in below.

 111: 60

0

0

0

0

RSTRG2

RSTRG1

RSTRG0

Rev. 2.00, 09/03, page 398 of 690

R

R/W

R/W

R/W

13 to 11 —

10

9

8

				FIFO data register (SCFTDR) falls to or below the set number shown in below.		
				00: 32 (32)		
				01: 16 (48)		
				10: 2 (62)		
				11: 0 (64)		
				Note: The values in parentheses are the number bytes in SCFTDR when the flag is set.		
3	MCE	0	R/W	Modem Control Enable		
				Enables modem control signals $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$ .		
				This setting is only valid in asynchronous mode.		
				0: Modem signal disabled*		
				1: Modem signal enabled		
				Note: * CTS is fixed at active 0 regardless of the invalue, and RTS is also fixed at 0.		

01: 16 10: 32 11: 48

Transmit FIFO Data Number Trigger

serial status register (SCSSR).

Set the number of remaining transmit data bytes the transmit FIFO data register empty (TDFE) flag

The TDFE flag is set when, as the result of a trans operation, the number of transmit data bytes in the

R/W

R/W

5

4

TTRG1

TTRG0

0

0

				Invalidates the receive data in the receive FIFO dat register and resets it to the empty state.
				0: Reset operation disabled*
				1: Reset operation enabled
				Note:* A reset operation is performed in the event of power-on reset or manual reset.
0	LOOP	0	R/W	Loopback Test
				Internally connects the transmit output pin (TxD) an receive input pin (RxD), and $\overline{\text{RTS}}$ pin and $\overline{\text{CTS}}$ pin, loopback testing.
				0: Loopback test disabled
				1: Loopback test enabled

R/W

RFRST

Receive FIFO Data Register Reset

dat

Rev. 2.00, 09/03, page 400 of 690

	T0	·		bytes in SCFTDR.		
				A value of H'00 means that there is no trans and a value of H'40 means that SCFTDR is transmit data.		
7	_	0	R	Reserved		
				This bit is always read as 0. The write value always be 0.		
6 to 0	R6 to R0	0	R	These bits show the number of receive data SCFRDR.		
				A value of H'00 means that there is no receinand a value of H'40 means that SCFRDR is receive data.		
16.3.12 Transmit Data Stop Register (SCTDSR)						
SCTDSR is an 8-bit readable/writable register that sets the number of transmit data by SCTDSR is valid only when the TSE bit in the FIFO control register (SCFCR) is enabled.						

Transmit operation is stopped when the number of data bytes set in SCTDSR is transr

setting value should be H'00 (one byte) to H'FF (256 bytes). This function is only enal asynchronous mode.

BIT

15

14 to 8

name

T6 to

value

0

0

K/W

R

R

Description

This bit is always read as 0. The write value

These bits show the number of untransmitte

Reserved

SCTDSR is initialized to H'FF.

RENESAS

overhead and enabling fast, continuous communication to be performed.

## 16.4.2 Asynchronous Mode

The transfer format is selected using the serial mode register (SCSMR), as shown in tal The SCIF clock source is determined by the CKE1 and CKE0 bits in the serial control (SCSCR).

- Data length: Choice of seven or eight bits
- Choice of parity addition and addition of one or two stop bits (the combination of the
  parameters determines the transfer format and character length)

Detection of framing errors, parity errors, overrun errors, receive-FIFO-data-full sta

- data-ready state, and breaks, during reception
- Indication of the number of data bytes stored in the transmit and receive FIFO regis
- Choice of internal or external clock as the SCIF clock source
  - When internal clock is selected: the SCIF operates on the baud rate generator cl
  - When external clock is selected: A clock must be input according to the samplir example, when the sampling rate is 1/16, a clock with a frequency of 8 times the must be input (the on-chip baud rate generator is not used.)

Rev. 2.00, 09/03, page 402 of 690

1	0	0	7-bit data No
		1	
	1	0	Yes
	•		. 33
		1	

		1	S	7-bit data
	-			
	1	0	S	7-bit data
		1	S	7-bit data
			,	
S:	Start b	it		
STOP	Stop b	it		
P:				

4

5

8-bit data

8-bit data

8-bit data

8-bit data

7-bit data

6

7

8

9

STOP

STOP STOP

10

STOP

STOP

Р

Р

STOP

STOP

PΕ

0

1

0

CHR

0

1

STOP

0

1

0

1

0

1

S

S

S

S

S

2

3

### 3. Data Transfer Operations

### a. SCIF Initialization

Before transmitting and receiving data, it is necessary to clear the TE and RE bits in S then initialize the SCIF as described below.

When the transfer format, etc., is changed, the TE and RE bits must be cleared to 0 be

the change using the following procedure. When the TE bit is cleared to 0, the transm register (SCTSR) is initialized. Note that clearing the TE and RE bits to 0 does not change contents of SCSSR, SCFTDR, or SCFRDR. The TE bit should be cleared to 0 after all data has been sent and the TEND bit in SCSSR has been set to 1. Clearing to 0 can also performed during transmission, but the data being transmitted will go to the high-imperature the clearance. Before setting TE to 1 again to start transmission, the TFRST bit is should first be set to 1 to reset SCFTDR.

When an external clock is used, the clock should not be stopped during operation, incinitialization, since operation will be unreliable in this case.

Rev. 2.00, 09/03, pag





Figure 16.2 Sample SCIF Initialization Flowchart



Read the serial status register (SCSSR) and check that the TDFE flag is set to 1, then wri transmit data to SCFTDR, read 1 from the TI flag, then clear the flag to 0.

The number of data bytes that can be written 64 - (transmit trigger set number).

write data to SCFTDR, and then clear the TD

[2] Serial transmission continuation procedure: To continue serial transmission, read 1 from TDFE flag to confirm that writing is possible,

- bit to 0. [3] Break output at the end of serial transmission To output a break in serial transmission, set port SC data register (SCPDR) and port SC
  - control register (SCPCR), then clear the TE I SCSCR to 0. In steps 1 and 2, it is possible to ascertain th number of data bytes that can be written from number of transmit data bytes in SCFTDR indicated by the upper 8 bits of SCFDR.

Figure 16.3 Sample Serial Transmission Flowchart

indiffice of dansing data bytes in SCLIDK fails to of below the dansing digger hun the FIFO control register (SCFCR), the TDFE flag is set. If the TIE bit in SCSCR is

this time, a transmit-FIFO-data-empty interrupt (TXI) request is generated.

When the transmit data stop function is used and the number of data bytes set in the data stop register (SCTDSR) is matched, transmit operation is stopped, and the TSF serial status register (SCSSR) is set. If the TSIE bit in the serial control register (SC to 1, a transmit-data-stop-interrupt (TDI) request is generated. The vectors of transr

- The serial transmit data is sent from the TxD pin in the following order.
- b. Transmit data: 8-bit or 7-bit data is output in LSB-first order.

data-empty and transmit-data-stop interrupts are the same.

the line goes to the mark state in which 1 is output.

a. Start bit: One 0-bit is output.

- c. Parity bit: One parity bit (even or odd parity) is output.
- d. A format in which a parity bit is not output can also be selected.
- e. Stop bit(s): One or two 1-bits (stop bits) are output.
- sent.

f. Mark state: 1 is output continuously until the start bit that starts the next transmi

3. The SCIF checks the SCFTDR transmit data at the timing for sending the stop bit. I present, the data is transferred from SCFTDR to SCTSR, the stop bit is sent, and the transmission of the next frame is started. If there is no transmit data, the TEND flag in SCSSR is set to 1, the stop bit is sent,

Rev. 2.00, 09/03, page 408 of 690






Figure 16.4 Example of Transmit Operation (Example with 8-Bit Data, Parity, One Stop Bit)

# • Transmit Data Stop Function

When a value in the SCTDSR register is matched with the number of transmit data by function stops the transmit operation. Interrupts can be generated and the DMAC can by setting the TSIE bit (interrupt enable bit).

Figure 16.5 shows an example of operation for the transmit data stop function.




Figure 16.5 Example of Transmit Data Stop Function




Figure 16.6 Transmit Data Stop Function Flowchart




Figure 16.7 Sample Serial Reception Flowchart (1)




Figure 16.8 Sample Serial Reception Flowchart (2)

- a. Stop bit check: the SCIF checks whether the stop bit is 1. If there are two stop first is checked.
- b. The SCIF checks whether receive data can be transferred from the receive shif (SCRSR) to SCFRDR.
- c. Break check: the SCIF checks that the BRK flag is 0, indicating that the break

If all the above checks are passed, the receive data is stored in SCFRDR.

Reception continues when a receive error (a framing error or parity error) occur

4. If the RIE bit in SCSCR is set to 1 when the RDF flag changes to 1, a receive-FIF6 interrupt (RXI) request is generated.

If the ERIE bit in SCSCR is set to 1 when the ER flag changes to 1, a receive-erro (ERI) request is generated.

If the BRIE bit in SCSCR is set to 1 when the BRK flag changes to 1, a break rece interrupt (BRI) request is generated.

If the DRIE bit in SCSCR is set to 1 when the DR flag changes to 1, a receive-data

interrupt (DRI) request is generated. The vectors of receive-FIFO-data-full and receive-data-ready interrupts are the sar vectors of receive-error and break reception interrupts are the same.





Figure 16.9 Example of SCIF Receive Operation (Example with 8-Bit Data, Parity, One Stop Bit)

## • Modem Function

When using a modem function, transmission can be stopped and started again accordin  $\overline{CTS}$  input value. When the  $\overline{CTS}$  is set to 1 during transmission, the data enters a mark transmitting one frame. When  $\overline{CTS}$  is set to 0, the next transmit data is output starting v bit.

Figure 16.10 shows an example of operation for the  $\overline{\text{CTS}}$  control.






Figure 16.11 RTS Control Operation

# 16.4.4 Clock Synchronous Mode

64-stage FIFO buffers are provided for both transmission and reception, reducing the overhead and enabling fast, continuous communication to be performed.

The operating clock source is selected using the serial mode register (SCSMR). The S source is determined by the CKE1 and CKE0 bits in the serial control register (SCSC)

- Transmit/receive format: Fixed 8-bit data
- Indication of the number of data bytes stored in the transmit and receive FIFO reg
- Internal clock or external clock used as the SCIF clock source

When the internal clock is selected:

The SCIF operates on the baud rate generator clock and outputs a serial clock from When the external clock is selected:

The SCIF operates on the external clock input through the SCK pin.

Rev. 2.00, 09/03, pag

## Figure 16.12 Data Format in Clock Synchronous Communication

In clock synchronous serial communication, data on the communication line is output falling edge of the serial clock to the next falling edge. Data is guaranteed valid at the r of the serial clock.

In serial communication, each character is output starting with the LSB and ending with After the MSB is output, the communication line remains in the state of the MSB.

In clock synchronous mode, the SCIF receives data in synchronization with the rising eserial clock.

### 1. Data Transfer Format

A fixed 8-bit data format is used. No parity or multiprocessor bits are added.

### 2. Clock

An internal clock generated by the on-chip baud rate generator or an external clock inp the SCK pin can be selected as the serial clock for the SCIF, according to the setting of and CKE0 bits in SCSCR.

Eight serial clock pulses are output in the transfer of one character, and when no transmission/reception is performed, the clock is fixed high. However, when the operat reception only, the synchronous clock output continues while the RE bit is set to 1. To clock high every time one character is transferred, write to the transmit FIFO data regis (SCFTDR) the same number of dummy data bytes as the data bytes to be received and and RE bits to 1 at the same time to transmit the dummy data. When the specified numbytes are transmitted, the clock is fixed high.

# 3. Data Transfer Operations

a. SCIF Initialization:

Before transmitting and receiving data, it is necessary to clear the TE and RE bits in SC then initialize the SCIF as described below.

Rev. 2.00, 09/03, page 416 of 690

RENESAS




Figure 16.13 Sample SCIF Initialization Flowchart (1) (Transmission)




Figure 16.13 Sample SCIF Initialization Flowchart (2) (Reception)

RENESAS




Figure 16.13 Sample SCIF Initialization Flowchart (3) (Simultaneous Transmission and Reception)




Figure 16.14 Sample Serial Transmission Flowchart (1) (First Transmission after Initialization)




Figure 16.14 Sample Serial Transmission Flowchart (2) (Second and Subsequent Transmission)

Rev. 2.00, 09/03, pag




Figure 16.15 Sample Serial Reception Flowchart (1) (First Reception after Initialization)




Figure 16.15 Sample Serial Reception Flowchart (2) (Second and Subsequent Reception)

Rev. 2.00, 09/03, pag




Figure 16.16 Sample Simultaneous Serial Transmission and Reception Flowd (First Transfer after Initialization)




Figure 16.16 Sample Simultaneous Serial Transmission and Reception Flow (Second and Subsequent Transfer)

and receive-FIFO-data-full (RXI).

Table 16.4 shows the interrupt sources. The interrupt sources can be enabled or disable of the TIE, RIE, ERIE, BRIE, DRIE, and TSIE bits in SCSCR.

When the TDFE flag in SCSSR is set to 1, a TXI interrupt request is generated. When the flag in SCSSR is set to 1, a TDI interrupt request is generated. The DMAC can be active data transfer performed on generation of TXI and TDI interrupt requests. The DMAC r TXI and TDI are assigned to the same vector.

When the RDF flag in SCSSR is set to 1, an RXI interrupt request is generated. The DI be activated and data transfer performed on generation of an RXI interrupt request.

When using the DMAC for transmission/reception, set and enable the DMAC before m

in SCSSR is set to 1, a BRI interrupt request is generated. When the DR flag in SCSSR

settings. See section 8, Direct Memory Access Controller (DMAC), for details of the D setting procedure. When the ER flag in SCSSR is set to 1, an ERI interrupt request is generated. When the

a DRI interrupt request is generated. When the TSF flag in SCSSR is set to 1, a TDI interrupt request is generated. request is generated.

The vectors of TXI and TDI, ERI and BRI, and RXI and DRI are the same.

following procedure should be used for the DMAC activation.

The DMAC activation and interrupts cannot be generated simultaneously by the same s

- Set the interrupt enable bits (TIE and RIE) corresponding to the generated source t
- Mask the corresponding interrupt requests by using the interrupt mask register of t controller.

Rev. 2.00, 09/03, page 426 of 690

Notes: 1. The DMAC can be activated only by a receive-FIFO-data-full interrupt requ 2. The DMAC can be activated by a transmit-FIFO-data-empty (TDFE) or transmit-FIFO-data-empty stop (TSF) interrupt request. When the DMAC is activated by the TSF inter cleared by either of two cases listed below. (1) The TSF flag is read by the CPU.

See section 5, Exception Handling, for priorities and the relationship with non-SCIF in

(2) The transmit FIFO is full.

RENESAS

Rev. 2.00, 09/03, pag

continuous transmission.

number of transmit data bytes.

However, if the number of data bytes written in SCFTDR is equal to or less than the tra trigger number, the TDFE flag will be set to 1 again after being read as 1 and cleared to clearing should therefore be carried out when SCFTDR contains more than the transmi

The number of transmit data bytes in SCFTDR can be found from the 14 to 8 bits of the count register (SCFDR).

The RDF flag in the serial status register (SCSSR) is set when the number of receive dathe receive FIFO data register (SCFRDR) has become equal to or greater than the receive

## b. SCFRDR Reading and the RDF Flag:

number set by bits RTRG1 and RTRG0 in the FIFO control register (SCFCR). After R receive data equivalent to the trigger number can be read from SCFRDR, allowing efficient continuous reception.

However, if the number of data bytes in SCFRDR is still equal to or greater than the tri number after a read, the RDF flag will be set to 1 again if it is cleared to 0. RDF should be cleared to 0 after being read as 1 after all receive data has been read.

The number of receive data bytes in SCFRDR can be found from the 6 to 0 bits of the 1.

count register (SCFDR).

c. Break Detection and Processing:

Break signals can be detected by reading the RxD pin directly when a framing error (Fl detected. In the break state the input from the RxD pin consists of all 0s, so the FER flat the parity error flag (PER) may also be set.

Although the SCIF stops transferring receive data to SCFRDR after receiving a break, operation continues.

Rev. 2.00, 09/03, page 428 of 690

 $M = \left[ (0.5 - \frac{1}{2N}) - (L - 0.5)F - \frac{1}{N} - (1 + F) \right] \times 100\% \dots (1)$ M: Receive margin (%)

Ratio of clock frequency to bit rate (N = 16)N: Clock duty cycle (D = 0 to 1.0) D:

L: Frame length (L = 9 to 12)

Absolute deviation of clock frequency F:

From equation (1), if F = 0 and D = 0.5, the receive margin is 46.875%, as given by each of the second of the

This is a theoretical value. A reasonable margin to allow in system designs is 20% to 3

When 
$$D = 0.5$$
 and  $F = 0$ :

 $M = (0.5 - 1/(2 \times 16)) \times 100\% = 46.875\%$  .....(2)

Rev. 2.00, 09/03, pag

#### 7.1 reatures

- Conforms to the IrDA 1.0 system
- Asynchronous serial communication
  - Data length: 8 bits
  - Stop bit length: 1 bit
  - Parity bit: None
- On-chip 64-stage FIFO buffers for both transmit and receive operations
- On-chip baud rate generator with selectable bit rates
- Guard functions to protect the receiver during transmission
- Clock supply halted to reduce power consumption when not using the IrDA interface

Figure 17.1 shows a block diagram of the IrDA.




Figure 17.1 Block Diagram of IrDA

Note: Clock input from the serial clock pin cannot be set in IrDA mode.

## 17.3 Register Description

The IrDA has the following internal registers. For details on register addresses and registin each processing state, refer to section 24, List of Registers.

• IrDA mode register (SCSMR_Ir)

#### 17.3.1 IrDA Mode Register (SCSMR_Ir)

SCSMR_Ir is a 16-bit register that selects IrDA or SCIF mode and selects the IrDA out width.

This module operates as IrDA when the IRMOD bit is set to 1. When the IRMOD bit is 0, this module can also operate as an SCIF.

Rev. 2.00, 09/03, page 432 of 690

				clock (Pφ) to generate the IRCLK to be used for IrDA. IRCLK is obta follows:
				IRCLK = $1/(2N + 2) \times P\phi$
				N = Value set by ICK3 to ICK0
2	PSEL	0	R/W	Output Pulse Width Select
				PSEL selects an IrDA output puls is 3/16 of the bit length for 115 kb the bit length for the selected bau
				0: Pulse width is 3/16 of the bit le
				1: Pulse width is 3/16 of 115 kbps the baud rate selected by ICK3
1, 0	_	0	R	Reserved
				These bits are always read as 0. value should always be 0.
Example	2:			
P¢ clock	:: 14.7456 MF	łz		
IRCLK:	921.6 kHz (fi	xed)		

R/W

 $N \ge \frac{P\phi}{2 \times IRCLK} - 1 \ge 7$ 

Accordingly, N is 7.

N: Setting of ICK3 to ICK0  $(0 \le N \le 15)$ 

ICK3 to ICK0

0

6 to 3

Rev. 2.00, 09/03, pag

1: Operates as an IrDA

Output Pulse Division Ratio

Specifies the ratio for dividing the

The IrDA module modifies IrTx/IrRx transmit/receive data waveforms to satisfy the Irl specification for infrared communication.

In the IrDA 1.0 specification, communication is first performed at a speed of 9600 bps, communication speed is changed. However, the communication rate cannot be automatication this module, so the communication speed should be confirmed, and the appropriate this module by software.

#### 17.4.2 Transmitting

The waveforms of a serial output signal (UART frame) from the SCIF are modified and is converted into the IR frame serial output signal by the IrDA module, as shown in fig

When serial data is 0, a pulse of 3/16 the IR frame bit width is generated and output. We data is 1, no pulse is output.

Rev. 2.00, 09/03, page 434 of 690




Figure 17.2 Transmit/Receive Operation

## 17.4.4 Data Format Specification

The data format of UART frames used for IrDA communication must be specified by registers. The UART frame has eight data bits, no parity bit, and one stop bit.

IrDA communication is performed in asynchronous mode, and this mode must also be by the SCIF0 registers. The sampling rate must be set to 1/16.

The internal clock must be selected for the SCIF0 operation clock and the SCK0 pin r specified for the synchronizing clock output pin.

The IrDA communication rate is the same as the SCIF0 bit rate, which is specified by registers.

For details on SCIF0 registers, refer to section 16, Serial Communication Interface wi (SCIF).

Rev. 2.00, 09/03, pag

Automatic processing of USB standard commands for endpoint 0 (some command class/vendor commands require decoding and processing by firmware)

- Transfer speed: Full-speed
- Endpoint configuration:


Endnoint

Name	Abbreviation	Transfer Type	Packet Size	Capacity (Byte)	DMA
Endpoint 0	EP0s	Setup	8	8	_
	EP0i	Control-in	8	8	_
	EP0o	Control-out	8	8	_
Endpoint 1	EP1	Bulk-out	64	128	Possi
Endpoint 2	EP2	Bulk-in	64	128	Possi
Endpoint 3	EP3	Interrupt	8	8	_

Configuration 1 — Interface 0 — Alternate Setting 0 —

Maximum

FIEO Buffor



- and section 9.4.2, USB Clock Frequency Control Register (UCLKCR))
- Power-down mode

Power consumption can be reduced by stopping UDC internal clock when USB ca

disconnected

Automatic transition to/recovery from suspend state Can be connected to a Philips PDIUSBP11 Series transceiver or compatible produ

transceiver bypass mode (the XVEROFF bit in XVERCR is set to 1)

When using a compatible product, carry out evaluation and investigation with the manufacturer supplying the transceiver beforehand.

Power mode: Self-powered

- Endpoint




Figure 18.1 Block Diagram of USB

Rev. 2.00, 09/03, page 438 of 690

EXTAL	_USB	Input	USB clock input pin (external clock input/crystal resonator connect)
XTAL_I	USB	Output	USB clock pin (crystal resonator connect)
D+		I/O	USB internal transceiver D+
D-		I/O	USB internal transceiver D-
Vcc-US	SB	Input	Power supply for USB
Vss-US	SB	Input	Ground for USB
	product in When us	n internal trar ing a compat	ected to a Philips PDIUSBP11 Series transceiver or comnisceiver bypass mode (the XVEROFF bit in XVERCR is sible product, carry out evaluation and investigation with the graph that the transceiver beforehand.

Input pin to driver for D+ signal from receiver

Input pin to driver for D- signal from receiver

D+ transmit output pin to driver

D- transmit output pin to driver

USB cable connection monitor pin

Transceiver suspend state output pin

Driver output enable pin

**DPLS** 

**DMNS** 

**TXDPLS** 

**TXDMNS** 

**TXENL** 

**VBUS** 

SUSPND

Input

Input

Output

Output

Output

Output

Input

1

1

1

1

1

1

1 or

interrupt select register 1 (15K1)

- Interrupt enable register 0 (IER0)
- Interrupt enable register 1 (IER1)
- EP0i data register (EPDR0i)
- EP0o data register (EPDR0o)
- EP0s data register (EPDR0s)
  - EP1 data register (EPDR1)
- EP2 data register (EPDR2)
- EP3 data register (EPDR3)
- EP0o receive data size register (EPSZ0o)
- EP1 receive data size register (EPSZ1)
- Trigger register (TRG)
- Data status register (DASTS)
- FIFO clear register (FCLR)
- DMA transfer setting register (DMAR)
- Endpoint stall register (EPSTL)
- Transceiver control register (XVERCR)

U	LI II OLL	U	1 1	Li i i ii O i dii
				This bit is set when endpoint 1 receives one data successfully from the host, and holds a long as there is valid data in the FIFO buffer
				This is a status bit, and cannot be cleared.
5	EP2TR	0	R/W	EP2 Transfer Request
				This bit is set if there is no valid transmit dat buffer when an IN token for endpoint 2 is red the host. A NACK handshake is returned to data is written to the FIFO buffer and packet is enabled.
4	EP2EMPTY	1	R	EP2 FIFO Empty
				This bit is set when at least one of the dual of transmit FIFO buffers is ready for transmit downitten.
				This is a status bit, and cannot be cleared.
3	SETUPTS	0	R/W	Setup Command Receive Complete
				This bit is set to 1 when endpoint 0 receives a setup command requiring decoding on the side, and returns an ACK handshake to the
2	EP0oTS	0	R/W	EP0o Receive Complete
				This bit is set to 1 when endpoint 0 receives host successfully, stores the data in the FIF0 returns an ACK handshake to the host.
				Rev. 2.00, 09/03, pa

Bit

7

6

Bit Name

EP1FULL

BRST

Value

0

0

R/W

R/W

R

Description

the USB bus.

EP1 FIFO Full

This bit is set to 1 when a bus reset signal is

**Bus Reset** 

This bit is set when data is transmitted to the hendpoint 0 and an ACK handshake is returned

## 18.3.2 Interrupt Flag Register 1 (IFR1)

IFR1, together with interrupt flag register 0 (IFR0), indicates interrupt status information by the application. When an interrupt source is generated, the corresponding bit is set to interrupt request is sent to the CPU according to the combination with interrupt enable (IER1). Clearing is performed by writing 0 to the bit to be cleared, and 1 to the other bit to be cleared.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	0	R	Reserved
				These bits are always read as 0. The write val always be 0.
3	VBUSMN	0	R	This is a status bit which monitors the state of pin. This bit reflects the state of the VBUS pin.
2	EP3TR	0	R/W	EP3 Transfer Request
				This bit is set if there is no valid transmit data in buffer when an IN token for endpoint 3 is receif the host. A NACK handshake is returned to the data is written to the FIFO buffer and packet true is enabled.
1	EP3TS	0	R/W	EP3 Transmit Complete
				This bit is set when data is transmitted to the hendpoint 3 and an ACK handshake is returned
0	VBUS	0	R/W	USB Disconnection Detection
				When the function is connected to the USB bu disconnected from it, this bit is set to 1. The VI this module is used for detecting connection o disconnection.



6	EP1FULL	0	R/W	EP1 FIFO Full		
5	EP2TR	0	R/W	EP2 Transfer Request		
4	EP2EMPTY	0	R/W	EP2 FIFO Empty		
3	SETUPTS	0	R/W	Setup Command Receive (		
2	EP0oTS	0	R/W	EP0o Receive Complete		
1	EP0iTR	0	R/W	EP0i Transfer Request		
0	EP0iTS	0	R/W	EP0i Transmit Complete		
	18.3.4 Interrupt Select Register 1 (ISR1)					
ISR1	ISR1 selects the vector numbers of the interrupt requests indicated in interrupt flag reg					

R/W

**Bus Reset** 

# 1

0

7

**BRST** 

(IFR1). If the USB issues an interrupt request to the INTC when a bit in ISR1 is cleared interrupt corresponding to the bit will be USI0 (USB interrupt 0). If the USB issues ar request to the INTC when a bit in ISR1 is set to 1, the corresponding interrupt will be interrupt 1). If interrupts occur simultaneously, USIO has priority by default.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	3 —	0	R	Reserved
				These bits are always read as 0. The write should always be 0.
2	EP3TR	1	R/W	EP3 Transfer Request
1	EP3TS	1	R/W	EP3 Transmit Complete
0	VBUS	1	R/W	USB Bus Connect

6	EP1FULL	0	R/W	EP1 FIFO Full
5	EP2TR	0	R/W	EP2 Transfer Request
4	EP2EMPTY	1	R/W	EP2 FIFO Empty
3	SETUPTS	0	R/W	Setup Command Receive Complete
2	EP0oTS	0	R/W	EP0o Receive Complete
1	EP0iTR	0	R/W	EP0i Transfer Request
0	EP0iTS	0	R/W	EP0i Transmit Complete

## 18.3.6 Interrupt Enable Register 1 (IER1)

IER1 enables the interrupt requests of interrupt flag register 1 (IFR1). When an interrupt to 1 while the corresponding bit of each interrupt is set to 1, an interrupt request is sent CPU. The interrupt vector number is determined by the contents of interrupt select regis (ISR1).

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	_	0	R	Reserved
				These bits are always read as 0. The write should always be 0.
2	EP3TR	0	R/W	EP3 Transfer Request
1	EP3TS	0	R/W	EP3 Transmit Complete
0	VBUS	0	R/W	USB Bus Connect

7 to 0	D7 to D0	Undefined	W	Data register for control-in transfer

## 18.3.8 EP0o Data Register (EPDR0o)

EPDR00 is an 8-byte receive FIFO buffer for endpoint 0. EPDR00 holds endpoint 0 rother than setup commands. When data is received successfully, EP0oTS in interrupt 0 is set, and the number of receive bytes is indicated in the EP0o receive data size reg the data has been read, setting EP0oRDFN in the trigger register enables the next pack received. This FIFO buffer can be initialized by means of BP0oCLR in the FCLR register.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	Undefined	R	Data register for control-out transfe

## 18.3.9 EP0s Data Register (EPDR0s)

EPDR0s is an 8-byte FIFO buffer specifically for receiving endpoint 0 setup comman setup command to be processed by the application is received. When command data is successfully, the SETUPTS bit in interrupt flag register 0 is set.

overwritten with new data. If reception of the next command is started while the curre is being read, command reception has priority, the read by the application is forcibly sthe read data is invalid.

Bit E	Bit Name	Initial Value	R/W	Description
7 to 0 [	D7 to D0	Undefined	R	Data register for storing the setup the control-out transfer

As a latest setup command must be received in high priority, if data is left in this buffer

Rev. 2.00, 09/03, pag

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	Undefined	R	Data register for endpoint 1 transfer

## 18.3.11 EP2 Data Register (EPDR2)

EPDR2 is a 128-byte transmit FIFO buffer for endpoint 2. EPDR2 has a dual-buffer co and has a capacity of twice the maximum packet size. When transmit data is written to buffer and EP2PKTE in the trigger register is set, one packet of transmit data is fixed, a dual-FIFO buffer is switched over. The transmit data for this FIFO buffer can be transfer.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	Undefined	W	Data register for endpoint 2 transfer

DMA. This FIFO buffer can be initialized by means of EP2CLR in the FCLR register.

## 18.3.12 EP3 Data Register (EPDR3)

setting EP3PKTE in the trigger register. When an ACK handshake is returned from the one packet of data has been transmitted successfully, EP3TS in interrupt flag register 0 FIFO buffer can be initialized by means of EP3CLR in the FCLR register.

EPDR3 is an 8-byte transmit FIFO buffer for endpoint 3. EPDR3 holds one packet of to for the interrupt transfer of endpoint 3. Transmit data is fixed by writing one packet of the interrupt transfer of endpoint 3.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	D7 to D0	Undefined	R	Data register for endpoint 3 transfer

EPSZ1 is a receive data size resister for endpoint 1. EPSZ1 indicates the number of by from the host. The FIFO for endpoint 1 has a dual-buffer configuration. The size of the data indicated by this register is the size of the currently selected side (can be read by

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	_	0	R	Number of received bytes for end

				<u>-</u>
				Write 1 to this bit after one packet of data read from the endpoint 1 FIFO buffer. Th 1 receive FIFO buffer has a dual-buffer configuration. Writing 1 to this bit initialize that was read, enabling the next packet t received.
4	EP2PKTE	Undefined	W	EP2 Packet Enable
				After one packet of data has been written endpoint 2 transmit FIFO buffer, the tran fixed by writing 1 to this bit.
3	_	Undefined	_	Reserved
				The write value should always be 0.
2	EP0sRDFN	Undefined	W	EP0s Read Complete
				Write 1 to this bit after data for the EP0s FIFO has been read. Writing 1 to this bit transfer of data in the following data stage handshake is returned in response to transpective requests from the host in the data stage written to this bit.
1	EP0oRDFN	Undefined	W	EP0o Read Complete
				Writing 1 to this bit after one packet of double been read from the endpoint 0 transmit I initializes the FIFO buffer, enabling the rough to be received.
0	EP0iPKTE	Undefined	W	EP0i Packet Enable
				After one packet of data has been writte endpoint 0 transmit FIFO buffer, the tran

W

After one packet of data has been writter endpoint 3 transmit FIFO buffer, the tran

fixed by writing 1 to this bit.

**EP1 Read Complete** 

fixed by writing 1 to this bit.

5

EP1RDFN

Undefined

				This bit is set when the endpoint 2 FIFO contains valid data.
3 to 1	_	0	R	Reserved
				This bit is always read as 0.
0	EP0iDE	0	R	EP0i Data Present
				This bit is set when the endpoint 0 FIF contains valid data.
FCLF	R is a register t		TFO buf	fers for each endpoint. Writing 1 to a bit of that the corresponding interrupt flag is not
FCLF data i Do no	R is a register to the correspo	to initialize the F	TFO buf fer. Note	1 0
FCLF data i Do no <b>Bit</b>	R is a register to the correspont clear a FIFC	to initialize the Fooding FIFO buffor during to	TIFO buf fer. Note ransfer.	that the corresponding interrupt flag is n
FCLF data i Do no <b>Bit</b>	R is a register to the correspont clear a FIFC	to initialize the Fonding FIFO buffor during to Initial Value	TIFO buf fer. Note ransfer.	that the corresponding interrupt flag is n  Description
FCLF data i Do no <b>Bit</b>	R is a register to the correspont clear a FIFC	to initialize the Fonding FIFO buffor during to Initial Value	TIFO buf fer. Note ransfer.	that the corresponding interrupt flag is n  Description  Reserved
FCLF data i Do no <b>Bit</b>	R is a register to the correspond clear a FIFC  Bit Name  —	to initialize the Fonding FIFO buffor during to Initial Value Undefined	TIFO buffer. Note cansfer.  R/W —	Description  Reserved The write value should always be 0.  EP3 Clear
FCLF data i	R is a register to the correspond clear a FIFC  Bit Name  —	to initialize the Fonding FIFO buffor during to Initial Value Undefined	TIFO buffer. Note cansfer.  R/W —	Description  Reserved The write value should always be 0.  EP3 Clear Writing 1 to this bit initializes the endpo

R

R

EP3 Data Present

contains valid data.

EP2 Data Present

This bit is set when the endpoint 3 FIFO

5

4

EP3DE

EP2DE

0

Rev. 2.00, 09/03, pag

0	EP0iCLR	Undefined	W	EP0i Clear
				Writing 1 to this bit initializes the endpoin FIFO buffer.

FIFO buffer.

# **18.3.18 DMA Transfer Setting Register (DMAR)**

DMA transfer can be carried out between the endpoint 1 and 2 data registers and memorimeans of the on-chip direct memory access controller (DMA). Dual address transfer is in bytes. To start DMA transfer, DMAC settings must be made in addition to the setting register.

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	_	0	R	Reserved
				These bits are always read as 0. The write valways be 0.

DMAC again. However, if the size of the dat be transmitted is less than 64 bytes, the EP2 enable bit is not set automatically, and so sh

by the CPU with a DMA transfer end interrup

As EP2-related interrupt requests to the CPI

- automatically masked, interrupt requests she masked as necessary in the interrupt enable
  - Operating procedure
  - 1. Write of 1 to the EP2 DMAE bit in DMAR
  - 2. Transfer count setting in the DMAC 3. DMAC activation
  - 4. DMA transfer
  - 5. DMA transfer end interrupt generated Refer to section 18.7.3, DMA Transfer for Er

- automatically masked.
- Operating procedure:
- 1. Write of 1 to the EP1 DMAE bit in DMAR
- 2. Transfer count setting in the DMAC
- 3. DMAC activation
- 4. DMA transfer
- 5. DMA transfer end interrupt generated

Refer to section 18.7.2, DMA Transfer for End

				When this bit is set to 1, endpoint 3 is p stall state.	
2	EP2STL	0	R/W	EP2 Stall	
				When this bit is set to 1, endpoint 2 is p stall state.	
1	EP1STL	0	R/W	EP1 Stall	
				When this bit is set to 1, endpoint 1 is p stall state.	
0	EP0STL	0	R/W	EP0 Stall	
				When this bit is set to 1, endpoint 0 is p stall state.	
18.3.20 Transceiver Control Register (XVERCR)					
The	Transceiver Co	ontrol Regis	ster sets either	the internal transceiver or external transce	

R/W

R

R/W

R/W

R

Description

should always be 0.

These bits are always read as 0. The w

These bits are always read as 0. The w

1: The internal transceiver function is st digital signal for the external transcei

Reserved

EP3 Stall

#### 0 **XVEROFF** R/W 0 **Transceiver Control**

**Initial Value** 

0

**Initial Value** 

0

0

Bit

3

Bit

7 to 1 —

**Bit Name** 

7 to 4 —

**Bit Name** 

EP3STL

0: The internal transceiver is operated.

Description

should always be 0.

from the port.

Reserved




Figure 18.2 Cable Connection Operation

The above flowchart shows the operation in the case of in section 18.8, Example of US Circuitry.

In applications that do not require USB cable connection to be detected, processing by bus connection interrupt is not necessary. Preparations should be made with the bus-resinterrupt.

Rev. 2.00, 09/03, page 454 of 690




Figure 18.3 Cable Disconnection Operation

The above flowchart shows the operation in section 18.8, Example of USB External C

#### 18.4.3 Control Transfer

Control transfer consists of three stages: setup, data (not always included), and status. The data stage comprises a number of bus transactions. Operation flowcharts for each shown below.





Figure 18.4 Transfer Stages in Control Transfer

Rev. 2.00, 09/03, pag




Automatic

No

Figure 18.5 Setup Stage Operation

Command



Tigut v 1010 2 utu gunge (goziii vi 111) g perunon

The application first analyzes command data from the host in the setup stage, and dete subsequent data stage direction. If the result of command data analysis is that the data transfer, one packet of data to be sent to the host is written to the FIFO. If there is more sent, this data is written to the FIFO after the data written first has been sent to the host in IFRO = 1).

The end of the data stage is identified when the host transmits an OUT token and the sis entered.

Note: If the size of the data transmitted by the function is smaller than the data size of the host, the function indicates the end of the data stage by returning to the host shorter than the maximum packet size. If the size of the data transmitted by the an integral multiple of the maximum packet size, the function indicates the enstage by transmitting a zero-length packet.

Rev. 2.00, 09/03, pag






Figure 18.7 Data Stage (Control-Out) Operation

The application first analyzes command data from the host in the setup stage, and deter subsequent data stage direction. If the result of command data analysis is that the data stransfer, the application waits for data from the host, and after data is received (EP0oTS IFR0 = 1), reads data from the FIFO. Next, the application writes 1 to the EP0o read compties the receive FIFO, and waits for reception of the next data.

The end of the data stage is identified when the host transmits an IN token and the statuentered.

Rev. 2.00, 09/03, page 458 of 690

RENESAS




Figure 18.8 Status Stage (Control-In) Operation

The control-in status stage starts with an OUT token from the host. The application re data from the host, and ends control transfer.

RENESAS

Rev. 2.00, 09/03, pag




Figure 18.9 Status Stage (Control-Out) Operation

The control-out status stage starts with an IN token from the host. When an IN-token is the start of the status stage, there is not yet any data in the EP0i FIFO, and so an EP0i to request interrupt is generated. The application recognizes from this interrupt that the status started. Next, in order to transmit 0-byte data to the host, 1 is written to the EP0i pastitude but no data is written to the EP0i FIFO. As a result, the next IN token causes 0-byte transmitted to the host, and control transfer ends.

After the application has finished all processing relating to the data stage, 1 should be verified the EP0i packet enable bit.




Figure 18.10 EP1 Bulk-Out Transfer Operation

EP1 has two 64-byte FIFOs, but the user can receive data and read receive data without aware of this dual-FIFO configuration.

When one FIFO is full after reception is completed, the EP1FULL bit in IFR0 is set. A receive operation into one of the FIFOs when both FIFOs are empty, the other FIFO is so the next packet can be received immediately. When both FIFOs are full, NACK is the host automatically. When reading of the receive data is completed following data is written to the EP1RDFN bit in TRG. This operation empties the FIFO that has just and makes it ready to receive the next packet.

Rev. 2.00, 09/03, pag






Figure 18.11 EP2 Bulk-In Transfer Operation

EP2 has two 64-byte FIFOs, but the user can transmit data and write transmit data with aware of this dual-FIFO configuration. However, one data write is performed for one F example, even if both FIFOs are empty, it is not possible to perform EP2PKTE at one t consecutively writing 128 bytes of data. EP2PKTE must be performed for each 64-byte

When performing bulk-in transfer, as there is no valid data in the FIFOs on reception o IN token, an EP2TR bit interrupt in IFR0 is requested. With this interrupt, 1 is written to EP2EMPTY bit in IER0, and the EP2 FIFO empty interrupt is enabled. At first, both E are empty, and so an EP2 FIFO empty interrupt is generated immediately.

The data to be transmitted is written to the data register using this interrupt. After the fi data write for one FIFO, the other FIFO is empty, and so the next transmit data can be the other FIFO immediately. When both FIFOs are full, EP2 EMPTY is cleared to 0. If FIFO is empty, the EP2EMPTY bit in IFR0 is set to 1. When ACK is returned from the Rev. 2.00, 09/03, page 462 of 690

RENESAS




Figure 18.12 Operation of EP3 Interrupt-In Transfer

Rev. 2.00, 09/03, pag

RENESAS

## Table 18.2 Command Decoding on Application Side

Decoding not Necessary on Application Side	Decoding Necessary on Applicat
Clear Feature	Get Descriptor
Get Configuration	Class/Vendor command
Get Interface	Set Descriptor
Get Status	Sync Frame
Set Address	
Set Configuration	
Set Feature	
Set Interface	

If decoding is not necessary on the application side, command decoding and data stage stage processing are performed automatically. No processing is necessary by the user. As is not generated in this case.

If decoding is necessary on the application side, this module stores the command in the FIFO. After reception is completed successfully, the IFR0/SETUP TS flag is set and ar request is generated. In the interrupt routine, eight bytes of data must be read from the register (EPDR0s) and decoded by firmware. The necessary data stage and status stage should then be carried out according to the result of the decoding operation.

when a stall is performed automatically within the USB function module due to a specification violation

The USB function module has internal status bits that hold the status (stall or non-stal endpoint. When a transaction is sent from the host, the module references these intern and determines whether to return a stall to the host. These bits cannot be cleared by th application; they must be cleared with a Clear Feature command from the host.

## 18.6.2 Forcible Stall by Application

1 in figure 18.13). The internal status bits are not changed at this time. When a transact from the host for the endpoint for which the EPSTL bit was set, the USB function more ferences the internal status bit, and if this is not set, references the corresponding bit (1-2 in figure 18.13). If the corresponding bit in EPSTL is set, the USB function mode internal status bit and returns a stall handshake to the host (1-3 in figure 18.13). If the corresponding bit in EPSTL is not set, the internal status bit is not changed and the transaccepted.

The application uses the EPSTL register to issue a stall request for the USB function in When the application wishes to stall a specific endpoint, it sets the corresponding bit is

Once an internal status bit is set, it remains set until cleared by a Clear Feature comma host, without regard to the EPSTL register. Even after a bit is cleared by the Clear Feat command (3-1 in figure 18.13), the USB function module continues to return a stall has while the bit in EPSTL is set, since the internal status bit is set each time a transaction for the corresponding endpoint (1-2 in figure 18.13). To clear a stall, therefore, it is not

the corresponding bit in EPSTL to be cleared by the application, and also for the inter to be cleared with a Clear Feature command (2-1, 2-2, and 2-3 in figure 18.13).




Figure 18.13 Forcible Stall by Application

handshake while the internal status bit is set, since the internal status bit is set even if is executed for the corresponding endpoint (2-1 and 2-2 in figure 18.14). To clear a state the internal status bit must be cleared with a Clear Feature command (3-1 in figure 18.14).

by the application, EPSTL should also be cleared (2-1 in figure 18.14).




Figure 18.14 Automatic Stall by USB Function Module

register, zero-length data reception at endpoint 1 is ignored. When the DMA transfer is the RDFN bit for EP1 and PKTE bit for EP2 do not need to be set to 1 in TRG (note the PKTE bit must be set to 1 when the transfer data is less than the maximum number of b. When all the data received at EP1 is read, the FIFO automatically enters the EMPTY st the maximum number of bytes (64 bytes) are written to the EP2 FIFO, the FIFO autom enters the FULL state, and the data in the FIFO can be transmitted (see figures 18.15 ar

If the DMA transfer is enabled by setting the EP1DMAE bit to 1 in the DMA transfer s

## 18.7.2 DMA Transfer for Endpoint 1

guaranteed.

When the data received at EP1 is transferred by the DMAC, the USB function module automatically performs the same processing as writing 1 to the RDFN bit in TRG if the selected FIFO becomes empty. Accordingly, in DMA transfer, do not write 1 to the RDFN bit in DMA transfer, correct operation cannot be

Figure 18.15 shows an example of receiving 150 bytes of data from the host. In this cas processing which is the same as writing 1 to the RDFN bit in TRG is automatically per three times. This internal processing is performed when the currently selected data FIFe empty. Accordingly, this processing is automatically performed both when 64-byte data and when data less than 64 bytes is sent.




Figure 18.15 RDFN Bit Operation for EP1

Rev. 2.00, 09/03, page 468 of 690

RENESAS

Figure 18.16 shows an example for transmitting 150 bytes of data to the host. In this of processing which is the same as writing 1 to the PKTE bit in TRG is automatically petwice. This internal processing is performed when the currently selected data FIFO be

twice. This internal processing is performed when the currently selected data FIFO be Accordingly, this processing is automatically performed only when 64-byte data is ser

When the last 22 bytes are sent, the internal processing for writing 1 to the PKTE bit is performed, and the user must write 1 to the PKTE bit by software. In this case, the approximate of the USB function module continues to output DMA requests long as the FIFO has an empty space. When all data has been transferred, write 0 to EP2DMAE bit in DMAR to cancel DMA requests for EP2.




Figure 18.16 PKTE Bit Operation for EP2

(during high-priority processing or initialization processing, for example), D+ pullbe controlled using a general output port. However, if a USB cable is already conne host/hub and D+ pull-up is prohibited, D+ and D- will both go low (both of D+ and down on the host/hub side) and the USB module will mistakenly identify this as rec USB bus reset from the host. Therefore, the D+ pull-up control signal and VBUS pi

signal should be controlled using a general output port and the USB cable VBUS (A circuit) as shown in figure 18.17. (The UDC core in this LSI maintains the powered

connection/disconnection is necessary. The power supply signal (VBUS) in the US used for this purpose. However, if the cable is connected to the USB host/hub when function (system installing this LSI) power is off, a voltage (5 V) will be applied from

the VBUS pin is low, regardless of the D+/D- state.)

3. Detection of USB Cable Connection/Disconnection As USB states, etc., are managed by hardware in this module, a VBUS signal that r

host/hub. Therefore, an IC (such as an HD74LV1G08A or 2G08A) that allows voltage application when the system power is off should be connected externally.

Rev. 2.00, 09/03, page 470 of 690

RENESAS




Figure 18.17 Example of USB Function Module External Circuitry (Internal Transceiver)




Figure 18.18 Example of USB Function Module External Circuitry (External Transceiver)

Therefore, the data read after reception is started becomes invalid.

2. EPDR0s must always be read in 8-byte units. If the read is terminated at a midpoir received at the next setup cannot be read correctly.

## 18.9.2 Clearing the FIFO

If a USB cable is disconnected during data transfer, the data being received or transmiremain in the FIFO. When disconnecting a USB cable, clear the FIFO.

While a FIFO is transferring data, it must not be cleared.

# 18.9.3 Overreading and Overwriting the Data Registers

Note the following when reading or writing to a data register of this module.

(1) Receive data registers

The receive data registers must not be read exceeding the valid amount of receive data number of bytes indicated by the receive data size register. Even for EPDR1 which has FIFO buffers, the maximum data to be read at one time is 64 bytes. After the data is recurrent valid FIFO buffer, be sure to write 1 to EP1RDFN in TRG, which switches the buffer, updates the receive data size to the new number of bytes, and enables the next

(2) Transmit data registers

received.

The transmit data registers must not be written to exceeding the maximum packet size EPDR2 which has double FIFO buffers, write data within the maximum packet size at After the data is written, write 1 to PKTE in TRG to switch the valid buffer and enable data to be written. Data must not be continuously written to the two FIFO buffers.

Rev. 2.00, 09/03, pag

#### 18.9.6 Notes on TR Interrupt

Note the following when using the transfer request interrupt (TR interrupt) for IN trans EP2, or EP3.

The TR interrupt flag is set if the FIFO for the target EP has no data when the IN token from the USB host. However, at the timing shown in figure 18.19, multiple TR interrupt successively. Take appropriate measures against malfunction in such a case.

Note: This module determines whether to return NAK if the FIFO of the target EP has when receiving the IN token, but the TR interrupt flag is set only after a NAK less is sent. If the next IN token is sent before PKTE of TRG is written to, the TR in is set again.




Figure 18.19 TR Interrupt Flag Set Timing

Rev. 2.00, 09/03, page 474 of 690

RENESAS

#### Table 19.1 Multiplex Pins **Port** Port Function (Related Module)

Α

Α

В

С

С

С

С

С

С

С

С

Α	PTA5 input/output (port)/PINT5 input (INTC)	D21 input/output (BSC)
Α	PTA4 input/output (port)/PINT4 input (INTC)	D20 input/output (BSC)
Α	PTA3 input/output (port)/PINT3 input (INTC)	D19 input/output (BSC)
Α	PTA2 input/output (port)/PINT2 input (INTC)	D18 input/output (BSC)
Α	PTA1 input/output (port)/PINT1 input (INTC)	D17 input/output (BSC)
Α	PTA0 input/output (port)/PINT0 input (INTC)	D16 input/output (BSC)
В	PTB7 input/output (port)/PINT15 input (INTC)	D31 input/output (BSC)
В	PTB6 input/output (port)/PINT14 input (INTC)	D30 input/output (BSC)
В	PTB5 input/output (port)/PINT13 input (INTC)	D29 input/output (BSC)
В	PTB4 input/output (port)/PINT12 input (INTC)	D28 input/output (BSC)
В	PTB3 input/output (port)/PINT11 input (INTC)	D27 input/output (BSC)
В	PTB2 input/output (port)/PINT10 input (INTC)	D26 input/output (BSC)
В	PTB1 input/output (port)/PINT9 input (INTC)	D25 input/output (BSC)

PTB0 input/output (port)/PINT8 input (INTC)

PTC7 input/output (port)

PTC6 input/output (port)

PTC5 input/output (port)

PTC4 input/output (port)

PTC3 input/output (port)

PTC2 input/output (port)

PTC1 input/output (port)

PTC0 input/output (port)

PTA7 input/output (port)/PINT7 input (INTC)

PTA6 input/output (port)/PINT6 input (INTC)

Rev. 2.00, 09/03, pag

Other Functions (Related Mod

D23 input/output (BSC)

D22 input/output (BSC)

D24 input/output (BSC)

CS6A output (BSC)

CS5A output (BSC)

CS4 output (BSC)

CS3 output (BSC) CS2 output (BSC)

AH output (BSC)

BS output (BSC)

WE3 output (BSC)/DQMUU outp

Е STATUSO output (CPG)/RTSO output PTE4 input/output (port) Е TEND0 output (DMAC) PTE3 input/output (port) Е IRQ5 input (INTC) PTE2 input/output (port) Ε DACK1 output (DMAC) PTE1 input/output (port) Е PTE0 input/output (port) DACK0 output (DMAC) F PTF7 input/output (port) ASEMD0 input F ASEBRKAK output PTF6 input/output (port) F PTF5 input/output (port) TDO output (UDI) F PTF4 input/output (port) AUDSYNC output (AUD) AUDATA3 output (AUD)/TO3 output F PTF3 input/output (port) F AUDATA2 output (AUD)/TO2 output PTF2 input/output (port) F AUDATA1 output (AUD)/TO1 output PTF1 input/output (port) F PTF0 input/output (port) AUDATA0 output (AUD)/TO0 output G WAIT input (BSC) PTG7 input/output (port) G PTG6 input/output (port) BREQ input (BSC) G BACK output (BSC) PTG5 input/output (port) G PTG4 input/output (port) AUDCK output (AUD) G TRST input (UDI) PTG3 input/output (port) G TMS input (UDI) PTG2 input/output (port) G TCK input (UDI) PTG1 input/output (port) G PTG0 input/output (port) TDI input (UDI) Rev. 2.00, 09/03, page 476 of 690

D

Ε

Е

Ε

PTD0 input/output (port)

PTE7 input/output (port)

PTE6 input/output (port)

PTE5 input/output (port)

RASL output (BSC)

TCLK input (TMU)

STATUS1 output (CPG)/CTS0 input

-	· · · · · · · · · · · (P • · · · )	
J	PTJ5 output (port)	NF*1
J	PTJ4 output (port)	NF*1
J	PTJ3 output (port)	NF ^{*1}
J	PTJ2 output (port)	NF ^{*1}
J	PTJ1 output (port)	NF*1
J	PTJ0 output (port)	NF*1
K	PTK7 input/output (port)	A25 output (BSC)
K	PTK6 input/output (port)	A24 output (BSC)
K	PTK5 input/output (port)	A23 output (BSC)
K	PTK4 input/output (port)	A22 output (BSC)
K	PTK3 input/output (port)	A21 output (BSC)
K	PTK2 input/output (port)	A20 output (BSC)
K	PTK1 input/output (port)	A19 output (BSC)
K	PTK0 input/output (port)	A0 output (BSC)
L	PTL3 input (port)	AN3 input (ADC)
L	PTL2 input (port)	AN2 input (ADC)
L	PTL1 input (port)	AN1 input (ADC)
L	PTL0 input (port)	AN0 input (ADC)
М	PTM6 input/output (port)	VBUS input (USB)
М	PTM4 input (port)	NF*1
М	PTM3 input/output (port)	_
М	PTM2 input/output (port)	<del>-</del>
М	PTM1 input/output (port)	
М	PTM0 input/output (port)	<del></del>
		Rev. 2.00, 09/03, pa

PTJ7 output (port)

PTJ6 output (port)

NF*1

NF*1

on reset state	f PTJ6, PTJ1, and PTJ0 differ e is released. They conform to ort status by the pin function of	the port J data reg	gister value afte
	During Power-On Reset		PTD5/NF
PTJ6/NF	1	0	1
PTJ1/NF	1	1	0
PTJ0/NF	1	0	1

PTD5 and PTM4 must be pulled up.

PTN0 input/output (port)

SCPT5 input/output (port)

SCPT4 input/output (port)

SCPT3 input/output (port)

SCPT1 input/output (port)

SCPT2 input (port)*2

SCPT2 output (port)*2

SCPT0 input (port)*2

SCPT0 output (port)*2

In table 19.1, pin functions in the shaded column can be used immediately after a power

Notes: 1. The initial functions of NF (No Function) pins are not assigned after power-o Specifies the functions with Pin Function Controller (PFC).

PTJ[7:0] must be open except for the pins specified as port output pins.

2. SCPT0 and SCPT2 each have two separate pins for input and output, howe

common data register is accessed.



RENESAS

SUSPND output (USB)

CTS2 input (SCIF2)

RTS2 output (SCIF2)

RXD2 input (SCIF2)

TXD2 output (SCIF2)

SCK2 input/output (SCIF2)

SCK0 input/output (SCIF0)

RXD0 input (SCIF0)/IrRX input (Irl

TXD0 output (SCIF0)/IrTX output

Ν

**SCPT** 

**SCPT** 

**SCPT** 

**SCPT** 

**SCPT** 

**SCPT** 

**SCPT** 

**SCPT** 

- roll D'collifol legister (FDCK)
- Port E control register (PECR)
- Port E control register 2 (PECR2)
- Port F control register (PFCR)
- Port F control register 2 (PFCR2)
- Port G control register (PGCR)
- Port H control register (PHCR)
- Port J control register (PJCR)
- Port K control register (PKCR)
- Port L control register (PLCR)
- Port M control register (PMCR)
- Port N control register (PNCR)
- Port N control register 2 (PNCR2)
- Port SC control register (SCPCR)

Rev. 2.00, 09/03, pag

				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
13	PA6MD1	0	R/W	PTA6 Mode
12	PA6MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
11	PA5MD1	0	R/W	PTA5 Mode
10	PA5MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
9	PA4MD1	0	R/W	PTA4 Mode
8	PA4MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
7	PA3MD1	0	R/W	PTA3 Mode
6	PA3MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output

10: Port input (pull-up MOS: On)11: Port input (pull-up MOS: Off)

				11: Port input (pull-up MOS: Off)	
1	PA0MD1	0	R/W	PTA0 Mode	
0	PA0MD0	0	R/W	00: Other functions (see table 19.1)	
				01: Port output	
				10: Port input (pull-up MOS: On)	
				11: Port input (pull-up MOS: Off)	
10.00	5 . D.C			- ~	
19.2.2	Port B Co	ontrol	Register (Pl	BCR)	
PBCR is a 16-bit readable/writable register that selects the pin function and input pull control.					

Description

PTB7 Mode

01: Port output

PTB6 Mode

00: Other functions (see table 19.1)

10: Port input (pull-up MOS: On)11: Port input (pull-up MOS: Off)

00: Other functions (see table 19.1)

10: Port input (pull-up MOS: On)

01: Port output

R/W

2

PA1MD0

Bit

Name

PB7MD1

PB7MD0

PB6MD1

Bit

15

14

13

0

Initial

Value

0

0

0

12	PB6MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)

R/W

R/W

R/W

R/W

Rev. 2.00, 09/03, pag

			10. 1 oft input (pair up MOO. Off)
			11: Port input (pull-up MOS: Off)
PB3MD1	0	R/W	PTB3 Mode
PB3MD0	0	R/W	00: Other functions (see table 19.1)
			01: Port output
			10: Port input (pull-up MOS: On)
			11: Port input (pull-up MOS: Off)
PB2MD1	0	R/W	PTB2 Mode
PB2MD0	0	R/W	00: Other functions (see table 19.1)
			01: Port output
			10: Port input (pull-up MOS: On)
			11: Port input (pull-up MOS: Off)
PB1MD1	0	R/W	PTB1 Mode
PB1MD0	0	R/W	00: Other functions (see table 19.1)
			01: Port output
			10: Port input (pull-up MOS: On)
			11: Port input (pull-up MOS: Off)
PB0MD1	0	R/W	PTB0 Mode
PB0MD0	0	R/W	00: Other functions (see table 19.1)
			01: Port output
			10: Port input (pull-up MOS: On)

R/W

00: Other functions (see table 19.1)

10: Port input (pull-up MOS: On)

01: Port output

PB4MD0

0

8

7 6

5 4

3 2

1 0

11: Port input (pull-up MOS: Off)

				0
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
11	PC5MD1	0	R/W	PTC5 Mode
10	PC5MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
9	PC4MD1	0	R/W	PTC4 Mode
8	PC4MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
7	PC3MD1	0	R/W	PTC3 Mode
6	PC3MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)

R/W

R/W

13

12

PC6MD1

PC6MD0

1

1

01: Port output

PTC6 Mode

01: Port output

10: Port input (pull-up MOS: On) 11: Port input (pull-up MOS: Off)

00: Other functions (see table 19.1)

2	PC1MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
1	PC0MD1	0	R/W	PTC0 Mode
0	PC0MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
	•	•	•	<u> </u>

				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
11	PD5MD1	0	R/W	PTD5 Mode
10	PD5MD0	0	R/W	00: NF
				01: Setting prohibited
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
9	PD4MD1	0	R/W	PTD4 Mode
8	PD4MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
7	PD3MD1	1	R/W	PTD3 Mode
6	PD3MD0	1	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)

01: Port output

PTD6 Mode

R/W

R/W

13

12

PD6MD1

PD6MD0

1

1

10: Port input (pull-up MOS: On)11: Port input (pull-up MOS: Off)

00: Other functions (see table 19.1)

2	PD1MD0	1	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
1	PD0MD1	0	R/W	PTD0 Mode
0	PD0MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)

. •	0	•	,	0 0 0
12	PE6MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
11	PE5MD1	0	R/W	PTE5 Mode
10	PE5MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
9	PE4MD1	0	R/W	PTE4 Mode
8	PE4MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
7	PE3MD1	1	R/W	PTE3 Mode
6	PE3MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
5	PE2MD1	1	R/W	PTE2 Mode
4	PE2MD0	1	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
				Rev. 2.00, 09/03,

01: Port output

PTE6 Mode

R/W

13

PE6MD1

1

10: Port input (pull-up MOS: On)11: Port input (pull-up MOS: Off)

0	PE0MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)

# 19.2.6 Port E Control Register 2 (PECR2)

PECR2 is an 8-bit readable/writable register that selects the pin function.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	0	R	Reserved
				These bits are always read as 0. The write valualways be 0.
5	PE5MD2	0	R/W	PE5 Mode 2
				This bit is valid when the PE5MD[1:0] bits in PE to B'00 (other functions).
				0: STATUS1 (CPG)
				1: CTS0 (SCIF0)
4	PE4MD2	0	R/W	PE4 Mode 2
				This bit is valid when the PE4MD[1:0] bits in PE to B'00 (other functions).
				0: STATUS0 (CPG)
				1: RTS0 (SCIF0)
3 to 0	_	0	R	Reserved

Rev. 2.00, 09/03, page 488 of 690



always be 0.

These bits are always read as 0. The write value

	12	PF6MD0	0	R/W	00: Other functions (see table 19.1)
					01: Port output
					10: Port input (pull-up MOS: On)
					11: Port input (pull-up MOS: Off)
•	11	PF5MD1	0	R/W	PTF5 Mode
	10	PF5MD0	0	R/W	00: Other functions (see table 19.1)
					01: Port output
					10: Port input (pull-up MOS: On)
					11: Port input (pull-up MOS: Off)
•	9	PF4MD1	1*1	R/W	PTF4 Mode
	8	PF4MD0	0	R/W	00: Other functions (see table 19.1)
					01: Port output
					10: Port input (pull-up MOS: On)
					11: Port input (pull-up MOS: Off)
	7	PF3MD1	1*1	R/W	PTF3 Mode
	6	PF3MD0	0	R/W	00: Other functions (see table 19.1)
					01: Port output
					10: Port input (pull-up MOS: On)
					11: Port input (pull-up MOS: Off)
•	5	PF2MD1	1*1	R/W	PTF2 Mode
	4	PF2MD0	0	R/W	00: Other functions (see table 19.1)
					01: Port output
					10: Port input (pull-up MOS: On)
					11: Port input (pull-up MOS: Off)

01: Port output

PTF6 Mode

1*1

R/W

PF6MD1

13

10: Port input (pull-up MOS: On)11: Port input (pull-up MOS: Off)

		01. Port output
		10: Port input (pull-up MOS: On)
		11: Port input (pull-up MOS: Off)
Notes:	1.	Indicates the initial value when $\overline{ASEMD0} = 1$ . When $\overline{ASEMD0} = 0$ , the relevance of the initial value when $\overline{ASEMD0} = 1$ . When $\overline{ASEMD0} = 0$ , the relevance of the initial value when $\overline{ASEMD0} = 1$ .
:	2.	Pull-up MOS on.

00: Other functions (see table 19.1)

PF

PF

# 19.2.8 Port F Control Register 2 (PFCR2)

0

0

PF0MD0

PFCR2 is an 8-bit readable/writable register that selects the pin function.

R/W

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	0	R	Reserved
				These bits are always read as 0. The write value always be 0.
3	PF3MD2	0	R/W	PTF3 Mode 2
				This bit is valid when the PF3MD[1:0] bits in to B'00 (other functions).
				0: AUDATA3 (AUD)
				1: TO3 (TPU)
2	PF2MD2	0	R/W	PTF2 Mode 2
				This bit is valid when the PF2MD[1:0] bits in to B'00 (other functions).
				0: AUDATA2 (AUD)
				1: TO2 (TPU)

B'00 (other functions).

0: AUDATA0 (AUD) 1: TO0 (TPU)

# 19.2.9 Port G Control Register (PGCR)

PGCR is a 16-bit readable/writable register that selects the pin function and input pull control.

Bit	Bit Name	Initial Value	R/W	Description
15	PG7MD1	0	R/W	PTG7 Mode
14	PG7MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
13	PG6MD1	0	R/W	PTG6 Mode
12	PG6MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
11	PG5MD1	0	R/W	PTG5 Mode
10	PG5MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)

11: Port input (pull-up MOS: Off)

				11: Port input (pull-up MOS: Off)
5	PG2MD1	0	R/W	PTG2 Mode
4	PG2MD0	0	R/W	00: Other functions*2 (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
3	PG1MD1	0	R/W	PTG1 Mode
2	PG1MD0	0	R/W	00: Other functions*2 (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
1	PG0MD1	0	R/W	PTG0 Mode
0	PG0MD0	0	R/W	00: Other functions*2 (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
Notes:				when $\overline{ASEMD0} = 1$ . When $\overline{ASEMD0} = 0$ , the relevanctions is selected.

R/W

00: Other functions*2 (see table 19.1)

10: Port input (pull-up MOS: On)

01: Port output

PG3MD0

0

2. Pull-up MOS on.

Rev. 2.00, 09/03, page 492 of 690

6



				,
				11: Port input (pull-up MOS: Off)
11	PH5MD1	1	R/W	PTH5 Mode
10	PH5MD0	1	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
9	PH4MD1	0	R/W	PTH4 Mode
8	PH4MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
7	PH3MD1	0	R/W	PTH3 Mode
6	PH3MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
5	PH2MD1	0	R/W	PTH2 Mode
4	PH2MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)

always be 0.

PTH6 Mode

01: Port output

00: Other functions (see table 19.1)

10: Port input (pull-up MOS: On)

13

12

PH6MD1

PH6MD0

1

1

R/W

R/W

0	PH0MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)

# 19.2.11 Port J Control Register (PJCR)

PJCR is a 16-bit readable/writable register that selects the pin function.

Bit	Bit Name	Initial Value	R/W	Description
15	PJ7MD1	0	R/W	PTJ7 Mode
14	PJ7MD0	0	R/W	00: NF
				01: Port output
				10: Setting prohibited
				11: Setting prohibited
13	PJ6MD1	0	R/W	PTJ6 Mode
12	PJ6MD0	0	R/W	00: NF
				01: Port output
				10: Setting prohibited
				11: Setting prohibited
11	PJ5MD1	0	R/W	PTJ5 Mode
10	PJ5MD0	0	R/W	00: NF
				01: Port output
				10: Setting prohibited
				11: Setting prohibited

5	PJ2MD1	0	R/W	PTJ2 Mode
4	PJ2MD0	0	R/W	00: NF
				01: Port output
				10: Setting prohibited
				11: Setting prohibited
3	PJ1MD1	0	R/W	PTJ1 Mode
2	PJ1MD0	0	R/W	00: NF
				01: Port output
				10: Setting prohibited
				11: Setting prohibited
1	PJ0MD1	0	R/W	PTJ0 Mode
0	PJ0MD0	0	R/W	00: NF
				01: Port output
				10: Setting prohibited
				11: Setting prohibited

6

PJ3MD0

0

R/W

00: NF

01: Port output 10: Setting prohibited 11: Setting prohibited

				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
13	PK6MD1	0	R/W	PTK6 Mode
12	PK6MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
11	PK5MD1	0	R/W	PTK5 Mode
10	PK5MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
9	PK4MD1	0	R/W	PTK4 Mode
8	PK4MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
7	PK3MD1	0	R/W	PTK3 Mode
6	PK3MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
5	PK2MD1	0	R/W	PTK2 Mode
4	PK2MD0	0	R/W	00: Other functions (see table 19.1)

11: Port input (pull-up MOS: Off)

10: Port input (pull-up MOS: On)

01: Port output

PK0MD0	0	R/W	00: Other functions (see table 19.1)
			01: Port output
			10: Port input (pull-up MOS: On)
			11: Port input (pull-up MOS: Off)

0

6	PL3MD0	0	R/W	00: Other functions (see table 19.1)
				01: Setting prohibited
				10: Setting prohibited
				11: Port input (pull-up MOS: Off)
5	PL2MD1	0	R/W	PTL2 Mode
4	PL2MD0	0	R/W	00: Other functions (see table 19.1)
				01: Setting prohibited
				10: Setting prohibited
				11: Port input (pull-up MOS: Off)
3	PL1MD1	0	R/W	PTL1 Mode
2	PL1MD0	0	R/W	00: Other functions (see table 19.1)
				01: Setting prohibited
				<ul><li>01: Setting prohibited</li><li>10: Setting prohibited</li></ul>
				<b>0</b> 1
1	PL0MD1	0	R/W	10: Setting prohibited
1 0	PL0MD1 PL0MD0	0 0	R/W R/W	10: Setting prohibited 11: Port input (pull-up MOS: Off)

R/W

PTL3 Mode

7

PL3MD1

01: Setting prohibited 10: Setting prohibited

11: Port input (pull-up MOS: Off)

11, 10	_	0	R	Reserved
				These bits are always read as 0. The write always be 0.
9	PM4MD1	0	R/W	PTM4 Mode
8	PM4MD0	0	R/W	00: NF
				01: Setting prohibited
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
7	PM3MD1	1	R/W	PTM3 Mode
6	PM3MD0	0	R/W	00: Setting prohibited
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
5	PM2MD1	1	R/W	PTM2 Mode
4	PM2MD0	0	R/W	00: Setting prohibited
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)

always be 0.

PTM6 Mode

01: Port output

00: Other functions (see table 19.1)

10: Port input (pull-up MOS: On) 11: Port input (pull-up MOS: Off)

13

12

PM6MD1

PM6MD0

1

0

R/W

R/W

PM0MD0	0	R/W	00: Setting prohibited
			01: Port output
			10: Port input (pull-up MOS: On)
			11: Port input (pull-up MOS: Off)

# 19.2.15 Port N Control Register (PNCR)

0

PNCR is a 16-bit readable/writable register that selects the pin function and input pull-control.

Bit	Bit Name	Initial Value	R/W	Description
15	PN7MD1	1	R/W	PTN7 Mode
14	PN7MD0	0	R/W	00: Setting prohibited
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
13	PN6MD1	1	R/W	PTN6 Mode
12	PN6MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
11	PN5MD1	1	R/W	PTN5 Mode
10	PN5MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)

5	PN2MD1	1	R/W	PTN2 Mode
4	PN2MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
3	PN1MD1	1	R/W	PTN1 Mode
2	PN1MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
1	PN0MD1	1	R/W	PTN0 Mode
0	PN0MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)

6

PN3MD0

0

R/W

00: Other functions (see table 19.1)

10: Port input (pull-up MOS: On) 11: Port input (pull-up MOS: Off)

01: Port output

This bit is valid when the PN6MD[1:0] bits in Pt set to B'00 (other functions).  0: Setting prohibited  1: DPLS (USB)  PTN5 Mode 2
1: DPLS (USB)
PTN5 Mode 2
This bit is valid when the PN5MD[1:0] bits in PI set to B'00 (other functions).
0: Setting prohibited
1: DMNS (USB)
PTN4 Mode 2
This bit is valid when the PN4MD[1:0] bits in PI set to B'00 (other functions).
0: Setting prohibited
1: TXDPLS (USB)
PTN3 Mode 2
This bit is valid when the PN3MD[1:0] bits in Pl set to B'00 (other functions).
0: Setting prohibited
1: TXDMNS (USB)
PTN2 Mode 2
This bit is valid when the PN2MD[1:0] bits in Pl

R/W

PTN6 Mode 2

Rev. 2.00, 09/03, page 502 of 690

6

PN6MD2

set to B'00 (other functions).

0: Setting prohibited1: XVDATA (USB)

set to B'00 (other functions).

0: Setting prohibited1: SUSPND (USB)

# 19.2.17 Port SC Control Register (SCPCR)

SCPCR is a 16-bit readable/writable register that selects the pin function and input pu control. The settings of SCPCR become valid only when transmission/reception opera disabled by the settings of SCSCR in the on-chip serial communication interface (SCI

When the TE bit in SCSCR_0 or SCSCR_2 of the SCIF is set to 1, the output status o functions: TxD0 or TxD2" has priority for the setting of SCPCR.

Similarly, when the RE bit in SCSCR 0 or SCSCR 2 is set to 1, the input status of "o

functions: RxD0 or RxD2" has priority for the setting of SCPCR.

	Bit	Initial		
Bit	Name	Value	R/W	Description
15 to 12	_	0	R	Reserved
				These bits are always read as 0. The write always be 0.
11	SCP5MD1	0	R/W	SCPT5 Mode
10	SCP5MD0	0	R/W	00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)

				11: Port input (pull-up MOS: Off)
5	SCP2MD1	0	R/W	SCPT2 Mode
4	SCP2MD0	0	R/W	These bits select pin function and input pull-up control.
				When TE = 0 and RE = 0 in SCSCR_2, operate follows:
				00: Other functions (see table 19.1)
				01: Port output
				10: Port input (pull-up MOS: On)
				11: Port input (pull-up MOS: Off)
				When TE = 1 in SCSCR_2, the SCPT2/TxD2 pas TxD2.
				When RE = 1 in SCSCR_2, the SCPT2/RxD2 functions as RxD2.
				Note: Since two pins (TxD2 and RxD2) are us one bit (SCPT2), there is no combination simultaneous input/output of SCPT2.
				When port input is set (when bit SCP2MD1 is a TxD2 pin enters an output state when the TE to SCSCR_2 is set to 1, whereas it enters high-in state when the TE bit is cleared to 0.

6

SCP3MD0

0

R/W

00: Other functions (see table 19.1)

10: Port input (pull-up MOS: On)

01: Port output

functions as TxD0.  When RE = 1 in SCSCR_0, the SCPT0/RxD0 functions as RxD0.  Note: Since two pins (TxD0 and RxD0) are us access one bit (SCPT0), there is no con simultaneous input/output of SCPT0.  When port input is set (when bit SCP0MD1 is the TxD0 pin enters an output state when the SCSCR_0 is set to 1, whereas it enters high-ir	10: Port input (pull-up MOS: On)  11: Port input (pull-up MOS: Off)  When TE = 1 in SCSCR_0, the SCPT0/TxD0 p functions as TxD0.  When RE = 1 in SCSCR_0, the SCPT0/RxD0 functions as RxD0.  Note: Since two pins (TxD0 and RxD0) are us access one bit (SCPT0), there is no con simultaneous input/output of SCPT0.  When port input is set (when bit SCP0MD1 is set)	00: Other functions (see table 19.1)
11: Port input (pull-up MOS: Off)  When TE = 1 in SCSCR_0, the SCPT0/TxD0 p functions as TxD0.  When RE = 1 in SCSCR_0, the SCPT0/RxD0 functions as RxD0.  Note: Since two pins (TxD0 and RxD0) are us access one bit (SCPT0), there is no con simultaneous input/output of SCPT0.  When port input is set (when bit SCP0MD1 is the TxD0 pin enters an output state when the SCSCR_0 is set to 1, whereas it enters high-ir	11: Port input (pull-up MOS: Off)  When TE = 1 in SCSCR_0, the SCPT0/TxD0 p functions as TxD0.  When RE = 1 in SCSCR_0, the SCPT0/RxD0 functions as RxD0.  Note: Since two pins (TxD0 and RxD0) are us access one bit (SCPT0), there is no con simultaneous input/output of SCPT0.  When port input is set (when bit SCP0MD1 is the TxD0 pin enters an output state when the SCSCR_0 is set to 1, whereas it enters high-ir	01: Port output
When TE = 1 in SCSCR_0, the SCPT0/TxD0 productions as TxD0.  When RE = 1 in SCSCR_0, the SCPT0/RxD0 functions as RxD0.  Note: Since two pins (TxD0 and RxD0) are us access one bit (SCPT0), there is no consimultaneous input/output of SCPT0.  When port input is set (when bit SCP0MD1 is the TxD0 pin enters an output state when the SCSCR_0 is set to 1, whereas it enters high-ir	When TE = 1 in SCSCR_0, the SCPT0/TxD0 p functions as TxD0.  When RE = 1 in SCSCR_0, the SCPT0/RxD0 functions as RxD0.  Note: Since two pins (TxD0 and RxD0) are us access one bit (SCPT0), there is no con simultaneous input/output of SCPT0.  When port input is set (when bit SCP0MD1 is the TxD0 pin enters an output state when the SCSCR_0 is set to 1, whereas it enters high-ir	10: Port input (pull-up MOS: On)
functions as TxD0.  When RE = 1 in SCSCR_0, the SCPT0/RxD0 functions as RxD0.  Note: Since two pins (TxD0 and RxD0) are us access one bit (SCPT0), there is no con simultaneous input/output of SCPT0.  When port input is set (when bit SCP0MD1 is the TxD0 pin enters an output state when the SCSCR_0 is set to 1, whereas it enters high-ir	functions as TxD0.  When RE = 1 in SCSCR_0, the SCPT0/RxD0 functions as RxD0.  Note: Since two pins (TxD0 and RxD0) are us access one bit (SCPT0), there is no con simultaneous input/output of SCPT0.  When port input is set (when bit SCP0MD1 is the TxD0 pin enters an output state when the SCSCR_0 is set to 1, whereas it enters high-ir	11: Port input (pull-up MOS: Off)
functions as RxD0.  Note: Since two pins (TxD0 and RxD0) are us access one bit (SCPT0), there is no con simultaneous input/output of SCPT0.  When port input is set (when bit SCP0MD1 is the TxD0 pin enters an output state when the SCSCR_0 is set to 1, whereas it enters high-ir	functions as RxD0.  Note: Since two pins (TxD0 and RxD0) are us access one bit (SCPT0), there is no con simultaneous input/output of SCPT0.  When port input is set (when bit SCP0MD1 is the TxD0 pin enters an output state when the SCSCR_0 is set to 1, whereas it enters high-in	When TE = 1 in SCSCR_0, the SCPT0/TxD0 $\mu$ functions as TxD0.
access one bit (SCPT0), there is no con simultaneous input/output of SCPT0.  When port input is set (when bit SCP0MD1 is the TxD0 pin enters an output state when the SCSCR_0 is set to 1, whereas it enters high-ir	access one bit (SCPT0), there is no con simultaneous input/output of SCPT0.  When port input is set (when bit SCP0MD1 is the TxD0 pin enters an output state when the SCSCR_0 is set to 1, whereas it enters high-in	
the TxD0 pin enters an output state when the SCSCR_0 is set to 1, whereas it enters high-ir	the TxD0 pin enters an output state when the SCSCR_0 is set to 1, whereas it enters high-ir	access one bit (SCPT0), there is no con
state when the 1E bit is dealed to 0.		the TxD0 pin enters an output state when the SCSCR_0 is set to 1, whereas it enters high-ir

R/W

R/W

1

0

SCP0MD1

SCP0MD0

0

0

11. Port iriput (pull-up MOS. OII)

These bits select pin function and input pull-up

When TE = 0 and RE = 0 in SCSCR_0, operat

SCPT0 Mode

follows:

RENESAS

Port A is an 8-bit input/output port with the pin configuration shown in figure 20.1. Ea an input pull-up MOS, which is controlled by the port A control register (PACR) in the




Figure 20.1 Port A

#### 20.1.1 Register Description

Port A has the following register. For details on the register address and access size, s 24, List of Registers.

Port A data register (PADR)

RENESAS

7 to 0	PA7DT	0	R/W	Table 20.1 shows the function of PADR.
	to			
	PA0DT			

# Table 20.1 Port A Data Register (PADR) Read/Write Operations

#### PACR State

AnMD1	PAnMD0	Pin State	Read	Write
)	0	Other function	PADR value	Data can be written to PADR but pin state.
	1	Output	PADR value	Written data is output from the pir
	0	Input (Pull-up MOS on)	Pin state	Data can be written to PADR but pin state.
	1	Input (Pull-up MOS off)	Pin state	Data can be written to PADR but pin state.

Note: n = 0 to 7

0

1

### **20.2** Port B

Port B is an 8-bit input/output port with the pin configuration shown in figure 20.2. Each an input pull-up MOS, which is controlled by the port B control register (PBCR) in the




Figure 20.2 Port B

Rev. 2.00, 09/03, page 508 of 690



PBDR is an 8-bit readable/writable register that stores data for pins PTB7 to PTB0. B PB0DT correspond to pins PTB7 to PTB0. When the pin function is general output po is read the value of the corresponding PBDR bit is returned directly. When the function input port, if the port is read, the corresponding pin level is read.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	PB7DT to PB0DT	0	R/W	Table 20.2 shows the function of PBDR.

#### Table 20.2 Port B Data Register (PBDR) Read/Write Operations

MOS off)

# **PBCR State**

PBnMD1	PBnMD0	Pin State	Read	Write
0	0	Other function	PBDR value	Data can be written to PBDR bur pin state.
	1	Output	PBDR value	Written data is output from the p
1	0	Input (Pull-up MOS on)	Pin state	Data can be written to PBDR bur pin state.
	1	Input (Pull-up	Pin state	Data can be written to PBDR bu

Note: n = 0 to 7

pin state.




Figure 20.3 Port C

#### 20.3.1 Register Description

Port C has the following register. For details on the register address and access size, see 24, List of Registers.

• Port C data register (PCDR)

#### 20.3.2 Port C Data Register (PCDR)

PCDR is an 8-bit readable/writable register that stores data for pins PTC7 to PTC0. Bit PC0DT correspond to pins PTC7 to PTC0. When the pin function is general output por is read, the value of the corresponding PCDR bit is returned directly. When the function input port, if the port is read, the corresponding pin level is read.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	PC7DT to PC0DT	0	R/W	Table 20.3 shows the function of PCDR.

Rev. 2.00, 09/03, page 510 of 690



	1	Input (Pull-up MOS off)	Pin state	Data can be written to PCDR bu pin state.
Note:	n = 0  to  7			

Note.  $\Pi = 0$  to

#### 20.4 Port D

Port D is an 8-bit input/output port with the pin configuration shown in figure 20.4. Ean input pull-up MOS, which is controlled by the port D control register (PDCR) in the




Figure 20.4 Port D

#### 20.4.1 Register Description

Port D has the following register. For details on the register address and access size, s 24, List of Registers.

• Port D data register (PDDR)

## 20.4.2 Port D Data Register (PDDR)

PDDR is an 8-bit readable/writable register that stores data for pins PTD7 to PTD0. Be to PD0DT correspond to pins PTD7 to PTD0. When the pin function is general output port is read, the value of the corresponding PDDR bit is returned directly. When the figure all input port, if the port is read, the corresponding pin level is read.

RENESAS

	1	Output	PDDR value	Written data is output from the pir
1	0	Input (Pull-up MOS on)	Pin state	Data can be written to PDDR but on pin state.
	1	Input (Pull-up MOS off)	Pin state	Data can be written to PDDR but on pin state.
	= 0 to 4, 6, a	and 7		
PDC	R State	_		
PD5MD1	PD5MD0	Pin State	Read	Write
0	0	NF	PDDR value	Data can be written to PDDR but

Pin state

Pin state

Read

Other function PDDR value

Write

on pin state.

on pin state.

on pin state.

Data can be written to PDDR but

Data can be written to PDDR but

Data can be written to PDDR but

Setting Prohibited

MOS on)

MOS off)

Input (Pull-up

Input (Pull-up

PDnMD1 PDnMD0 Pin State

0

1

0

1

0

1




Figure 20.5 Port E

#### 20.5.1 Register Description

Port E has the following register. For details on the register address and access size, so 24, List of Registers.

• Port E data register (PEDR)

#### 20.5.2 Port E Data Register (PEDR)

PEDR is an 8-bit readable/writable register that stores data for pins PTE7 to PTE0. Bit PE0DT correspond to pins PTE7 to PTE0. When the pin function is general output pois read, the value of the corresponding PEDR bit is returned directly. When the function input port, if the port is read the corresponding pin level is read.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	PE7DT to PE0DT	0	R/W	Table 20.5 shows the function of PEDR.

1 Input (Pull-up Pin state Data can be written to PEDR begin state.
---------------------------------------------------------------------

Note: n = 0 to 7

### **20.6** Port F

Port F is an 8-bit input port with the pin configuration shown in figure 20.6. Each pin h pull-up MOS, which is controlled by the port F control register (PFCR) in the PFC.




Figure 20.6 Port F

#### 20.6.1 Register Description

Port F has the following register. For details on the register address and access size, see List of Registers.

Port F data register (PFDR)

## 20.6.2 Port F Data Register (PFDR)

PFDR is an 8-bit readable/writable register that stores data for pins PTF7 to PTF0. Bits PF0DT correspond to pins PTF7 to PTF0. When the pin function is general output port is read, the value of the corresponding PFDR bit is returned directly. When the function input port, if the port is read the corresponding pin level is read.

Rev. 2.00, 09/03, page 514 of 690



	1	MOS off)	Pin state	pin state.
Note:	n = 0 to 7			
20.7	Port G			
	-			on shown in figure 20.7. Each pin trol register (PGCR) in the PFC.

Read

PFDR value

PFDR value

Pin state

Write

pin state.

pin state.

PTG7 (input/output)/WAIT (input)
 PTG6 (input/output)/BREQ (input)
 PTG5 (input/output)/BACK (output)
 PTG4 (input/output)/AUDCK (output)

PTG3 (input/output)/TRST (input)
 PTG2 (input/output)/TMS (input)
 PTG1 (input/output)/TCK (input)
 PTG0 (input/output)/TDI (input)

Data can be written to PFDR bu

Written data is output from the p

Data can be written to PFDR bu

Figure 20.7 Port G

# 20.7.1 Register Description

PFnMD1

0

1

PFnMD0

0

1

0

Pin State

Output

MOS on)

Other function

Input (Pull-up

Port G

Port G has the following register. For details on the register address and access size, s

24, List of Registers.

• Port G data register (PGDR)

- Tort G data register (1 GE

RENESAS

7 to	PG7DT	0	R/W	Table 20.7 shows the function of PGDR.
0	to			
	PG0DT			

# Table 20.7 Port G Data Register (PGDR) Read/Write Operations

PGCR S	tate
--------	------

PGnMD1	PGnMD0	Pin State	Read	Write
0	0	Other function	PGDR value	Data can be written to PGDR bur pin state.
	1	Output	PGDR value	Written data is output from the pi
1	0	Input (Pull-up MOS on)	Pin state	Data can be written to PGDR bur pin state.
	1	Input (Pull-up MOS off)	Pin state	Data can be written to PGDR bur pin state.

Note: n = 0 to 7

#### 20.8 Port H

Port H is a 7-bit input/output port with the pin configuration shown in figure 20.8. Each




Figure 20.8 Port H

Rev. 2.00, 09/03, page 516 of 690

RENESAS

PHDR is an 8-bit readable/writable register that stores data for pins PTH6 to PTH0. B to PH0DT correspond to pins PTH6 to PTH0. When the pin function is general output port is read, the value of the corresponding PHDR bit is returned directly. When the fo general input port, if the port is read, the corresponding pin level is read.

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved This bit is always read as 0. The write value s always be 0.
6 to 0	PH6DT to PH0DT	0	R/W	Table 20.8 shows the function of PHDR.

# Table 20.8 Port H Data Register (PHDR) Read/Write Operations

PHCR State				
PHnMD1	PHnMD0	Pin State	Read	Write
0	0	Other function	PHDR value	Data can be written to PHDR bu on pin state.
	1	Output	PHDR value	Written data is output from the p
1	0	Input (Pull-up MOS on)	Pin state	Data can be written to PHDR bu on pin state.
	1	Input (Pull-up	Pin state	Data can be written to PHDR bu

MOS off)

RENESAS

Rev. 2.00, 09/03, pag

on pin state.

Note: n = 0 to 6




Figure 20.9 Port J

#### 20.9.1 Register Description

Port J has the following register. For details on the register address and access size, see List of Registers.

• Port J data register (PJDR)

#### 20.9.2 Port J Data Register (PJDR)

PJDR is an 8-bit readable/writable register that stores data for pins PTJ7 to PTJ0. Bits I PJ0DT correspond to pins PTJ7 to PTJ0. When the pin function is general output port, is read, the value of the corresponding PJDR bit is returned directly.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	PJ7DT to PJ0DT	0	R/W	Table 20.9 shows the function of PJDR.

Rev. 2.00, 09/03, page 518 of 690

RENESAS



#### Port K 20.10

Port K is an 8-bit input/output port with the pin configuration shown in figure 20.10. I an input pull-up MOS, which is controlled by the port K control register (PKCR) in the




Figure 20.10 Port K

#### **Register Description** 20.10.1

Port K has the following register. For details on the register address and access size, s 24, List of Registers.

Port K data register (PKDR)

## Port K Data Register (PKDR)

PKDR is an 8-bit readable/writable register that stores data for pins PTK7 to PTK0. B to PK0DT correspond to pins PTK7 to PTK0. When the pin function is general output port is read, the value of the corresponding PKDR bit is returned directly. When the fu general input port, if the port is read, the corresponding pin level is read.



0	0	Other function	PKDR value	Data can be written to PKDR but on pin state.
	1	Output	PKDR value	Written data is output from the pir
1	0	Input (Pull-up MOS on)	Pin state	Data can be written to PKDR but on pin state.
	1	Input (Pull-up MOS off)	Pin state	Data can be written to PKDR but on pin state.
Note:	n = 0 to 7			

Read

Write

PKnMD1 PKnMD0 Pin State

#### 20.11 Port L




Figure 20.11 Port L

#### 20.11.1 Register Description

Port L has the following register. For details on the register address and access size, see 24, List of Registers.

Port L data register (PLDR)

Rev. 2.00, 09/03, page 520 of 690

RENESAS

3 to 0	PL3DT	0	R	Table 20.11 shows the function of PLDR
	to			
	PL0DT			

# Table 20.11 Port L Data Register (PLDR) Read/Write Operation

# PLCR State

i Lon State				
PLnMD1	PLnMD0	Pin State	Read	Write
0	0	Other function	Read as 0	Invalid (no effect on pin state)
	1	Setting prohibited	_	_
1	0	Setting prohibited	_	_
	1	Input (Pull-up MOS off)	Pin state	Invalid (no effect on pin state)

Note: n = 0 to 3

#### 20.12 Port M

Port M is a 6-bit input/output port with the pin configuration shown in figure 20.12. Ean input pull-up MOS, which is controlled by the port M control register (PMCR) in t




Figure 20.12 Port M

RENESAS

PMDR is an 8-bit readable/writable register that stores data for pins PTM6 and PTM4 to Bits PM6DT and PM4DT to PM0DT correspond to pins PTM6 and PTM4 to PTM0. W function is general output port, if the port is read, the value of the corresponding PMDI returned directly. When the function is general input port, if the port is read, the corresponding to the correspo level is read.

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved This bit is always read as 0. The write value sh always be 0.
6	PM6DT	0	R/W	Table 20.12 shows the function of PMDR.
5	_	0	R	Reserved This bit is always read as 0. The write value sh always be 0.
4 to 0	PM4DT to PM0DT	0	R/W	Table 20.12 shows the function of PMDR.

#### Table 20.12 Port M Data Register (PMDR) Read/Write Operations

#### PMnMD1 PMnMD0 Pin State Read Write 0

)	0	Other function	PMDR value	Data can be written to PMDR but on pin state.
	1	Output	PMDR value	Written data is output from the pir
	0	Input (Pull-up MOS on)	Pin state	Data can be written to PMDR but on pin state.
	1	Input (Pull-up	Pin state	Data can be written to PMDR but

RENESAS

on pin state.

Note: n = 0 to 3 and 6

1

**PMCR State** 

MOS off)

Rev. 2.00, 09/03, page 522 of 690

ı	input (i un-up i in state	Data can be written to I width bu
	MOS off)	on pin state.

#### 20.13 Port N

Port N is an 8-bit input/output port with the pin configuration shown in figure 20.13. I an input pull-up MOS, which is controlled by the port N control register (PNCR) in the




Figure 20.13 Port N

#### **20.13.1** Register Description

Port N has the following register. For details on the register address and access size, so 24, List of Registers.

• Port N data register (PNDR)

#### 20.13.2 Port N Data Register (PNDR)

PNDR is an 8-bit readable/writable register that stores data for pins PTN7 to PTN0. Be to PN0DT correspond to pins PTN7 to PTN0. When the pin function is general output port is read, the value of the corresponding PNDR bit is returned directly. When the frequencial input port, if the port is read, the corresponding pin level is read.



0	0	Other function	PNDR value	Data can be written to PNDR but on pin state.
	1	Output	PNDR value	Written data is output from the pir
1	0	Input (Pull-up MOS on)	Pin state	Data can be written to PNDR but on pin state.
	1	Input (Pull-up MOS off)	Pin state	Data can be written to PNDR but on pin state.
Note:	n = 0 to 7			

pin has an input pull-up MOS, which is controlled by the SC port control register (SCP

Read

Write

# **20.14** SC Port

PNnMD1

PNnMD0 Pin State

The SC port is an 8-bit input/output port with the pin configuration shown in figure 20.




Figure 20.14 SC Port



SCPDR is an 8-bit readable/writable that stores data for pins SCPT5 to SCPT0. Bits S SCPODT correspond to pins SCPT5 to SCPT0. When the pin function is general output port is read, the value of the corresponding SCPDR bit is returned directly. When the general input port, if the port is read, the corresponding pin level is read.

When the RE bit of SCSCR_2 or SCSCR_0 in the serial communication interface wit (SCIF) is set to 1, the RxD2 and RxD0 pins become input pins, and their states can be regardless of the setting of SCPCR.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	0	R	Reserved
				These bits are always read as 0. The write value always be 0.
5 to 0	SCP5DT to	0	R/W	Table 20.14 shows the function of SCPDR.

# Table 20.14 SC Port Data Register (SCPDR) Read/Write Operations

SCP1DR and SCP3DR to SCP5DR **SCPCR State** 

SCPnMD1 SCPnMD0 Pin State

**SCP0DT** 

0	0	Other function	SCPDR value	Data can be written to but no effect on pin s
	1	Output	SCPDR value	Written data is outpupin.
1	0	Input (Pull-up MOS on)	Pin state	Data can be written to but no effect on pin s

1

Note: n = 1 and 3 to 5

off)

Input (Pull-up MOS

Pin state

Read

Data can be written but no effect on pin s

Rev. 2.00, 09/03, pag

Write

RENESAS

	ımpedance		no effect on pin state.
	RxD: Input (Pull-up MOS on)		
1	TxD: Output high impedance	RxD pin state	Data can be written to S no effect on pin state.
	RxD: Input (Pull-up MOS off)		

Note: n = 0 and 2

The operations are not guaranteed when read and write operations are prohibite

- Four input channels
- Minimum conversion time: 8.5  $\mu$ s per channel (P $\phi$  = 33 MHz operation)
- Three conversion modes
  - Single mode: A/D conversion on one channel
  - Multi mode: A/D conversion on one to four channels
  - Scan mode: Continuous A/D conversion on one to four channels
- Four 16-bit data registers

— A/D conversion results are transferred for storage into 16-bit data registers com-

- to the channels. • Sample-and-hold function
- Interrupt source
  - At the end of A/D conversion, an A/D conversion end interrupt (ADI) can be r
- Module standby mode can be set




Figure 21.1 Block Diagram of A/D Converter

Analog power supply	AVcc	Input	Analog power supply and reference A/D conversion
Analog ground	AVss	Input	Analog ground and reference volta conversion
Analog input 0	AN0	Input	Analog input 0
Analog input 1	AN1	Input	Analog input 1
Analog input 2	AN2	Input	Analog input 2
Analog input 3	AN3	Input	Analog input 3

Appleviation Output Function

## 21.3 Register Descriptions

The A/D converter has the following registers. For more information on addresses of

register states in the processing, see section 24, List of Registers.

- A/D data register A (ADDRA)
- A/D data register B (ADDRB)
- A/D data register C (ADDRC)
- A/D data register D (ADDRD)
  - A/D control/status register (ADCSR)

The A/D data registers are initialized to H'0000.

Table 21.2 Analog Input Channels and A/D Data Registers

<b>Analog Input Channel</b>	A/D Data Register that Store Results of A/D Conversion
AN0	ADDRA
AN1	ADDRB
AN2	ADDRC
AN3	ADDRD

### 21.3.2 A/D Control/Status Registers (ADCSR)

Initial

Value

R/W

Bit

Name

Bit

ADCSR is a 16-bit readable/writable register that selects the mode and controls the A/I

Description

15	ADF	0	R/(W)*	A/D End Flag
				Indicates the end of A/D conversion.
				[Setting conditions]
				Single mode: A/D conversion ends
				Multi mode: A/D conversion ends cycling throug selected channels
				Scan mode: A/D conversion ends cycling throug selected channels
				[Clearing conditions]
				(1) Reading ADF while ADF = 1, then writing 0 t
				(2) DMAC is activated by ADI interrupt and ADI

read

Note: *Clear this bit by writing 0. Writing 1 is igr

			when conversion ends on selected channel Multi mode: A/D conversion starts; when conversion is a cycling through the selected channels, ADS automatically cleared. Scan mode: A/D conversion starts and continues, A/D continuously performed until ADST is cleared software, by a reset, or by a transition to starts.
DMASL	0	R/W	DMAC Select
			Selects an interrupt due to ADF or activation o Set the DMASL bit while the ADST bit is 0.
			0: An interrupt by ADF is selected.
			1: Activation of the DMAC by ADF is selected.
_	0	R	Reserved
			These bits are always read as 0. The write val always be 0.
	DMASL —		

Starts of stops A/D conversion. The ADST bit i

A/D conversion starts; ADST is automaticall

1 during A/D conversion.0: A/D conversion is stopped.

1: Single mode:

				lack of a occur.	accuracy or abnormal operation
5	MULTI1	0	R/W	Mode Select	
4	MULTI0	0	R/W	Selects single n	node, multi mode, or scan mo
				00: Single mode	е
				01: Setting prof	nibited
				10: Multi mode	
				11: Scan mode	
3	_	0	R R	Reserved	
2	_	0		These bits are a always be 0.	always read as 0. The write va
1	CH1	0	R/W	Channel Select	
0	CH0	0	R/W		the MULTI bit select the analor the ADST bit to 0 before cha on.
				Single mode	Multi mode or scan mode
				00: AN0	AN0
				01: AN1	ANO, AN1
				10: AN2	AN0 to AN2

11: AN3

Note: If the minimum conversion time is not

AN0 to AN3

Single mode should be selected when only one A/D conversion on one channel is requ

software.

1. A/D conversion of the selected channel starts when the ADST bit of ADCSR is so

2. When conversion ends, the conversion results are transmitted to the A/D data reg corresponds to the channel.

3. When conversion ends, the ADF bit of ADCSR is set to 1. If the ADIE bit is also

The ADST bit holds 1 during A/D conversion. When A/D conversion is complete bit is cleared to 0 and the A/D converter becomes idle. When the ADST bit is cleared during A/D conversion, the conversion is halted and the A/D converter becomes i To clear the ADF flag to 0, first read ADF, then write 0 to ADF.

#### 21.4.2 Multi Mode

ADI interrupt is requested at this time.

Multi mode should be selected when performing A/D conversions on one or more cha

1. When the ADST bit is set to 1 by software, A/D conversion starts with the smalle the analog input channel in the group (for instance, ANO, and AN1 to AN3).

2. When conversion of each channel ends, the conversion results are transmitted to t

- register that corresponds to the channel.
- When conversion of all selected channels ends, the ADF bit of ADCSR is set to 1 ADIE bit is also set to 1, an ADI interrupt is requested at this time.
- When A/D conversion is completed, the ADST bit is cleared to 0 and the A/D conversion becomes idle. When the ADST bit is cleared to 0 during A/D conversion, the con halted and the A/D converter becomes idle.

To clear the ADF flag to 0, first read ADF, then write 0 to ADF.

Rev. 2.00, 09/03, pag

RENESAS

- egiotes unit corresponds to the similarity
- 3. When conversion of all selected channels ends, the ADF bit of ADCSR is set to 1. ADIE bit is also set to 1, an ADI interrupt is requested at this time. A/D conversion with the smaller number of the analog input channel.
- 4. The ADST bit is not automatically cleared to 0. When the ADST bit is set to 1, ste above are repeated. When the ADST bit is cleared to 0, the conversion is halted an converter becomes idle.
  To clear the ADF flag to 0, first read ADF, then write 0 to ADF.

### 21.4.4 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples t input at an A/D conversion start delay time t_D after the ADST bit is set to 1, then starts Figure 21.2 shows the A/D conversion timing. Table 21.3 indicates the A/D conversion.

As indicated in figure 21.2, the A/D conversion time ( $t_{CONV}$ ) includes  $t_D$  and the input s time ( $t_{SPL}$ ). The length of  $t_D$  varies depending on the timing of the write access to ADCs total conversion time therefore varies within the ranges indicated in table 21.3.

In multi mode and scan mode, the values given in table 21.3 apply to the first conversion second and subsequent conversions, the values given in table 21.4 apply to the first conversion.




Figure 21.2 A/D Conversion Timing

**Table 21.3** A/D Conversion Time (Single Mode)

			CKS1 = 1, CKS0 = 0			CKS1 = 0, CKS0 = 1		
	Symbol	Min	Тур	Max	Min	Тур	Max	Min
A/D conversion start delay	t _D	18	_	21	10	_	13	6
Input sampling time	t _{SPL}		129		_	65		_
A/D conversion time	t _{CONV}	535	_	545	275	_	285	141

Note: Values in the table are numbers of states for Po.

Table 21.4 A/D Conversion Time (Multi Mode and Scan Mode)

CKS1	CKS0	Conversion Time (cycles)
0	0	128 (fixed)
0	1	256 (fixed)
1	0	512 (fixed)
1	1	Unused

RENESAS

data transfer.

Table 21.5 A/D Converter Interrupt Source

Name	Interrupt source	Interrupt flag	DMAC act
ADI	A/D conversion end	ADF	Yes

### 21.6 Definitions of A/D Conversion Accuracy

The following shows the definitions of A/D conversion accuracy. In the figure, the 10 b A/D converter have been simplified to 3 bits.

- Resolution
  - Digital output code number of the A/D converter
- Quantization error
- Intrinsic error of the A/D converter and is expressed as 1/2 LSB (figure 21.3)
- Offset error
  - Deviation between analog input voltage and ideal A/D conversion characteristics w digital output value changes from the minimum (zero voltage) 0000000000 (H'00; 6 figure 21.3) to 0000000001 (H'01; 001 in figure 21.3) (figure 21.4)
- Full-scale error
  - Deviation between analog input voltage and ideal A/D conversion characteristics w digital output value changes from the 1111111110 (H'3EF; 110 in figure 21.3) to th 1111111111 (H'3FF; 111 in figure 21.3) (figure 21.4).
- Nonlinearity error
  - Deviation between analog input voltage and ideal A/D conversion characteristics be voltage and full-scale voltage (figure 21.4). Note that it does not include offset, full quantization error.
- Absolute accuracy
  - Deviation between analog and digital input values. Note that it includes offset, full-quantization, or nonlinearity error.

Rev. 2.00, 09/03, page 536 of 690






Figure 21.3 Definitions of A/D Conversion Accuracy




Figure 21.4 Definitions of A/D Conversion Accuracy

since input load is only internal input resistance of 3 k $\Omega$ . However, an analog signal wi differential coefficient (5 mV/ $\mu$ s or greater) cannot be followed up because of a low-pa (figure 21.5). When converting high-speed analog signals or converting in scan mode, slow-impedance buffer.

#### 21.7.2 Influence to Absolute Accuracy

By adding capacitance, absolute accuracy may be degraded if noise is on GND because coupling with GND. Therefore, connect electrically stable GND such as AVcc to preve accuracy from being degraded.

A filter circuit must not interfere with digital signals, or must not be an antenna on a meboard.




Figure 21.5 Analog Input Circuit Example

### 21.7.3 Setting Analog Input Voltage

Operating the chip in excess of the following voltage range may result in damage to ch reliability.

Analog Input Voltage Range: During A/D conversion, the voltages (VANn) input to input pins ANn should be in the range  $AV_{SS} \le VANn \le AV_{CC}$  (n = 0 to 3).

Rev. 2.00, 09/03, page 538 of 690

RENESAS

ground (A v ss) to one point of stable ground (v ss) on the board.

#### 21.7.5 Notes on Countermeasures to Noise

Connect a protective circuit between AVcc and AVss, as shown in figure 21.6, to prev of analog input pins (AN0 to AN3) due to abnormal voltage such as excessive serge. On bypass capacitor that is connected to AVcc and a capacitor for a filter that is connected AN3 to AVss.

When a capacitor for a filter is connected, input currents of AN0 to AN3 are averaged causing errors. If A/D conversion is frequently performed in scan mode, voltages of a pins cause errors when a current that is charged/discharged for capacitance of a sample circuit in the A/D converter is higher than a current that is input through input impeda. Therefore, determine a circuit constant carefully.




Figure 21.6 Example of Analog Input Protection Circuit



Note: Values are for reference.

Figure 21.7 Analog Input Pin Equivalent Circuit

Rev. 2.00, 09/03, page 540 of 690

RENESAS

#### 22.1 Features

The UBC has the following features:

- The following break comparison conditions can be set.
- Number of break channels: two channels (channels A and B)

User break can be requested as either the independent or sequential condition on c

and B (sequential break setting: channel A and then channel B match with break c but not in the same bus cycle).

- Address (Compares 40 bits configured of the ASID and addresses 32 bits: the selected either all-bit comparison or all-bit mask. Comparison bits for the addresses at leave 12 bits (4 b mass). In
  - maskable in 1-bit units; user can mask addresses at lower 12 bits (4 k page), lo (1 k page), or any size of page, etc.)

One of the two address buses (L bus address (LAB) and I bus address (IAB)) of

One of the two data buses (L bus data (LDB) and I bus data (IDB)) can be sele

- selected.
- Data (only on channel B, 32-bit maskable)
- Bus cycle: Instruction fetch or data access

condition exception processing routine can be run.

- Read/write
- Operand size: Byte, word, or longword
- User break is generated upon satisfying break conditions. A user-designed user-br
- In an instruction fetch cycle, it can be selected that a break is set before or after an
  is executed.
- Maximum repeat times for the break condition (only for channel B):  $2^{12} 1$  times.
- Eight pairs of branch source/destination buffers.




Figure 22.1 Block Diagram of User Break Controller

- Break address mask register B (BAMRB)
  - Break bus cycle register B (BBRB)

  - Break data register B (BDRB)
  - Break data mask register B (BDMRB)
  - Break control register (BRCR)
  - Execution times break register (BETR)
  - Branch source register (BRSR)
  - Branch destination register (BRDR)
  - Break ASID register A (BASRA)
  - Break ASID register B (BASRB)

#### 22.2.1 Break Address Register A (BARA)

BARA is a 32-bit readable/writable register. BARA specifies the address used as a broader. in channel A.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BAA31 to	0	R/W	Break Address A
	BAA0			Store the address on the LAB or IAB spectonditions of channel A.

bi	its s	peci	fied by	/ BAR	A (BA	AA31 to	BAA0).
	_						

- 0: Break address bit BAAn of channel A is in the break condition
- Break address bit BAAn of channel A is r and is not included in the break condition

Note: n = 31 to 0

### 22.2.3 Break Bus Cycle Register A (BBRA)

BBRA is a 16-bit readable/writable register, which specifies (1) L bus cycle or I bus cycle instruction fetch or data access, (3) read or write, and (4) operand size in the break conchannel A.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	0	R	Reserved These bits are always read as 0. The write valualways be 0.
7	CDA1	0	R/W	L Bus Cycle/I Bus Cycle Select A
6	CDA0	0	R/W	Select the L bus cycle or I bus cycle as the bus channel A break condition.
				00: Condition comparison is not performed
				01: The break condition is the L bus cycle
				10: The break condition is the I bus cycle
				11: The break condition is the L bus cycle

2	RWA0	0	R/W	Select the read cycle or write cycle as the bus channel A break condition.
				00: Condition comparison is not performed
				01: The break condition is the read cycle
				10: The break condition is the write cycle
				11: The break condition is the read cycle or w
1	SZA1	0	R/W R/W	Operand Size Select A
0	SZA0	0		Select the operand size of the bus cycle for th break condition.
				00: The break condition does not include oper
				01: The break condition is byte access
				10: The break condition is word access
				11: The break condition is longword access
22.2.4	Break Ad	ldress F	Register B	(BARB)

R/W

R/W

11. The break condition is the instruction fetch

Stores an address which specifies a break con

BARB specifies the break address on LAB or

Rev. 2.00, 09/03, pag

access cycle

Read/Write Select A

to

BAB0

3

2

RWA1

RWA0

0

0

BARB is a 32-bit readable/writable register. BARB specifies the address used as a breathern

in channe	l B.			
Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BAB31	0	R/W	Break Address B

channel B.

specified by Dritto (Dribot to Dribo).
0: Break address BABn of channel B is inclu-
break condition

- 1: Break address BABn of channel B is mask
- not included in the break condition Note: n = 31 to 0

#### 22.2.6 **Break Data Register B (BDRB)**

BDRB is a 32-bit readable/writable register.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BDB31 to	0	R/W	Break Data Bit B
	BDB0			Stores data which specifies a break condition B.

BDRB specifies the break data on LDB or IDI Notes: 1. Specify an operand size when including the value of the data bus in the brea

2. When the byte size is selected as a break condition, the same byte data mubits 15 to 8 and 7 to 0 in BDRB as the break data.

specified by BDRB (BDB31 to BDB0).
<ol> <li>Break data BDBn of channel B is includ break condition</li> </ol>
1: Break data BDBn of channel B is maske

Note: n = 31 to 0

Notes: 1. Specify an operand size when including the value of the data bus in the bre

2. When the byte size is selected as a break condition, the same byte data m bits 15 to 8 and 7 to 0 in BDRB as the break mask data in BDMRB.

included in the break condition

#### 22.2.8 Break Bus Cycle Register B (BBRB)

channel B.

BBRB is a 16-bit readable/writable register, which specifies (1) L bus cycle or I bus c instruction fetch or data access, (3) read or write, and (4) operand size in the break con

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	0	R	Reserved These bits are always read as 0. The write val always be 0.

					the bus cycle of the channel B break condition.
					00: Condition comparison is not performed
					01: The break condition is the instruction fetch of
					10: The break condition is the data access cycle
					11: The break condition is the instruction fetch of access cycle
-	3	RWB1	0	R/W	Read/Write Select B
	2	RWB0	0	R/W	Select the read cycle or write cycle as the bus of channel B break condition.
					00: Condition comparison is not performed
					01: The break condition is the read cycle
					10: The break condition is the write cycle
					11: The break condition is the read cycle or writ
	1	SZB1	0	R/W	Operand Size Select B
	0	SZB0	0	R/W	Select the operand size of the bus cycle for the

break condition.

R/W

R/W

5

4

IDB1

IDB0

0

0

Instruction Fetch/Data Access Select B

Select the instruction fetch cycle or data access

00: The break condition does not include opera

01: The break condition is byte access10: The break condition is word access11: The break condition is longword access

Rev. 2.00, 09/03, page 548 of 690

4. Specifies whether to include data bus on channel B in comparison conditions.

- 5. Enables PC trace.
  - 6. Enables ASID check.

BRCR is a 32-bit readable/writable register that has break conditions match flags and

19 to 16

setting a variety of break conditions.

Initial

0

R

Bit

Bit	Name	Value	R/W	Description
31 to 22	_	0	R	Reserved
				These bits are always read as 0. The write valways be 0.
21	BASMA	0	R/W	Break ASID Mask A
				Specifies whether bits in channel A break A ASID0 (BASA7 to BASA0) which are set in I masked or not.
				0: All BASRA bits are included in the break of and the ASID is checked
				<ol> <li>All BASRA bits are not included in the bre and the ASID is not checked</li> </ol>
20	BASMB	0	R/W	Break ASID Mask B
				Specifies whether bits in channel B break A ASID0 (BASB7 to BASB0) which are set in I masked or not.
				0: All BASRB bits are included in the break of and the ASID is checked

Reserved

always be 0.

1: All BASRB bits are not included in the bre

These bits are always read as 0. The write v

and the ASID is not checked

			When the L bus cycle condition in the break confor channel B is satisfied, this flag is set to 1. In clear this flag, write 0 into this bit.
			0: The L bus cycle condition for channel B does
			1: The L bus cycle condition for channel B match
SCMFDA	0	R/W	I Bus Cycle Condition Match Flag A When the I bus cycle condition in the break condition channel A is satisfied, this flag is set to 1. In order this flag, write 0 into this bit.
			0: The I bus cycle condition for channel A does r
			1: The I bus cycle condition for channel A match
SCMFDB	0	R/W	I Bus Cycle Condition Match Flag B When the I bus cycle condition in the break condition channel B is satisfied, this flag is set to 1. In order this flag, write 0 into this bit.
			0: The I bus cycle condition for channel B does r
			1: The I bus cycle condition for channel B match
PCTE	0	R/W	PC Trace Enable
			0: Disables PC trace
			1: Enables PC trace
PCBA	0	R/W	PC Break Select A Selects the break timing of the instruction fetch of

Rev. 2.00, 09/03, page 550 of 690



channel A as before or after instruction execution
0: PC break of channel A is set before instruction
1: PC break of channel A is set after instruction of

				1: PC break of channel B is set after instruction of
5, 4	_	0	R	Reserved These bits are always read as 0. The write value always be 0.
3	SEQ	0	R/W	Sequence Condition Select Selects two conditions of channels A and B as ir sequential conditions.
				0: Channels A and B are compared under independent conditions
				1: Channels A and B are compared under seque conditions (channel A, then channel B)
2, 1	_	0	R	Reserved These bits are always read as 0. The write value always be 0.
0	ETBE	0	R/W	Number of Execution Times Break Enable Enables the execution-times break condition onl B. If this bit is 1 (break enable), a user break is is the number of satisfied break conditions matche number of execution times that is specified by B
				0: The execution-times break condition is disable B
				The execution-times break condition is enable     B
				Rev. 2.00, 09/03, pa

channel B

PC Break Select B

6

PCBB

0

R/W

1: The data bus condition is included in the condi

Selects the break timing of the instruction fetch of channel B as before or after instruction execution 0: PC break of channel B is set before instruction

151	to	_	0	R	Reserved		
12					These bits	s are always read as 0. The wi e 0.	rite
11 1	to 0	BET11 to BET0	0	R/W	Number o	of Execution Times	
Note	ins		ow perform	breaks, l	BETR is no	nstruction fetch cycles and any ot decremented when the first b	
				Value			Va
	Ins	truction		Decre	emented	Instruction	De
	RTI	E		4		LDC.L @Rm+,SR	6
	DM	ULS.L Rm,Rn	ı	2		LDC.L @Rm+,GBR	4
	DM	ULU.L Rm,Rn	1	2		LDC.L @Rm+,VBR	4
	MA	C.L @Rm+,@	Rn+	2		LDC.L @Rm+,SSR	4
	MA	C.W @Rm+,@	®Rn+	2		LDC.L @Rm+,SPC	4
	MU	L.L Rm,Rn		3		LDC.L @Rm+,R0_BANK	4
	AN	D.B #imm,@(I	R0,GBR)	3		LDC.L @Rm+,R1_BANK	4
	OR	.B #imm,@(R	0,GBR)	3		LDC.L @Rm+,R2_BANK	4
	TAS	S.B @Rn		3		LDC.L @Rm+,R3_BANK	4
	TS	Γ.B #imm,@(F	RO,GBR)	3		LDC.L @Rm+,R4_BANK	4
	XO	R.B #imm,@(I	R0,GBR)	3		LDC.L @Rm+,R5_BANK	4
	LDO	C Rm,SR		4		LDC.L @Rm+,R6_BANK	4
	LDO	C Rm,GBR		4		LDC.L @Rm+,R7_BANK	4
	LDO	C Rm,VBR		4		LDC.L @Rn+,MOD	4

Ω

4

4

4

RENESAS

LDC.L @Rn+,RS

LDC.L @Rn+,RE

LDC Rn,MOD

LDC Rn,RS

LDC Rn,RE

BSR label

BSRF Rm

JSR @Rm

4

4

4

4

2

2

2

LDC Rm,SSR

LDC Rm,SPC

LDC Rm,R0_BANK

LDC Rm,R1_BANK

LDC Rm,R2_BANK

LDC Rm,R3_BANK

LDC Rm,R4_BANK

LDC Rm,R5_BANK

LDC Rm,R6_BANK LDC Rm,R7_BANK

30 to 28	_	0	R	Reserved
				These bits are always read as 0.
27 to 0	BSA27	Undefined	R	Branch Source Address
	to BSA0			Store bits 27 to 0 of the branch source ad

R

**BRSR Valid Flag** 

Indicates whether the branch source addrewhen a branch source address is fetched, set to 1. This flag is cleared to 0 by reading 0: The value of BRSR register is invalid 1: The value of BRSR register is valid

SVF

0

31

RENESAS

				fetched, this flag is set to 1. This flag is cl by reading BRDR.
				0: The value of BRDR register is invalid
				1: The value of BRDR register is valid
30 to	_	0	R	Reserved
28				These bits are always read as 0.
27 to 0	BDA27 to	Undefined	R	Branch Destination Address
	BDA0			Store bits 27 to 0 of the branch destination
22.2.13	Break ASID	) Register A (	BASR	<b>A</b> )

Value

0

R/W

R

Description

**BRDR Valid Flag** 

Indicates whether a branch destination ad stored. When a branch destination addre

# 22.

Bit

31

Name

DVF

BASRA is an 8-bit readable/writable register that specifies ASID which becomes the b

condition for channel A. BASRA is in CCN.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	BASA7	_	R/W	Break ASID A
	to BASA0			Store ASID (bits 7 to 0) which is the brea for channel A.

### 22.3 Operation

#### 22.3.1 Flow of the User Break Operation

The flow from setting of break conditions to user break exception processing is descri 1. The break addresses and corresponding ASID are set in the break address registers

BARB) and break ASID registers (BASRA and BASRB in CNN). The masked ad set in the break address mask registers (BAMRA and BAMRB). The break data is break data register (BDRB). The masked data is set in the break data mask register. The bus break conditions are set in the break bus cycle registers (BBRA and BBRB groups of BBRA and BBRB (L bus cycle/I bus cycle select, instruction fetch/data select, and read/write select) are each set. No user break will be generated if even

groups is set with 00. The respective conditions are set in the bits of the break con (BRCR). Make sure to set all registers related to breaks before setting BBRA/BBR

- 2. When the break conditions are satisfied, the UBC sends a user break request to the sets the L bus condition match flag (SCMFCA or SCMFCB) and the I bus condition flag (SCMFDA or SCMFDB) for the appropriate channel.
- 3. The appropriate condition match flags (SCMFCA, SCMFDA, SCMFCB, and SCM be used to check if the set conditions match or not. The matching of the conditions but they are not reset. 0 must first be written to them before they can be used again
- 4. There is a chance that the data access break and its following instruction fetch brea around the same time. There will be only one break request to the CPU, but these channel match flags could be both set.

- not rounded. — For instruction fetch cycles issued on the L bus by the CPU, even though their leaves to the cycles issued on the L bus by the CPU, even though their leaves to the cycles issued on the L bus by the CPU, even though their leaves to the cycles issued on the L bus by the CPU, even though their leaves to the cycles issued on the L bus by the CPU.
  - addresses are not to be cached, they are issued in longwords and their addresses rounded to match longword boundaries. — If a logical address issued on the L bus by the CPU is an address to be cached at
  - miss occurs, its bus cycle is issued as a cache fill cycle on the I bus. In this case in longwords and its address is rounded to match longword boundaries. However cache fill is not performed for a write miss in write through mode. In this case, t cycle is issued with the data size specified on the L bus and its address is not rou write back mode, a write back cycle may be issued in addition to a read fill cycl

longword bus cycle whose address is rounded to match longword boundaries.

cycle resulting from an instruction executed by the CPU, at which instruction th

RENESAS

- I bus cycles (including read fill cycles) resulting from instruction fetches on the the CPU are defined as instruction fetch cycles on the I bus, while other bus cyc defined as data access cycles.
- The DMAC only issues data access cycles for I bus cycles.
- If a break condition is specified for the I bus, even when the condition matches
- to be accepted cannot be clearly defined. 6. While the block bit (BL) in the CPU status register (SR) is set to 1, no breaks can be However, condition determination will be carried out, and if the condition matches,
- corresponding condition match flag is set to 1.

All histiaction set for a break before execution breaks when it is committed that the has been fetched and will be executed. This means this feature cannot be used on i fetched by overrun (instructions fetched at a branch or during an interrupt transition be executed). When this kind of break is set for the delay slot of a delayed branch

> the break is generated prior to execution of the delayed branch instruction. If a branch does not occur at a delayed conditional branch instruction, the

instruction is not recognized as a delay slot. 3. When the condition is specified to be occurred after execution, the instruction set

- break condition is executed and then the break is generated prior to the execution of instruction. As with pre-execution breaks, this cannot be used with overrun fetch i When this kind of break is set for a delayed branch instruction and its delay slot, a generated until the first instruction at the branch destination.
- 4. When an instruction fetch cycle is set for channel B, the break data register B (BD
- ignored. Therefore, break data cannot be set for the break of the instruction fetch of 5. If the I bus is set for a break of an instruction fetch cycle, the condition is determine instruction fetch cycles on the I bus. For details, see 5 in section 22.3.1, Flow of the Break Operation.

2. The relationship between the data access cycle address and the comparison condition operand size is listed in table 22.1.

Table 22.1 Data Access Cycle Addresses and Operand Size Comparison Condition

Access Size	Address Compared			
Longword	Compares break address register bits 31 to 2 to address bus bi			
Word	Compares break address register bits 31 to 1 to address bus bi			
Byte	Compares break address register bits 31 to 0 to address bus bi			

This means that when address H'00001003 is set in the break address register (BAR

BARB), for example, the bus cycle in which the break condition is satisfied is as fo

Longword access at H'00001000

(where other conditions are met).

Word access at H'00001002 Byte access at H'00001003

- Byte access at H 00001003
- When the data value is included in the break conditions on channel B:
   When the data value is included in the break conditions, either longword, word, or long the conditions.
  - specified as the operand size of the break bus cycle register B (BBRB). When data included in break conditions, a break is generated when the address conditions and conditions both match. To specify byte data for this case, set the same data in two b 15 to 8 and bits 7 to 0 of the break data register B (BDRB) and break data mask reg (BDMRB). When word or byte is set, bits 31 to 16 of BDRB and BDMRB are igno
- Therefore, if including the value of the data bus when a PREF instruction is specific break condition, a break will not occur.5. If the L bus is selected, a break occurs on ending execution of the instruction that m

4. Access by a PREF instruction is handled as read access in longword units without a

. If the L bus is selected, a break occurs on ending execution of the instruction that me break condition, and immediately before the next instruction is executed. However, is also specified as the break condition, the break may occur on ending execution of instruction following the instruction that matches the break condition. If the I bus is



the instruction at which the break will occur cannot be determined. When this kind

To clear the channel A condition match when a channel A condition match has occ channel B condition match has not yet occurred in a sequential break specification SEQ bit in BRCR to 0.

2. In sequential break specification, the L or I bus can be selected and the execution t condition can be also specified. For example, when the execution times break conspecified, the break condition is satisfied when a channel B condition matches with H'0001 after a channel A condition has matched.

#### 22.3.5 Value of Saved Program Counter

When a break occurs, the address of the instruction from where execution is to be resu saved in the SPC, and the exception handling state is entered. If the L bus is specified condition, the instruction at which the break should occur can be clearly determined ( when data is included in the break condition). If the I bus is specified as a break condiinstruction at which the break should occur cannot be clearly determined.

slot matches the condition, these instructions are executed, and the branch destination is saved in the SPC.

- 3. When data access (address only) is specified as a break condition:
  - The address of the instruction immediately after the instruction that matched the brocondition is saved in the SPC. The instruction that matches the condition is execute break occurs before the next instruction is executed. However when a delay slot instruction, the branch destination address is saved in the SPC.
- 4. When data access (address + data) is specified as a break condition:

When a data value is added to the break conditions, the address of an instruction that two instructions of the instruction that matched the break condition is saved in the S which instruction the break occurs cannot be determined accurately.

When a delay slot instruction matches the condition, the branch destination address the SPC. If the instruction following the instruction that matches the break condition branch instruction, the break may occur after the branch instruction or delay slot ha

In this case, the branch destination address is saved in the SPC.

Rev. 2.00, 09/03, page 560 of 690



- If a branch occurs due to an interrupt or exception, the value saved in SPC due occurrence is saved in BRSR and the start address of the exception handling resaved in BRDR.
- 3. BRSR and BRDR have eight pairs of queue structures. The top of queues is read f address stored in the PC trace register is read. BRSR and BRDR share the read post BRSR and BRDR in order, the queue only shifts after BRDR is read. After switch PCTE bit (in BRCR) off and on, the values in the queues are invalid.

- Channel A
  - Address: H'00000404, Address mask: H'00000000

L bus/instruction fetch (after instruction execution)/read (op Bus cycle: is not included in the condition)

The ASID check is not included.

- Channel B
- Address: H'00008010, Address mask: H'00000006
- Data: H'00000000, Data mask: H'00000000
  - L bus/instruction fetch (before instruction execution)/read (d Bus cycle:
  - is not included in the condition)

The ASID check is not included.

- A user break occurs after an instruction of address H'00000404 is executed or be instructions of addresses H'00008010 to H'00008016 are executed.
- 2. Register specifications

BARA = H'00037226, BAMRA = H'00000000, BBRA = H'0056, BARB = H'0003

BAMRB = H'000000000, BBRB = H'0056, BDRB = H'000000000, BDMRB = H'000 BRCR = H'000000008, BASRA = H'80, BASRB = H'70

Specified conditions: Channel A/channel B sequential mode

- Channel A
  - Address:

Bus cycle:

 Channel B Address:

Data:

Bus cycle:

H'00037226, Address mask: H'00000000, ASID = H'80

L bus/instruction fetch (before instruction execution)/read/w

H'0003722E, Address mask: H'00000000, ASID = H'70

H'00000000, Data mask: H'00000000

L bus/instruction fetch (before instruction execution)/read/w

After an instruction with ASID = H'80 and address H'00037226 is executed, a u occurs before an instruction with ASID = H'70 and address H'0003722E is exec

RENESAS

Rev. 2.00, 09/03, page 562 of 690

The ASID check is not included.

Channel B

Address:

Bus cycle:

4. Register specifications

• Channel A Address:

Bus cycle:

Bus cycle:

• Channel B Address:

H'00031415, Address mask: H'00000000

BRCR = H'000000008, BASRA = H'80, BASRB = H'70Specified conditions: Channel A/channel B sequential mode

Data: H'00000000, Data mask: H'00000000

match. Therefore, no user break occurs.

The ASID check is not included.

Data: H'00000000, Data mask: H'00000000

is not included in the condition)

L bus/instruction fetch (before instruction execution)/read/

Since instruction fetch is not a write cycle on channel A, a sequential condition

L bus/instruction fetch (before instruction execution)/read


On channel A, no user break occurs since instruction fetch is not a write cycle.

B, no user break occurs since instruction fetch is performed for an even addres

BARA = H'00037226, BAMRA = H'00000000, BBRA = H'005A, BARB = H'000

BAMRB = H'00000000, BBRB = H'0056, BDRB = H'00000000, BDMRB = H'00

Rev. 2.00, 09/03, pag



L bus/instruction fetch (before instruction execution)/write

H'0003722E, Address mask: H'00000000, ASID = H'70

## RENESAS

The ASID check is not included.

- - Channel B

- - Address: Data: Bus cycle:

The ASID check is not included.

H'00000000. Data mask: H'00000000

The number of execution-times break enable (5 times)

H'00001000, Address mask: H'00000000 L bus/instruction fetch (before instruction execution)/read/lo

On channel B, a user break occurs after the instruction of address H'00001000 a

On channel A, a user break occurs before an instruction of address H'00000500

four times and before the fifth time. 6. Register specifications

BARA = H'00008404, BAMRA = H'00000FFF, BBRA = H'0054, BARB = H'0000

BAMRB = H'00000006, BBRB = H'0054, BDRB = H'00000000, BDMRB = H'000

BRCR = H'00000400, BASRA = H'80, BASRB = H'70

 Channel A Address:

Specified conditions: Channel A/channel B independent mode

H'00008404, Address mask: H'00000FFF, ASID = H'80 L bus/instruction fetch (after instruction execution)/read (op

is not included in the condition) Channel B H'00008010, Address mask: H'00000006, ASID = H'70

Bus cycle:

Address:

Data:

Bus cycle:

H'00000000, Data mask: H'00000000

L bus/instruction fetch (before instruction execution)/read (d

is not included in the condition)

A user break occurs after an instruction with ASID = H'80 and addresses H'0000 H'00008FFE is executed or before an instruction with ASID = H'70 and address

H'00008010 to H'00008016 are executed.

RENESAS

Bus cycle: L bus/data access/read (operand size is not included in the Channel B

Address:

Data: Bus cycle:

H'000ABCDE, Address mask: H'000000FF, ASID = H'70

On channel B, a user break occurs when word H'A512 is written in ASID = H'

H'00123454, word read from address H'00123456, or byte read from address H

Rev. 2.00, 09/03, pag

H'0000A512, Data mask: H'00000000

L bus/data access/write/word On channel A, a user break occurs with longword read from ASID = H'80 and

addresses H'000ABC00 to H'000ABCFE.

H'00314156, Address mask: H'00000000, ASID = H'80

H'00055555, Address mask: H'00000000, ASID = H'70

H'00000078, Data mask: H'0000000F

On channel A, a user break occurs when instruction fetch is performed for ASI

On channel B, a user break occurs when byte data H'7* is written in address H

RENESAS

I bus/data access/write/byte

I bus/instruction fetch/read (operand size is not included in

Break Condition Specified for an I Bus Data Access Cycle

BRCR = H'00000080, BASRA = H'80, BASRB = H'70

condition)

and address H'00314156 in the memory space.

with ASID = H'70 on the I bus.

Specified conditions: Channel A/channel B independent mode

Register specifications:

BARA = H'00314156, BAMRA = H'00000000, BBRA = H'0094, BARB = H'000

• Channel A Address:

Bus cycle:

Channel B Address:

Bus cycle:

Data:

BAMRB = H'000000000, BBRB = H'00A9, BDRB = H'00007878, BDMRB = H'000078878, BDMRB = H'0000788, BDMRB = H'00000788, BDMRB = H'00000788, BDMRB = H'00000788, BDMRB = H'00000788, BDMRB =

- A condition match occurs when a B-channel match occurs in a bus cycle after an A match occurs in another bus cycle in sequential break setting. Therefore, no break of if a bus cycle, in which an A-channel match and a channel B match occur simultanes set.

  4. When a user break and another exception occur at the same instruction, which has he
- priority is determined according to the priority levels defined in table 5.1 in section Exception Handling. If an exception with higher priority occurs, the user break is no generated.
  - Pre-execution break has the highest priority.

5. Note on specification of sequential break:

— When a post-execution break or data access break occurs simultaneously with a execution-type exception (including pre-execution break) that has higher priorit execution-type exception is accepted, and the condition match flag is not set (se exception in the following note). The break will occur and the condition match set only after the exception source of the re-execution-type exception has been of the condition of the process.

the exception handling routine and re-execution of the same instruction has end-


- When a post-execution break or data access break occurs simultaneously with a completion-type exception (TRAPA) that has higher priority, though a break do occur, the condition match flag is set.
  - Note the following exception for the above note.If a post-execution break or data access break is satisfied by an instruction that general

in this case.

CPU address error (or TLB related exception) by data access, the CPU address error related exception) is given priority to the break. Note that the UBC condition match

7. User breaks are disabled during USB module standby mode. Do not read from or w

- 6. Note the following when a break occurs in a delay slot.
- If a pre-execution break is set at the delay slot instruction of the RTE instruction, th
- does not occur until the branch destination of the RTE instruction.
- UBC registers during USB module standby mode; the values are not guaranteed.



#### 25.1 reatures

The UDI (User Debugging Interface) is a serial I/O interface which supports with JTA Test Action Group, IEEE Standard 1149.1 and IEEE Standard Test Access Port and E Scan Architecture) specifications.

The UDI in this LSI supports a boundary scan mode, and is also used for emulator con

When using an emulator, UDI functions should not be used. Refer to the emulator mamethod of connecting the emulator.

Figure 23.1 shows a block diagram of the UDI.




Figure 23.1 Block Diagram of UDI

Rev. 2.00, 09/03, pag

			The state of the TAP control circuit is determined by this signal in synchronization with TCK. The protocol supported to the JTAG standard (IEEE Std.1149.1).
	TRST*	Input	Reset Input Pin
			Input is accepted asynchronously with respect to TO when low, the UDI is reset. TRST must be held low constant period when power is turned on regardless the UDI function. As the same as the RESETP pin, pin should be driven low at the power-on reset state high after the power-on reset state is released. This from the JTAG standard.  See section 23.4.2, Reset Configuration, for more in
	TDI*	Input	Serial Data Input Pin
			Data transfer to the UDI is executed by changing th synchronization with TCK.
	TDO	Output	Serial Data Output Pin
			Data read from the UDI is executed by reading this synchronization with TCK. The data output timing define command type set in the SDIR. See section 23. Instruction Register (SDIR), for more information.
•	ASEMD0*	Input	ASE Mode Select Pin
			If a low level is input at the $\overline{\text{ASEMDO}}$ pin while the $\overline{\text{F}}$ is asserted, ASE mode is entered; if a high level is i mode is entered. In ASE mode, dedicated emulator can be used. The input level at the $\overline{\text{ASEMDO}}$ pin she for at least one cycle after $\overline{\text{RESETP}}$ negation. See s 23.4.2, Reset Configuration, for more information.

Input

TMS*

RENESAS

(TDI), and output from the data output pin (TDO), in

synchronization with this clock.

Mode Select Input Pin

#### 23.3 Register Descriptions

The UDI has the following registers. For details on register addresses and register stat processing state, see section 24, List of Registers.

- Bypass register (SDBPR)
- Instruction register (SDIR)
- Boundary scan register (SDBSR)
- ID register (SDID)

## 23.3.1 Bypass Register (SDBPR)

SDBPR is a 1-bit register that cannot be accessed by the CPU. When SDIR is set to the mode, SDBPR is connected between UDI pins TDI and TDO. The initial value is und SDBPR is initialized when the TAP enters the Capture-DR state.

## 23.3.2 Instruction Register (SDIR)

SDIR is a 16-bit read-only register. The register is in JTAG IDCODE in its initial state initialized by TRST assertion or in the TAP test-logic-reset state, and can be written to irrespective of the CPU mode. Operation is not guaranteed if a reserved command is stregister.

				This bit is always read as 0.
0	_	1	R	Reserved This bit is always read as 1.

Table 23.2 UDI Commands

#### Bits 15 to 8

TI7	TI6	TI5	TI4	TI3	TI2	TI1	TI0	Description
0	0	0	0	_		_	_	JTAG EXTEST
0	0	1	0	_	_	_	_	JTAG CLAMP
0	0	1	1	_	_	_	_	JTAG HIGHZ
0	1	0	0	_	_	_	_	JTAG SAMPLE/PF
0	1	1	0	_		_	_	UDI reset negate
0	1	1	1	_	_	_	_	UDI reset assert
1	0	1	_	_	_	_	_	UDI interrupt
1	1	1	0	_	_	_	_	JTAG IDCODE (In
1	1	1	1	_		_	_	JTAG BYPASS
Other	than the	above						Reserved

#### 23.3.3 Boundary Scan Register (SDBSR)

SDBSR is a 385-bit shift register, located on the PAD, for controlling the input/output LSI. The initial value is undefined. SDBSR cannot be accessed by the CPU.

Using the EXTEST, SAMPLE/PRELOAD, CLAMP, and HIGHZ commands, a boundard test which supports the JTAG standard can be carried out. Table 23.3 shows the correspondence this LSI's pins and boundary scan register bits.

Rev. 2.00, 09/03, page 570 of 690



377				
	D26/PTB2/PINT10	IN	345	D27/PTB3/PINT11
376	D25/PTB1/PINT9	IN	344	D26/PTB2/PINT10
375	D24/PTB0/PINT8	IN	343	D25/PTB1/PINT9
374	D23/PTA7/PINT7	IN	342	D24/PTB0/PINT8
373	D22/PTA6/PINT6	IN	341	D23/PTA7/PINT7
372	D21/PTA5/PINT5	IN	340	D22/PTA6/PINT6
371	D20/PTA4/PINT4	IN	339	D21/PTA5/PINT5
370	D19/PTA3/PINT3	IN	338	D20/PTA4/PINT4
369	D18/PTA2/PINT2	IN	337	D19/PTA3/PINT3
368	D17/PTA1/PINT1	IN	336	D18/PTA2/PINT2
367	D16/PTA0/PINT0	IN	335	D17/PTA1/PINT1
366	D15	IN	334	D16/PTA0/PINT0
365	D14	IN	333	D15
364	D13	IN	332	D14
363	D12	IN	331	D13
362	D11	IN	330	D12
361	D10	IN	329	D11
360	D9	IN	328	D10
359	D8	IN	327	D9
358	D7	IN	326	D8
357	D6	IN	325	D7
356	D5	IN	324	D6
355	D4	IN	323	D5
354	D3	IN	322	D4

IIN

IN

IN

348

347

346

D30/P1B6/PIN114

D29/PTB5/PINT13

D28/PTB4/PINT12

380

379

378

D29/P1B5/PIN113

D28/PTB4/PINT12

D27/PTB3/PINT11

289	D4	Control	256
290	D5	Control	257
291	D6	Control	258
292	D7	Control	259
293	D8	Control	260
294	D9	Control	261
295	D10	Control	262
296	D11	Control	263
297	D12	Control	264
298	D13	Control	265
299	D14	Control	266
300	D15	Control	267
301	D16/PTA0/PINT0	Control	268
302	D17/PTA1/PINT1	Control	269
303	D18/PTA2/PINT2	Control	270
304	D19/PTA3/PINT3	Control	271
305	D20/PTA4/PINT4	Control	272
306	D21/PTA5/PINT5	Control	273
307	D22/PTA6/PINT6	Control	274
308	D23/PTA7/PINT7	Control	275

314

313

312

311

310

D29/PTB5/PINT13

D28/PTB4/PINT12

D27/PTB3/PINT11

D26/PTB2/PINT10

D25/PTB1/PINT9

281

280

279

278

277

A21/PTK3

A22/PTK4

A23/PTK5

A24/PTK6

A25/PTK7

BS/PTC0

CS2/PTC3

CS3/PTC4

CS4/PTC5 CS5A/PTC6

CS5B/PTD6

CS6A/PTC7

CS6B/PTD7

RASL/PTD0

RASU/PTD1

CASL/PTD2

A0/PTK0

Α1

A2

А3

Α4

Α5

A6

Α7

WE2/DQMUL/PTC1

WE3/DQMUU/AH/PTC2

Control

Control

Control

Control

Control

245				
0	A18	OUT	212	A7
244	A19/PTK1	OUT	211	A8
243	A20/PTK2	OUT	210	A9
242	A21/PTK3	OUT	209	A10
241	A22/PTK4	OUT	208	A11
240	A23/PTK5	OUT	207	A12
239	A24/PTK6	OUT	206	A13
238	A25/PTK7	OUT	205	A14
237	BS/PTC0	OUT	204	A15
236	RD	OUT	203	A16
235	WE0/DQMLL	OUT	202	A17
234	WE1/DQMLU	OUT	201	A18
233	WE2/DQMUL/PTC1	OUT	200	A19/PTK1
232	WE3/DQMUU/AH/PTC2	OUT	199	A20/PTK2
231	RD/WR	OUT	198	A21/PTK3
230	CS0	OUT	197	A22/PTK4
229	CS2/PTC3	OUT	196	A23/PTK5
228	CS3/PTC4	OUT	195	A24/PTK6
227	CS4/PTC5	OUT	194	A25/PTK7
226	CS5A/PTC6	OUT	193	BS/PTC0
225	CS5B/PTD6	OUT	192	RD
224	CS6A/PTC7	OUT	191	WE0/DQMLL
223	CS6B/PTD7	OUT	190	WE1/DQMLU

OUT

OUT

OUT

215

214

213

A4

A5

A6

248

247

246

A15

A16

A17

175	CASU/PTD3	IN	142
174	CKE/PTD4	IN	14
173	PTD5/NF	IN	140
172	BACK/PTG5	IN	139
171	BREQ/PTG6	IN	138
170	WAIT/PTG7	IN	13
169	DACK0/PTE0	IN	136
168	DACK1/PTE1	IN	13
167	TEND0/PTE3	IN	134
166	AUDSYNC/PTF4	IN	133
165	AUDATA0/PTF0/TO0	IN	132
164	AUDATA1/PTF1/TO1	IN	13
163	AUDATA2/PTF2/TO2	IN	130
162	AUDATA3/PTF3/TO3	IN	129
161	NF/PTJ0	IN	128
160	NF/PTJ1	IN	12
159	NF/PTJ2	IN	120
158	NF/PTJ3	IN	12
157	NF/PTJ4	IN	124

182

181

180

179

178

177

176

CS5A/PTC6

CS5B/PTD6

CS6A/PTC7

CS6B/PTD7

RASL/PTD0

RASU/PTD1

CASL/PTD2

149

148

147

146

145

144

143

Control

Control

Control

Control

Control

Control

Control

PTM3

MD0

MD1

MD2

MD5

CASU/PTD3

CKE/PTD4 PTD5/NF

BACK/PTG5

BREQ/PTG6

WAIT/PTG7

DACK0/PTE0

DACK1/PTE1

TEND0/PTE3

NF/PTJ0

NF/PTJ1

NF/PTJ2

NF/PTJ3

NF/PTJ4 NF/PTJ5

AUDSYNC/PTF4

AUDATA0/PTF0/TO0

AUDATA1/PTF1/TO1

AUDATA2/PTF2/TO2

AUDATA3/PTF3/TO3

ASEBRKAK/PTF6

111	BREQ/PTG6	Control	78	PTN7
110	WAIT/PTG7	Control	77	TCLK/PTE6
109	DACK0/PTE0	Control	76	PTE7
108	DACK1/PTE1	Control	75	SCK0/SCPT1
107	TEND0/PTE3	Control	74	SCK2/SCPT3
106	AUDSYNC/PTF4	Control	73	RTS2/SCPT4
105	AUDATA0/PTF0/TO0	Control	72	RXD0/SCPT0/IrRX
104	AUDATA1/PTF1/TO1	Control	71	RXD2/SCPT2
103	AUDATA2/PTF2/TO2	Control	70	CTS2/SCPT5
102	AUDATA3/PTF3/TO3	Control	69	IRQ0/IRL0/PTH0
101	NF/PTJ0	Control	68	IRQ1/IRL1/PTH1
100	NAF/PTJ1	Control	67	IRQ2/IRL2/PTH2
99	NF/PTJ2	Control	66	IRQ3/IRL3/PTH3
98	NF/PTJ3	Control	65	IRQ4/PTH4
97	NF/PTJ4	Control	64	IRQ5/PTE2
96	NF/PTJ5	Control	63	AUDCK/PTG4
95	NF/PTJ6	Control	62	NMI
94	NF/PTJ7	Control	61	DREQ0/PTH5
93	NF/PTM4	Control	60	DREQ1/PTH6
92	PTM0	Control	59	MD3
91	PTM1	Control	58	MD4

OUT

Control

Control

Control

Control

83

82

81

80

79

PTN2/XVDATA

PTN3/TXDMNS

PTN4/TXDPLS

PTN5/DMNS

PTN6/DPLS

116

115

114

113

112

ASEBRKAK/PTF6

CASU/PTD3

BACK/PTG5

CKE/PTD4

PTD5/NF

Rev. 2.00, 09/03, pag

TXD2/SCPT2	41 TXD0/SCPT0/IrTX OUT 11 SCK2/SCP 40 SCK0/SCPT1 OUT 10 RTS2/SCP 39 TXD2/SCPT2 OUT 9 CTS2/SCP 38 SCK2/SCPT3 OUT 8 IRQ0/IRL0/37 RTS2/SCPT4 OUT 7 IRQ1//IRL1/36 CTS2/SCPT5 OUT 6 IRQ2/IRL2/35 IRQ0/IRL0/PTH0 OUT 5 IRQ3/IRL3/34 IRQ1/IRL1/PTH1 OUT 4 IRQ4/PTH4 33 IRQ2/IRL2/PTH2 OUT 3 IRQ5/PTE2 32 IRQ3/IRL3/PTH3 OUT 2 AUDCK/PT 31 IRQ4/PTH4 OUT 1 DREQ0/PT 30 IRQ5/PTE2 OUT 0 DREQ1/PT 29 AUDCK/PTG4 OUT 28 DREQ0/PTH5 OUT	3	TCLK/PTE6	OUT	13	SCK0/SCPT1
40 SCK0/SCPT1 OUT 10 RTS2/SCPT4  39 TXD2/SCPT2 OUT 9 CTS2/SCPT5  38 SCK2/SCPT3 OUT 8 IRQ0/IRL0/PTH0  37 RTS2/SCPT4 OUT 7 IRQ1/IRL1/PTH1  36 CTS2/SCPT5 OUT 6 IRQ2/IRL2/PTH2  35 IRQ0/IRL0/PTH0 OUT 5 IRQ3/IRL3/PTH3  34 IRQ1/IRL1/PTH1 OUT 4 IRQ4/PTH4  33 IRQ2/IRL2/PTH2 OUT 3 IRQ5/PTE2  32 IRQ3/IRL3/PTH3 OUT 2 AUDCK/PTG4  31 IRQ4/PTH4 OUT 1 DREQ0/PTH5  30 IRQ5/PTE2 OUT 0 DREQ1/PTH6  29 AUDCK/PTG4 OUT  28 DREQ0/PTH5 OUT  Note: Control is an active-low signal.	40 SCK0/SCPT1 OUT 10 RTS2/SCP 39 TXD2/SCPT2 OUT 9 CTS2/SCP 38 SCK2/SCPT3 OUT 8 IRQ0/IRL0/37 RTS2/SCPT4 OUT 7 IRQ1/IRL1/36 CTS2/SCPT5 OUT 6 IRQ2/IRL2/35 IRQ0/IRL0/PTH0 OUT 5 IRQ3/IRL3/34 IRQ1/IRL1/PTH1 OUT 4 IRQ4/PTH4 33 IRQ2/IRL2/PTH2 OUT 3 IRQ5/PTE2 32 IRQ3/IRL3/PTH3 OUT 2 AUDCK/PT 31 IRQ4/PTH4 OUT 1 DREQ0/PT 30 IRQ5/PTE2 OUT 0 DREQ1/PT 29 AUDCK/PTG4 OUT 28 DREQ0/PTH5 OUT	2	PTE7	OUT	12	TxD2/SCPT2
39 TXD2/SCPT2 OUT 9 CTS2/SCPT5 38 SCK2/SCPT3 OUT 8 IRQ0/IRL0/PTH0 37 RTS2/SCPT4 OUT 7 IRQ1/IRL1/PTH1 36 CTS2/SCPT5 OUT 6 IRQ2/IRL2/PTH2 35 IRQ0/IRL0/PTH0 OUT 5 IRQ3/IRL3/PTH3 34 IRQ1/IRL1/PTH1 OUT 4 IRQ4/PTH4 33 IRQ2/IRL2/PTH2 OUT 3 IRQ5/PTE2 32 IRQ3/IRL3/PTH3 OUT 2 AUDCK/PTG4 31 IRQ4/PTH4 OUT 1 DREQ0/PTH5 30 IRQ5/PTE2 OUT 0 DREQ1/PTH6 29 AUDCK/PTG4 OUT 28 DREQ0/PTH5 OUT Note: Control is an active-low signal.	39 TXD2/SCPT2 OUT 9 CTS2/SCP 38 SCK2/SCPT3 OUT 8 IRQ0/IRL0/ 37 RTS2/SCPT4 OUT 7 IRQ1/IRL1/ 36 CTS2/SCPT5 OUT 6 IRQ2/IRL2/ 35 IRQ0/IRL0/PTH0 OUT 5 IRQ3/IRL3/ 34 IRQ1/IRL1/PTH1 OUT 4 IRQ4/PTH4 33 IRQ2/IRL2/PTH2 OUT 3 IRQ5/PTE2 32 IRQ3/IRL3/PTH3 OUT 2 AUDCK/PT 31 IRQ4/PTH4 OUT 1 DREQ0/PT 30 IRQ5/PTE2 OUT 0 DREQ1/PT 29 AUDCK/PTG4 OUT 28 DREQ0/PTH5 OUT		TXD0/SCPT0/IrTX	OUT	11	SCK2/SCPT3
SCK2/SCPT3	38 SCK2/SCPT3 OUT 8 IRQ0/IRL0/ 37 RTS2/SCPT4 OUT 7 IRQ1/IRL1/ 36 CTS2/SCPT5 OUT 6 IRQ2/IRL2/ 35 IRQ0/IRL0/PTH0 OUT 5 IRQ3/IRL3/ 34 IRQ1/IRL1/PTH1 OUT 4 IRQ4/PTH4 33 IRQ2/IRL2/PTH2 OUT 3 IRQ5/PTE2 32 IRQ3/IRL3/PTH3 OUT 2 AUDCK/PT 31 IRQ4/PTH4 OUT 1 DREQ0/PT 30 IRQ5/PTE2 OUT 0 DREQ1/PT 29 AUDCK/PTG4 OUT 28 DREQ0/PTH5 OUT Note: Control is an active-low signal.	)	SCK0/SCPT1	OUT	10	RTS2/SCPT4
37   RTS2/SCPT4   OUT   7   IRQ1/IRL1/PTH1   36   CTS2/SCPT5   OUT   6   IRQ2/IRL2/PTH2   35   IRQ0/IRL0/PTH0   OUT   5   IRQ3/IRL3/PTH3   34   IRQ1/IRL1/PTH1   OUT   4   IRQ4/PTH4   IRQ4/PTH4   33   IRQ2/IRL2/PTH2   OUT   3   IRQ5/PTE2   IRQ3/IRL3/PTH3   OUT   2   AUDCK/PTG4   AUDCK/PTG4   OUT   1   DREQ0/PTH5   OUT   1   DREQ1/PTH6   OUT   OU	37 RTS2/SCPT4 OUT 7 IRQ1/IRL1/ 36 CTS2/SCPT5 OUT 6 IRQ2/IRL2/ 35 IRQ0/IRL0/PTH0 OUT 5 IRQ3/IRL3/ 34 IRQ1/IRL1/PTH1 OUT 4 IRQ4/PTH4 33 IRQ2/IRL2/PTH2 OUT 3 IRQ5/PTE2 32 IRQ3/IRL3/PTH3 OUT 2 AUDCK/PT 31 IRQ4/PTH4 OUT 1 DREQ0/PT 30 IRQ5/PTE2 OUT 0 DREQ1/PT 29 AUDCK/PTG4 OUT 28 DREQ0/PTH5 OUT Note: Control is an active-low signal.	)	TXD2/SCPT2	OUT	9	CTS2/SCPT5
36   CTS2/SCPT5   OUT   6   IRQ2/IRL2/PTH2     35   IRQ0/IRL0/PTH0   OUT   5   IRQ3/IRL3/PTH3     34   IRQ1/IRL1/PTH1   OUT   4   IRQ4/PTH4     33   IRQ2/IRL2/PTH2   OUT   3   IRQ5/PTE2     32   IRQ3/IRL3/PTH3   OUT   2   AUDCK/PTG4     31   IRQ4/PTH4   OUT   1   DREQ0/PTH5     30   IRQ5/PTE2   OUT   0   DREQ1/PTH6     29   AUDCK/PTG4   OUT     28   DREQ0/PTH5   OUT     Note: Control is an active-low signal.	36	3	SCK2/SCPT3	OUT	8	IRQ0/IRL0/PTH0
35   IRQ0/    IRQ0/	35   IRQ0/    IRQ3/    IRQ3/    IRQ3/    IRQ3/    IRQ4/    PTH4   33   IRQ2/    IRQ2/    IRQ3/    IRQ5/    PTH2   32   IRQ3/    IRQ5/    PTH3   OUT   2 AUDCK/    PT   31   IRQ4/    PTH4   OUT   1 DREQ0/    PT   30   IRQ5/    PTE2   OUT   0 DREQ1/    PT   29   AUDCK/    PT   28   DREQ0/    PT   Note: Control is an active-low signal.	7	RTS2/SCPT4	OUT	7	IRQ1/IRL1/PTH1
34       IRQ1/IRL1/PTH1       OUT       4       IRQ4/PTH4         33       IRQ2/IRL2/PTH2       OUT       3       IRQ5/PTE2         32       IRQ3/IRL3/PTH3       OUT       2       AUDCK/PTG4         31       IRQ4/PTH4       OUT       1       DREQ0/PTH5         30       IRQ5/PTE2       OUT       0       DREQ1/PTH6         29       AUDCK/PTG4       OUT       OUT       to TDO         28       DREQ0/PTH5       OUT       OUT       To TDO         Note:       Control is an active-low signal.	34 IRQ1/IRL1/PTH1 OUT 4 IRQ4/PTH4 33 IRQ2/IRL2/PTH2 OUT 3 IRQ5/PTE2 32 IRQ3/IRL3/PTH3 OUT 2 AUDCK/PT 31 IRQ4/PTH4 OUT 1 DREQ0/PT 30 IRQ5/PTE2 OUT 0 DREQ1/PT 29 AUDCK/PTG4 OUT 28 DREQ0/PTH5 OUT Note: Control is an active-low signal.	3	CTS2/SCPT5	OUT	6	IRQ2/IRL2/PTH2
33 IRQ2/IRL2/PTH2 OUT 3 IRQ5/PTE2 32 IRQ3/IRL3/PTH3 OUT 2 AUDCK/PTG4 31 IRQ4/PTH4 OUT 1 DREQ0/PTH5 30 IRQ5/PTE2 OUT 0 DREQ1/PTH6 29 AUDCK/PTG4 OUT 28 DREQ0/PTH5 OUT Note: Control is an active-low signal.	33 IRQ2/ RL2/PTH2 OUT 3 IRQ5/PTE2 32 IRQ3/ RL3/PTH3 OUT 2 AUDCK/PT 31 IRQ4/PTH4 OUT 1 DREQ0/PT 30 IRQ5/PTE2 OUT 0 DREQ1/PT 29 AUDCK/PTG4 OUT 28 DREQ0/PTH5 OUT Note: Control is an active-low signal.	5	IRQ0/IRL0/PTH0	OUT	5	IRQ3/IRL3/PTH3
32   IRQ3/    RL3/  PTH3	32 IRQ3/ĪRL3/PTH3 OUT 2 AUDCK/PT 31 IRQ4/PTH4 OUT 1 DREQ0/PT 30 IRQ5/PTE2 OUT 0 DREQ1/PT 29 AUDCK/PTG4 OUT 28 DREQ0/PTH5 OUT Note: Control is an active-low signal.	1	IRQ1/IRL1/PTH1	OUT	4	IRQ4/PTH4
31         IRQ4/PTH4         OUT         1         DREQ0/PTH5           30         IRQ5/PTE2         OUT         0         DREQ1/PTH6           29         AUDCK/PTG4         OUT         to TDO           28         DREQ0/PTH5         OUT         to TDO           Note:         Control is an active-low signal.	31         IRQ4/PTH4         OUT         1         DREQ0/PT           30         IRQ5/PTE2         OUT         0         DREQ1/PT           29         AUDCK/PTG4         OUT	3	IRQ2/IRL2/PTH2	OUT	3	IRQ5/PTE2
30 IRQ5/PTE2 OUT 0 DREQ1/PTH6  29 AUDCK/PTG4 OUT  28 DREQ0/PTH5 OUT  Note: Control is an active-low signal.	30 IRQ5/PTE2 OUT 0 DREQ1/PT 29 AUDCK/PTG4 OUT 28 DREQ0/PTH5 OUT Note: Control is an active-low signal.	2	IRQ3/IRL3/PTH3	OUT	2	AUDCK/PTG4
29 AUDCK/PTG4 OUT  28 DREQ0/PTH5 OUT  Note: Control is an active-low signal.	29 AUDCK/PTG4 OUT 28 DREQ0/PTH5 OUT  Note: Control is an active-low signal.		IRQ4/PTH4	OUT	1	DREQ0/PTH5
28 DREQ0/PTH5 OUT to TDO  Note: Control is an active-low signal.	28 DREQ0/PTH5 OUT  Note: Control is an active-low signal.	)	IRQ5/PTE2	OUT	0	DREQ1/PTH6
28 DREQ0/PTH5 OUT  Note: Control is an active-low signal.	Note: Control is an active-low signal.	)	AUDCK/PTG4	OUT		to TDO
~	•	3	DREQ0/PTH5	OUT	_	IO TDO
When Control is driven low, the corresponding pin is driven by the value of	When Control is driven low, the corresponding pin is driven by the	ote:	Control is an active-low sig	nal.		
		,	When Control is driven low	, the correspon	iding pir	n is driven by the value of 0

Rev. 2.00, 09/03, page 576 of 690

50

49

48

47

46

45

44

PTN1/TXENL

PTN2/XVDATA

PTN3/TXDMNS

PTN4/TXDPLS

PTN5/DMNS

PTN6/DPLS

PTN7

OUT

OUT

OUT

OUT

OUT

OUT

OUT

20

19

18

17

16

15

14 13 PTN4/TXDPLS

PTN5/DMNS

PTN6/DPLS

TCLK/PTE6

TXD0/SCPT0/IrTX

PTN7

PTE7

description	Device ID register that is stipulat JTAG. H'001A200F (initial value LSI. Upper four bits may be chal chip version.
	SDIDH corresponds to bits 31 to
	SDIDL corresponds to bits 15 to

R

Device ID31 to 0

Refer to

31 to 0

DID31 to DID0




Figure 23.2 TAP Controller State Transitions

Note: The transition condition is the TMS value at the rising edge of TCK. The TDI value at the rising edge of TCK; shifting occurs at the falling edge of TCK. on change timing of the TDO value, see section 23.4.3, TDO Output Timing. The at high impedance, except with shift-DR and shift-IR states. During the change 0, there is a transition to test-logic-reset asynchronously with TCK.

Rev. 2.00, 09/03, page 578 of 690

L	L	L	Reset hold*2
		Н	In ASE user mode*3: Normal rese
			In ASE break mode* 3 : $\overline{\text{RESETP}}$ a masked
	Н	L	UDI reset only
		Н	Normal operation
Notes: 1.	Performs norma	al mode and ASE	mode settings

 $\overline{ASEMD0} = H$ , normal mode

ASEMDO = L, ASE mode 2. In ASE mode, reset hold is enabled by driving the RESETP and TRST pins

- constant cycle. In this state, the CPU does not start up, even if RESETP is
  - The reset hold state is canceled by the following:
  - Another RESETP assert (power-on reset)
  - TRST reassert
- 3. ASE mode is classified into two modes; ASE break mode to execute the fir of an emulator and ASE user mode to execute the user program.

When TRST is driven high, UDI operation is enabled, but the CPU does no

4. Make sure the TRST pin is low when the power is turned on.

#### 23.4.3 **TDO Output Timing**

The timing of data output from the TDO is switched by the command type set in the S timing changes at the TCK falling edge when JTAG commands (EXTEST, CLAMP, SAMPLE/PRELOAD, IDCODE, and BYPASS) are set. This is a timing of the JTAG When the UDI commands (UDI reset negate, UDI reset assert, and UDI interrupt) are output at the TCK rising edge earlier than the JTAG standard by a half cycle.

#### **23.4.4** UDI Reset

An UDI reset is executed by setting an UDI reset assert command in SDIR. An UDI reset same kind as a power-on reset. An UDI reset is released by inputting an UDI reset negation command. The required time between the UDI reset assert command and UDI reset negotimes as time for keeping the RESETP pin low to apply a power-on reset.




Figure 23.4 UDI Reset

#### 23.4.5 UDI Interrupt

The UDI interrupt function generates an interrupt by setting a command from the UDI SDIR. An UDI interrupt is a general exception/interrupt operation, resulting in a branch address based on the VBR value plus offset, and with return by the RTE instruction. The request has a fixed priority level of 15.

UDI interrupts are accepted in sleep mode, but not in standby mode.

Rev. 2.00, 09/03, page 580 of 690

SAMI LEA RELOAD, and EXTEST And unce option instructions (IDCODE, CLAM HIGHZ).

#### 1. BYPASS:

pin).

The BYPASS instruction is an essential standard instruction that operates the bypa This instruction shortens the shift path to speed up serial data transfer involving of the printed circuit board. While this instruction is executing, the test circuit has no

system circuits. The upper four bits of the instruction code are 1111.

#### 2. SAMPLE/PRELOAD:

The SAMPLE/PRELOAD instruction inputs values from this LSI's internal circuit boundary scan register, outputs values from the scan path, and loads data onto the When this instruction is executing, this LSI's input pin signals are transmitted dire internal circuitry, and internal circuit values are directly output externally from the This LSI's system circuits are not affected by execution of this instruction. The up

of the instruction code are 0100. In a SAMPLE operation, a snapshot of a value to be transferred from an input pin internal circuitry, or a value to be transferred from the internal circuitry to an outp latched into the boundary scan register and read from the scan path. Snapshot latch performed in synchronization with the rise of TCK in the Capture-DR state. Snaps

does not affect normal operation of this LSI. In a PRELOAD operation, an initial value is set in the parallel output latch of the scan register from the scan path prior to the EXTEST instruction. Without a PREL operation, when the EXTEST instruction was executed an undefined value would from the output pin until completion of the initial scan sequence (transfer to the ou (with the EXTEST instruction, the parallel output latch value is constantly output

The upper four bits of the instruction code are 0000.

#### 4. IDCODE:

A command can be set in SDIR by the UDI pins to place the UDI pins in the IDCO stipulated by JTAG. When the UDI is initialized (TRST is asserted or TAP is in the Logic-Reset state), the IDCODE mode is entered.

#### 5. CLAMP, HIGHZ:

A command can be set in SDIR by the UDI pins to place the UDI pins in the CLAN HIGHZ mode stipulated by JTAG.

### 23.5.2 Points for Attention

- Boundary scan mode does not cover clock-related signals (EXTAL, EXTAL2, XTAL2, EXTAL_USB, XTAL_USB, and CKIO).
- 2. Boundary scan mode does not cover reset-related signals ( $\overline{\text{RESETP}}, \overline{\text{RESETM}},$  and
- Boundary scan mode does not cover UDI-related signals (TCK, TDI, TDO, TMS, a
   Fix the RESETP pin low during boundary scan.
- 5. Fix the CA pin high during boundary scan.
- 6. Fix the ASEMDO pin high during boundary scan.
- b. Fix the ASEMDU pin high during boundary scan
- 7. The CKIO cock should operate during boundary scan. The MD[2:0] pin should be sclock mode used during normal operation, and EXTAL and CKIO should be set with frequency range specified in the Clock Pulse Generator (CPG) section.

As during normal operation, the boundary scan test should be performed after allow sufficient settling time for the crystal oscillator, PLL1, and PLL2.

Rev. 2.00, 09/03, page 582 of 690

an emulator.

# 23.7 Advanced User Debugger (AUD)

The AUD is a function only for an emulator. For details on the AUD, refer to each emuser's Manual.

Rev. 2.00, 09/03, pag

- Access to reserved addresses which are not described in this list is prombited.
  - When registers consist of 16 or 32 bits, the addresses of the MSBs are given, on the presumption of a big-endian system. 2. Register Bits

The order in which bytes are described is on the presumption of a big-endian syste

- - Bit configurations of the registers are described in the same order as the Register A (by functional module, in order of the corresponding section numbers).
  - Reserved bits are indicated by in the bit name.
  - No entry in the bit-name column indicates that the whole register is allocated as a
  - for holding data.
  - When registers consist of 16 or 32 bits, bits are described from the MSB side.
  - 3. Register States in Each Operating Mode
    - Register states are described in the same order as the Register Addresses (by funct module, in order of the corresponding section numbers).
    - For the initial state of each bit, refer to the description of the register in the corresp
    - section. • The register states described are for the basic operating modes. If there is a specifi
      - an on-chip module, refer to the section on that on-chip module.



access.				
Register Name	Abbreviation	Number of Bits		Modu
MMU control register	MMUCR	32	H'FFFF FFE0	MMU
Page table entry register high	PTEH	32	H'FFFF FFF0	_
Page table entry register low	PTEL	32	H'FFFF FFF4	
Translation table base register	TTB	32	H'FFFF FFF8	_
_	_	_	_	_
Cache control register 1	CCR1	32	H'FFFF FFEC	Cach
Cache control register 2	CCR2	32	H'A400 00B0	_
Cache control register 3	CCR3	32	H'A400 00B4	='
_	_	_	_	_
Interrupt event register 2	INTEVT2	32	H'A400 0000	Exce
TRAPA exception register	TRA	32	H'FFFF FFD0	hand
Exception event register	EXPEVT	32	H'FFFF FFD4	_
Interrupt event register	INTEVT	32	H'FFFF FFD8	_
TLB exception address register	TEA	32	H'FFFF FFFC	_
_	_			_
Interrupt priority level setting register A	IPRA	16	H'FFFF FEE2	INTC
Interrupt priority level setting register B	IPRB	16	H'FFFF FEE4	_
Interrupt priority level setting register C	IPRC	16	H'A400 0016	_
				_

Rev. 2.00, 09/03, page 586 of 690

Interrupt priority level setting register D IPRD

Interrupt priority level setting register E IPRE

Interrupt priority level setting register F IPRF

Interrupt priority level setting register G IPRG

Interrupt priority level setting register H IPRH



16

16

16

16

16

H'A400 0018

H'A400 001A

H'A408 0000

H'A408 0002

H'A408 0004

Bus control register for CS2 space CS2BCR Bus control register for CS3 space CS3BCR Bus control register for CS4 space CS4BCR Bus control register for CS5A space CS5ABCR Bus control register for CS5B space CS5BBCR Bus control register for CS6B space CS6ABCR Bus control register for CS6B space CS6ABCR Bus control register for CS6B space CS6BBCR Wait control register for CS0 space CS0WCR Wait control register for CS2 space CS2 WCR Wait control register for CS3 space CS3 WCR Wait control register for CS4 space CS4 WCR Wait control register for CS5A space CS5A WCR Wait control register for CS5B space CS5B WCR Wait control register for CS6B space CS6B WCR SDRAM control register SDCR Refresh timer control/status register RTCSR	32 32 32 32 32 32 32 32 32 32	H'A4FD 0008 H'A4FD 0010 H'A4FD 0014 H'A4FD 0018 H'A4FD 0016 H'A4FD 0020 H'A4FD 0024 H'A4FD 0028 H'A4FD 002C H'A4FD 0030 H'A4FD 0030
Bus control register for CS4 space CS4BCR Bus control register for CS5A space CS5ABCR Bus control register for CS5B space CS5BBCR Bus control register for CS6A space CS6ABCR Bus control register for CS6B space CS6BBCR Wait control register for CS0 space CS0WCR Wait control register for CS2 space CS2 WCR Wait control register for CS3 space CS3 WCR Wait control register for CS4 space CS4 WCR Wait control register for CS5A space CS5A WCR Wait control register for CS5B space CS5B WCR Wait control register for CS6B space CS6B WCR SDRAM control register SDCR Refresh timer control/status register RTCSR	32 32 32 32 32 32 32 32 32 32 32 32	H'A4FD 0010 H'A4FD 0014 H'A4FD 0018 H'A4FD 0020 H'A4FD 0024 H'A4FD 0028 H'A4FD 002C H'A4FD 0030
Bus control register for CS5A space CS5ABCR Bus control register for CS5B space CS6ABCR Bus control register for CS6A space CS6ABCR Bus control register for CS6B space CS6BBCR Wait control register for CS0 space CS0WCR Wait control register for CS2 space CS2 WCR Wait control register for CS3 space CS3 WCR Wait control register for CS4 space CS4 WCR Wait control register for CS5A space CS5A WCR Wait control register for CS5B space CS5B WCR Wait control register for CS6B space CS6B WCR SDRAM control register SDCR Refresh timer control/status register RTCSR	32 32 32 32 32 32 32 32 32 32 32	H'A4FD 0014 H'A4FD 0018 H'A4FD 001C H'A4FD 0020 H'A4FD 0024 H'A4FD 0028 H'A4FD 002C H'A4FD 0030
Bus control register for CS5B space CS5BBCR Bus control register for CS6A space CS6ABCR Bus control register for CS6B space CS6BBCR Wait control register for CS0 space CS0WCR Wait control register for CS2 space CS2 WCR Wait control register for CS3 space CS3 WCR Wait control register for CS4 space CS4 WCR Wait control register for CS5A space CS5A WCR Wait control register for CS5B space CS5B WCR Wait control register for CS6B space CS6A WCR Wait control register for CS6B space CS6A WCR Wait control register for CS6B space CS6B WCR Wait control register for CS6B space CS6B WCR SDRAM control register SDCR Refresh timer control/status register RTCSR	32 32 32 32 32 32 32 32 32 32	H'A4FD 0018 H'A4FD 001C H'A4FD 0020 H'A4FD 0024 H'A4FD 0028 H'A4FD 002C H'A4FD 0030
Bus control register for CS6A space CS6ABCR Bus control register for CS6B space CS6BBCR Wait control register for CS0 space CS0WCR Wait control register for CS2 space CS2 WCR Wait control register for CS3 space CS3 WCR Wait control register for CS4 space CS4 WCR Wait control register for CS5A space CS5A WCR Wait control register for CS5B space CS5B WCR Wait control register for CS5B space CS5B WCR Wait control register for CS6B space CS6B WCR Wait control register for CS6B space CS6B WCR SDRAM control register SDCR Refresh timer control/status register RTCSR	32 32 32 32 32 32 32 32	H'A4FD 001C H'A4FD 0020 H'A4FD 0024 H'A4FD 0028 H'A4FD 002C H'A4FD 0030
Bus control register for CS6B space CS6BBCR Wait control register for CS0 space CS0WCR Wait control register for CS2 space CS2 WCR Wait control register for CS3 space CS3 WCR Wait control register for CS4 space CS4 WCR Wait control register for CS5A space CS5A WCR Wait control register for CS5B space CS5B WCR Wait control register for CS6B space CS6B WCR Wait control register for CS6B space CS6B WCR Wait control register for CS6B space CS6B WCR SDRAM control register SDCR Refresh timer control/status register RTCSR	32 32 32 32 32 32 32	H'A4FD 0020 H'A4FD 0024 H'A4FD 0028 H'A4FD 002C H'A4FD 0030
Wait control register for CS0 space CS0WCR Wait control register for CS2 space CS2 WCR Wait control register for CS3 space CS3 WCR Wait control register for CS4 space CS4 WCR Wait control register for CS5A space CS5A WC Wait control register for CS5B space CS5B WC Wait control register for CS6A space CS6A WC Wait control register for CS6B space CS6B WC SDRAM control register SDCR Refresh timer control/status register RTCSR	32 32 32 32 32	H'A4FD 0024 H'A4FD 0028 H'A4FD 002C H'A4FD 0030
Wait control register for CS2 space CS2 WCR Wait control register for CS3 space CS3 WCR Wait control register for CS4 space CS4 WCR Wait control register for CS5A space CS5A WC Wait control register for CS5B space CS5B WC Wait control register for CS6A space CS6A WC Wait control register for CS6B space CS6B WC SDRAM control register SDCR Refresh timer control/status register RTCSR	32 32 32	H'A4FD 0028 H'A4FD 002C H'A4FD 0030
Wait control register for CS3 space CS3 WCR Wait control register for CS4 space CS4 WCR Wait control register for CS5A space CS5A WC Wait control register for CS5B space CS5B WC Wait control register for CS6A space CS6A WC Wait control register for CS6B space CS6B WC SDRAM control register SDCR Refresh timer control/status register RTCSR	32	H'A4FD 002C H'A4FD 0030
Wait control register for CS4 space CS4 WCR Wait control register for CS5A space CS5A WC Wait control register for CS5B space CS5B WC Wait control register for CS6A space CS6A WC Wait control register for CS6B space CS6B WC SDRAM control register SDCR Refresh timer control/status register RTCSR	32	H'A4FD 0030
Wait control register for CS5A space CS5A WC Wait control register for CS5B space CS5B WC Wait control register for CS6A space CS6A WC Wait control register for CS6B space CS6B WC SDRAM control register SDCR Refresh timer control/status register RTCSR		
Wait control register for CS5B space CS5B WC Wait control register for CS6A space CS6A WC Wait control register for CS6B space CS6B WC SDRAM control register SDCR Refresh timer control/status register RTCSR	R 32	H'A4FD 0034
Wait control register for CS6A space CS6A WC Wait control register for CS6B space CS6B WC SDRAM control register SDCR Refresh timer control/status register RTCSR		= 000.
Wait control register for CS6B space CS6B WC SDRAM control register SDCR Refresh timer control/status register RTCSR	R 32	H'A4FD 0038
SDRAM control register SDCR Refresh timer control/status register RTCSR	R 32	H'A4FD 003C
Refresh timer control/status register RTCSR	R 32	H'A4FD 0040
	32	H'A4FD 0044
	32	H'A4FD 0048
Refresh timer counter RTCNT	32	H'A4FD 004C
Refresh time constant register RTCOR	32	H'A4FD 0050
SDRAM mode register for CS2 space SDMR2		H'A4FD 4xxx*
SDRAM mode register for CS3 space SDMR3		H'A4FD 5xxx*

**PINTER** 

CMNCR

CS0BCR

16

32

32

H'A400 0014

H'A4FD 0000

H'A4FD 0004

BSC

PINT interrupt enable register

Bus control register for CS0 space

Common control register



DMA channel control register_1	CHCR_1	32	H'A400 003C	_
DMA source address register_2	SAR_2	32	H'A400 0040	_
DMA destination address register_2	DAR_2	32	H'A400 0044	_
DMA transfer count register_2	DMATCR_2	32	H'A400 0048	_
DMA channel control register_2	CHCR_2	32	H'A400 004C	_
DMA source address register_3	SAR_3	32	H'A400 0050	_
DMA destination address register_3	DAR_3	32	H'A400 0054	_
DMA transfer count register_3	DMATCR_3	32	H'A400 0058	_
DMA channel control register_3	CHCR_3	32	H'A400 005C	_
DMA operation register	DMAOR	16	H'A400 0060	_
DMA extended resource selector 0	DMARS0	16	H'A409 0000	_
DMA extended resource selector 1	DMARS1	16	H'A409 0004	_
_	_	_	_	_
USB clock control register	UCLKCR	8	H'A40A 0008	CPG
Frequency control register	FRQCR	16	H'FFFF FF80	_
_	_	_	_	_
Watchdog timer counter	WTCNT	8	H'FFFF FF84	WDT
Watchdog timer control/status register	WTCSR	8	H'FFFF FF86	_
	_		_	_
Standby control register	STBCR	8	H'FFFF FF82	Power-
Standby control register 2	STBCR2	8	H'FFFF FF88	modes
				_

DMATCR_1 32

H'A400 0038

DMA transfer count register_1

Standby control register 3

of 690 RENESAS

STBCR3

8

H'A40A 0000

Timer control register_2	TCR_2	16	H'FFFF FEB4	
Input capture register_2	TCPR_2	32	H'FFFF FEB8	_
_	_	_	_	_
Compare match timer start register	CMSTR	16	H'A400 0070	CMT
Compare match timer control/status register	CMCSR	16	H'A400 0074	_
Compare match timer counter	CMCNT	16	H'A400 0078	_
Compare match timer constant register	CMCOR	16	H'A400 007C	_
_	_	_		_
Timer start register	TSTR	16	H'A449 0000	TPU
Timer control register_0	TCR_0	16	H'A449 0010	_
Timer mode register_0	TMDR_0	16	H'A449 0014	_
Timer I/O control register_0	TIOR_0	16	H'A449 0018	_
Timer interrupt enable register_0	TIER_0	16	H'A449 001C	_
Timer status register_0	TSR_0	16	H'A449 0020	_
Timer counter_0	TCNT_0	16	H'A449 0024	_
Timer general register A_0	TGRA_0	16	H'A449 0028	_
Timer general register B_0	TGRB_0	16	H'A449 002C	_
Timer general register C_0	TGRC_0	16	H'A449 0030	_
Timer general register D_0	TGRD_0	16	H'A449 0034	_
Timer control register_1	TCR_1	16	H'A449 0050	_
Timer mode register_1	TMDR_1	16	H'A449 0054	_
Timer I/O control register_1	TIOR_1	16	H'A449 0058	_

TCR_1

TCOR_2

TCNT_2

16

32

32

H'FFFF FEA8

H'FFFF FEAC

H'FFFF FEB0

Rev. 2.00, 09/03, page

Timer control register_1

Timer counter_2

Timer constant register_2

Timer I/O control register_2	TIOR_2	16
Timer interrupt enable register_2	TIER_2	16
Timer status register_2	TSR_2	16
Timer counter_2	TCNT_2	16
Timer general register A_2	TGRA_2	16
Timer general register B_2	TGRB_2	16
Timer general register C_2	TGRC_2	16
Timer general register D_2	TGRD_2	16
Timer control register_3	TCR_3	16
Timer mode register_3	TMDR_3	16
Timer I/O control register_3	TIOR_3	16
Timer interrupt enable register_3	TIER_3	16
Timer status register_3	TSR_3	16
Timer counter_3	TCNT_3	16
Timer general register A_3	TGRA_3	16
Timer general register B_3	TGRB_3	16
Timer general register C_3	TGRC_3	16
Timer general register D_3	TGRD_3	16
_	_	

Timer general register D_1

Timer control register_2

Timer mode register_2

16

16

16

H'A449 0074

H'A449 0090

H'A449 0094

H'A449 0098

H'A449 009C H'A449 00A0 H'A449 00A4 H'A449 00A8 H'A449 00AC H'A449 00B0 H'A449 00B4 H'A449 00D0 H'A449 00D4 H'A449 00D8 H'A449 00DC H'A449 00E0 H'A449 00E4 H'A449 00E8 H'A449 00EC H'A449 00F0 H'A449 00F4

TGRD_1

TCR_2

TMDR_2

<u> </u>				
Minute alarm register	RMINAR	8	H'FFFF FED2	_
Hour alarm register	RHRAR	8	H'FFFF FED4	<del>_</del>
Day of week alarm register	RWKAR	8	H'FFFF FED6	_
Date alarm register	RDAYAR	8	H'FFFF FED8	_
Month alarm register	RMONAR	8	H'FFFF FEDA	_
RTC control register 1	RCR1	8	H'FFFF FEDC	_
RTC control register 2	RCR2	8	H'FFFF FEDE	_
Year alarm register	RYRAR	16	H'A413 FEE0	_
RTC control register 3	RCR3	8	H'A413 FEE4	_
_	_	_	_	_
Serial mode register_0	SCSMR_0	16	H'A440 0000	SCIF_0
Bit rate register_0	SCBRR_0	8	H'A440 0004	(Chann
Serial control register_0	SCSCR_0	16	H'A440 0008	=
Transmit data stop register_0	SCTDSR_0	8	H'A440 000C	_
FIFO error count register_0	SCFER_0	16	H'A440 0010	=
Serial status register_0	SCSSR_0	16	H'A440 0014	_
FIFO control register_0	SCFCR_0	16	H'A440 0018	_
FIFO data count register_0	SCFDR_0	16	H'A440 001C	=
Transmit FIFO data register_0	SCFTDR_0	8	H'A440 0020	_
Receive FIFO data register_0	SCFRDR_0	8	H'A440 0024	_
	_		_	_

RMONCNT 8

16

8

**RYRCNT** 

**RSECAR** 

H'FFFF FECC

H'FFFF FECE

H'FFFF FED0

Rev. 2.00, 09/03, page

Month counter

Year counter

Second alarm register

EP0i data register	EPDR0i	8B
EP0o data register	EPDR0o	8B
EP0s data register	EPDR0s	8B
EP1 data register	EPDR1	128B
EP2 data register	EPDR2	128B
EP3 data register	EPDR3	8B
Interrupt flag register 0	IFR0	8
Interrupt flag register 1	IFR1	8
Trigger register	TRG	8
FIFO clear register	FCLR	8
EP0o receive data size register	EPSZ0o	8
Data status register	DASTS	8
Endpoint stall register	EPSTL	8
Interrupt enable register 0	IER0	8
Interrupt enable register 1	IER1	8
EP1 receive data size register	EPSZ1	8
DMA transfer setting register	DMAR	8
Interrupt select register 0	ISR0	8
Interrupt select register 1	ISR1	8
Transceiver control register	XVERCR	8

SCFCR_2

SCFDR_2

SCFTDR 2

SCSMR_Ir

SCFRDR_2 8

16

16

8

16

H'A441 0018

H'A441 001C

H'A441 0020

H'A441 0024

H'A44A 0000

H'A448 0000

H'A448 0004 H'A448 0008 H'A448 000C H'A448 0010 H'A448 0014 H'A448 0018 H'A448 001C H'A448 0020 H'A448 0024 H'A448 0028 H'A448 002C H'A448 0030 H'A448 0034 H'A448 0038 H'A448 003C H'A448 0040 H'A448 0044 H'A448 0048 H'A448 0060 **IrDA** 

**USB** 

FIFO control register_2

IrDA mode register

FIFO data count register 2

Transmit FIFO data register_2

Receive FIFO data register_2

_				
Port H control register	PHCR	16	H'A400 010E	_
Port J control register	PJCR	16	H'A400 0110	_
Port K control register	PKCR	16	H'A400 0112	_
Port L control register	PLCR	16	H'A400 0114	_
Port SC control register	SCPCR	16	H'A400 0116	_
Port M control register	PMCR	16	H'A400 0118	_
Port N control register	PNCR	16	H'A400 011A	_
Port N control register 2	PNCR2	8	H'A405 015A	_
_	_	_	_	_
Port A data register	PADR	8	H'A400 0120	Port
Port B data register	PBDR	8	H'A400 0122	_
Port C data register	PCDR	8	H'A400 0124	<del>_</del>
Port D data register	PDDR	8	H'A400 0126	_
Port E data register	PEDR	8	H'A400 0128	<del>_</del>
Port F data register	PFDR	8	H'A400 012A	_
Port G data register	PGDR	8	H'A400 012C	_
Port H data register	PHDR	8	H'A400 012E	_
Port J data register	PJDR	8	H'A400 0130	_
Port K data register	PKDR	8	H'A405 0132	_
Port L data register	PLDR	8	H'A400 0134	
SC port data register	SCPDR	8	H'A400 0136	_
Port M data register	PMDR	8	H'A400 0138	
Port N data register	PNDR	8	H'A400 013A	_

RENESAS

PECR2

PFCR

PFCR2

**PGCR** 

8

16

8

16

H'A405 0148

H'A400 010A

H'A405 014A

H'A400 010C

Rev. 2.00, 09/03, page

Port E control register 2

Port F control register 2

Port G control register

Port F control register

_	_	_	_	_
Break data register B	BDRB	32	H'FFFF FF90	UBC
Break data mask register B	BDMRB	32	H'FFFF FF94	
Break control register	BRCR	32	H'FFFF FF98	_
Execution count break register	BETR	16	H'FFFF FF9C	_
Break address register B	BARB	32	H'FFFF FFA0	_
Break address mask register B	BAMRB	32	H'FFFF FFA4	_
Break bus cycle register B	BBRB	16	H'FFFF FFA8	_
Branch source register	BRSR	32	H'FFFF FFAC	_
Break address register A	BARA	32	H'FFFF FFB0	_
Break address mask register A	BAMRA	32	H'FFFF FFB4	
Break bus cycle register A	BBRA	16	H'FFFF FFB8	
Branch destination register	BRDR	32	H'FFFF FFBC	
Break ASID register A	BASRA	8	H'FFFF FFE4	
Break ASID register B	BASRB	8	H'FFFF FFE8	
_	_	_	_	_
Instruction register	SDIR	16	H'A400 0200	UDI
ID register	SDID/SDIDH	16	H'A400 0214	_

ID register

SDRAM mode register.

Notes: 1. 8 bits when reading and 16 bits when writing. 2. The value of xxx depends on the setting value because of access control

SDIDL

16

H'A400 0216

Rev. 2.00, 09/03, page 594 of 690



_	_	_	PPN	PPN	PPN	PPN	PPN
PPN	PPN	PPN	PPN	PPN	PPN	PPN	PPN
PPN	PPN	PPN	PPN	PPN	PPN	_	V
_	PR1	PR0	SZ	С	D	SH	_
,							
		PPN PPN	PPN PPN PPN	PPN PPN PPN PPN PPN PPN PPN	PPN PPN PPN PPN PPN PPN PPN PPN PPN	PPN PPN PPN PPN PPN PPN PPN PPN	PPN PPN PPN PPN PPN PPN PPN PPN PPN —

RC1

VPN

VPN

VPN

ASID5

RC0

VPN

VPN

VPN

ASID4

—

VPN

VPN

VPN

ASID3

TF

VPN

VPN

VPN

ASID2

IX

VPN

VPN

ASID1

Rev. 2.00, 09/03, page

_

VPN

VPN

VPN

ASID6

VPN

VPN

VPN

ASID7

SV

ΑT

VPN

VPN

**ASIDO** 

**MMUCR** 

PTEH

	_	_	_	_	_	_	W3LOAI	DW3
	_	_	_	_	_	_	W2LOA	DW2
CCR3	_	_	_	_	_	_	_	_
	CSIZE7	CSIZE6	CSIZE5	CSIZE4	CSIZE3	CSIZE2	CSIZE1	CS
	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
INTEVT2	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_				
TRA -	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	imm	imn
	imm	imm	imm	imm	imm	imm	_	_
EXPEVT	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_				
INTEVT	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_				

	IPR7	IPR6	IPR5	IPR4	IPR3	IPR2	
IPRH	IPR15	IPR14	IPR13	IPR12	IPR11	IPR10	
	IPR7	IPR6	IPR5	IPR4	IPR3	IPR2	
ICR0	NMIL	_	_	_	_	_	-
	_	_	_	_	_	_	-
ICR1	MAI	IRQLVL	BLMSK	_	IRQ51S	IRQ50S	
	IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	
ICR2	PINT15S	PINT14S	PINT13S	PINT12S	PINT11S	PINT10S	
	PINT7S	PINT6S	PINT5S	PINT4S	PINT3S	PINT2S	
IRR0	PINT0R	PINT1R	IRQ5R	IRQ4R	IRQ3R	IRQ2R	
IRR1	TXI0R	_	RXI0R	ERI0R	DEI3R	DEI2R	
IRR2	_	_	_	ADIR	TXI2R	_	
PINTER	PINT15E	PINT14E	PINT13E	PINT12E	PINT11E	PINT10E	Ī
	PINT7E	PINT6E	PINT5E	PINT4E	PINT3E	PINT2E	

**IPRB** 

**IPRC** 

**IPRD** 

**IPRE** 

**IPRF** 

**IPRG** 

IPR15

IPR7

IPR15

IPR7

IPR15

IPR7

IPR15

IPR7

IPR15

IPR7

IPR15

IPR14

IPR6

IPR14

IPR6

IPR14

IPR6

IPR14

IPR6

IPR14

IPR6

IPR14

IPR13

IPR5

IPR13

IPR5

IPR13

IPR5

IPR13

IPR5

IPR13

IPR5

IPR13

IPR12

IPR4

IPR12

IPR4

IPR12

IPR4

IPR12

IPR4

IPR12

IPR4

IPR12

IPR11

IPR3

IPR11

IPR3

IPR11

IPR3

IPR11

IPR3

IPR11

IPR3

IPR11

IPR10

IPR2

IPR10

IPR2

IPR10

IPR2

IPR10

IPR2

IPR10

IPR2

IPR10

IPR9

IPR1

IPR8

IPR0

IPR8

IPR0

IPR8

IPR0

IPR8

IPR0

IPR8

IPR0

IPR8

IPR0

IPR8

IPR0 NMIE

IRQ41S IRQ40

IRQ01S IRQ00

PINT9S PINT8

PINT1S PINT0

PINT1E PINT0

IRQ0F

**DEIOR** 

ERI2R

PINT8

IRQ1R

DEI1R

RXI2R

PINT9E



Rev. 2.00, 09/03, page

	IWRWS1	IWRWS0	_	IWRRD1	IWRRD0	_	IWRRS1	IWR
		TYPE2	TYPE1	TYPE0	_	BSZ1	BSZ0	_
				_	_		_	
CS3BCR		_	IWW1	IWW0	_	IWRWD1	IWRWD	0—
	IWRWS1	IWRWS0	_	IWRRD1	IWRRD0	_	IWRRS1	IWR
	_	TYPE2	TYPE1	TYPE0	_	BSZ1	BSZ0	_
	_	_	_	_	_	_	_	_
CS4BCR	_	_	IWW1	IWW0	_	IWRWD1	IWRWD	0—
	IWRWS1	IWRWS0	_	IWRRD1	IWRRD0	_	IWRRS1	IWR
	_	TYPE2	TYPE1	TYPE0	_	BSZ1	BSZ0	_
		_	_	_	_	_	_	_
CS5ABCR	_		IWW1	IWW0		IWRWD1	IWRWD	0—
	IWRWS1	IWRWS0	_	IWRRD1	IWRRD0	_	IWRRS1	IWR
		TYPE2	TYPE1	TYPE0	_	BSZ1	BSZ0	
								_
CS5BBCR			IWW1	IWW0		IWRWD1	IWRWD	0—
	IWRWS1	IWRWS0	_	IWRRD1	IWRRD0	_	IWRRS1	IWR
		TYPE2	TYPE1	TYPE0	_	BSZ1	BSZ0	_
	_	_	_	_	_	_	_	_
CS6ABCR	_	_	IWW1	IWW0	_	IWRWD1	IWRWD	)—
	IWRWS1	IWRWS0	_	IWRRD1	IWRRD0	_	IWRRS1	IWR
	_	TYPE2	TYPE1	TYPE0	_	BSZ1	BSZ0	_

TYPE2

CS2BCR

TYPE1

IWW1

TYPE0

IWW0

RENESAS

BSZ1

BSZ0

IWRWD1 IWRWD0—

(except SDRAM)								
		_	_	_	_	_	_	_
				_		WR3	WR2	WR1
	WR0	WM		_	_		_	_
CS2 WCR (SDRAM)				_	_		_	_
								_
				_				A2CL1
	A2CL0			_	_		_	_
CS3 WCR			_	_				_
(except SDRAM)								_
ODIVAWI						WR3	WR2	WR1
	WR0	WM		_				_
CS3 WCR				_				_
(SDRAM)				_			_	_
		TRP1	TRP0	_	TRCD1	TRCD0		A3CL1
	A3CL0			_	TRWL1	TRWL0	TRC1	TRC0
CS4 WCR				_	_		_	_
(except burst ROM)						WW2	WW1	WW0
IXOIVI)	_	_	_	SW1	SW0	WR3	WR2	WR1

SW1

WR0

Wo

WR0

WM

CS0WCR (burst ROM)

CS2 WCR

WM

WM

SW0

WR3

W3

WR2

HW1

BW1

W2

WR1

HW0

BW0

W1



HW0

HW1

Rev. 2.00, 09/03, page

		_	_	SW1	SW0	WR3	WR2	WR1
	WR0	WM	_	_	_	_	HW1	HWC
CS6A WCR		_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	SW1	SW0	WR3	WR2	WR1
	WR0	WM	_	_	_	_	HW1	HWC
CS6B WCR	_	_	_	_	_	_	_	_
		_	_	_	_	_	_	_
	_	_	_	SW1	SW0	WR3	WR2	WR1
	WR0	WM	_	_	_	_	HW1	HWC
SDCR	_	_	_	_	_	_	_	_
	_	_	_	A2ROW1	A2ROW0	_	A2COL1	A2C
	_	_	_	SLOW	RFSH	RMODE	_	BAC
	_	_	_	A3ROW1	A3ROW0	_	A3COL1	A3C
RTCSR	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
								_
	CMF	CMIE	CKS2	CKS1	CKS0	RRC2	RRC1	RRC
RTCNT	_	_	_	_	_	_	_	_
	-							

SW1

MPXW

SW0

Rev. 2.00, 09/03, page 600 of 690

**RTCOR** 

WR0

CS5B WCR

WM



WR3

WW2

WR1

HWO

WW

WR2

HW1

WW1

DAR_0								
DMATCR_0		_	_	_	_	_	_	_
CHCR_0		_	_	_	_	_	_	_
	DO	TL	_	_	_	_	AM	AL
	DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
	DL	DS	ТВ	TS1	TS0	IE	TE	DE
SAR_1								
DAR_1								
DMATCR_1								_

Rev. 2.00, 09/03, page

DAR_2								
DMATCR_2	_	_	_	_	_	_		_
CHCR_2								
		_	_	_	_	_		_
	DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS
	_	_	TB	TS1	TS0	IE	TE	DE
SAR_3								
DAR_3								
DMATCR_3								

Rev. 2.00, 09/03, page 602 of 690

RENESAS

WTCNT								
WTCSR	TME	WT/IT	RSTS	WOVF	IOVF	CKS2	CKS1	CKS0
STBCR	STBY	_	_	STBXTL	_	MSTP2	MSTP1	_
STBCR2	MSTP10	MSTP9	MSTP8	_	MSTP6	MSTP5	_	_
STBCR3	MSTP37	_	MSTP35	MSTP34	MSTP33	MSTP32	MSTP31	MSTF
TSTR	_	_	_	_	_	STR2	STR1	STR0
TCOR_0								
TCNT_0								
TCR_0	_		_	_	_	_	_	UNF

C1MID5 C1MID4 C1MID3 C1MID2 C1MID1

C2MID5 C2MID4 C2MID3 C2MID2 C2MID1

IFC1

C0MID5 C0MID4

C3MID5 C3MID4

USSCS1 USSCS0 USBEN

C0MID3 C0MID2 C0MID1

C3MID3 C3MID2 C3MID1

CKOEN —

IFC0

DMARS0

DMARS1

UCLKCR

**FRQCR** 

Rev. 2.00, 09/03, page

C1RID1 C1RID

CORID1 CORID

C3RID1 C3RID

C2RID1 C2RID

STC0

PFC0

STC1

PFC1

C1MID0

C0MID0

C3MID0

C2MID0

TCNT_2							
TCR_2		_	_	_	_	_	ICPF
	ICPE1	ICPE0	UNIE	CKEG1	CKEG0	TPSC2	TPSC1
TCPR_2							
CMSTR	_	_	_	_	_	_	_
	_	_	_	_	_	_	_
CMCSR	_	_	_	_	_	_	_
	CMF	_	_	CMR	_	_	CKS1

UNIE

CKEG1 CKEG0

UNF

TPS

UNF

STR

CKS

TPSC1

TPSC2

TCR_1

TCOR_2

CMCNT

CMCOR

	_	_	_	TCFV	TGFD	TGFC	TGFB	TGFA
TCNT_0								
TGRA_0								
TGRB_0								
TGRC_0								
TGRD_0								
TCR_1		_	_	_	_	_	_	_
	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC
TMDR_1		_	_	_	_	_	_	_
	_	BFWT	BFB	BFA	_	MD2	MD1	MD0
TIOR_1		_	_	_	_	_	_	_
	_	_	_	_	_	IOA2	IOA1	IOA0
TIER_1		_	_	_	_	_	_	_
	_	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIE
TSR_1	_	_	_	_	_	_	_	_
		_	_	TCFV	TGFD	TGFC	TGFB	TGFA

TCIEV

**TGIED** 

IOA2

**TGIEC** 

IOA1

**TGIEB** 

Rev. 2.00, 09/03, page

IOA0

TGIE

TIOR_0

TIER_0

TSR_0

TGRD_1								
TCR_2	_	_	_	_	_	_	_	_
	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPS
TMDR_2	_	_	_	_	_	_	_	_
	_	BFWT	BFB	BFA	_	MD2	MD1	MD0
TIOR_2	_	_	_	_	_	_	_	_
	_	_	_	_	_	IOA2	IOA1	IOA
TIER_2	_	_	_	_	_	_	_	_
	_	_	_	TCIEV	TGIED	TGIEC	TGIEB	TGIE
TSR_2	_	_	_	_	_	_	_	_
	_	_	_	TCFV	TGFD	TGFC	TGFB	TGF
TCNT_2								
TGRA_2								
TGRB_2								
TGRC_2								
TGRD_2								
TCR_3	_	_	_	_	_	_	_	_
	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPS
							·	

TGRC_1

TGRA_3								
TGRB_3								
TGRC_3								
TGRD_3								
R64CNT		1Hz	2Hz	4Hz	8Hz	16Hz	32Hz	6
RSECCNT						10112	الكارات	_
RMINCNT								
RHRCNT								
RWKCNT								
RDAYCNT								
RMONCNT								_
RYRCNT								
RSECAR	ENB							
RMINAR	ENB							
RHRAR	ENB							
RWKAR	ENB							_
RDAYAR	ENB							_
RMONAR	ENB							
						<u> </u>		_
						Pay 2	2.00, 09/03	ი r
				RENE	=5/5	Νtv. ∠	.00, 05/0	3, F

TCFV

TGFD

TGFC

TGFA

TGFB

TSR_3

TCNT_3

	ER	TEND	TDFE	BRK	FER	PER	RDF	DR
SCFCR_0	TSE	TCRST			_	RSTRG2	RSTRG1	RST
	RTRG1	RTRG0	TTRG1	TTRG0	MCE	TFRST	RFRST	LOC
SCFDR_0		T6	T5	T4	Т3	T2	T1	T0
		R6	R5	R4	R3	R2	R1	R0
SCFTDR_0	SCFTD7	SCFTD6	SCFTD5	SCFTD4	SCFTD3	SCFTD2	SCFTD1	SCF
SCFRDR_0	SCFRD7	SCFRD6	SCFRD5	SCFRD4	SCFRD3	SCFRD2	SCFRD1	SCF
SCSMR_2						SRC2	SRC1	SRC
	C/A	CHR	PE	O/E	STOP	_	CKS1	CKS
SCBRR_2	SCBRD7	SCBRD6	SCBRD5	SCBRD4	SCBRD3	SCBRD2	SCBRD1	SCE
SCSCR_2		_		_	TSIE	ERIE	BRIE	DRIE
	TIE	RIE	TE	RE	_	_	CKE1	CKE
SCTDSR_2								
SCFER_2			PER5	PER4	PER3	PER2	PER1	PER
	_	_	FER5	FER4	FER3	FER2	FER1	FER
SCSSR_2	_	_	_	_	_	_	ORER	TSF
	ER	TEND	TDFE	BRK	FER	PER	RDF	DR
SCFCR_2	TSE	TCRST	_	_	_	RSTRG2	RSTRG1	RST
	RTRG1	RTRG0	TTRG1	TTRG0	MCE	TFRST	RFRST	LOC
	-						-	
Rev. 2.00, 09	/03, page	608 of 69 و	90	<b>~</b>				

C/A

TIE

SCBRR 0

SCSCR_0

SCTDSR 0 SCFER_0

SCSSR_0

CHR

RIE

PΕ

ΤE

PER5

FER5

O/E

RE

PER4

FER4

SCBRD7 SCBRD6 SCBRD5 SCBRD4 SCBRD3 SCBRD2 SCBRD1 SCB

STOP

TSIE

PER3

FER3

CKS

DRIE

CKE

PER

**FER** 

**TSF** 

CKS1

BRIE

CKE1

PER1

FER1

ORER

**ERIE** 

PER2

FER2

RENESAS

EPDR1	D7	D6	D5	D4	D3	D2	D1	D0
EPDR2	D7	D6	D5	D4	D3	D2	D1	D0
EPDR3	D7	D6	D5	D4	D3	D2	D1	D0
IFR0	BRST	EP1FULL	EP2TR	EP2EMPTY	SETUPTS	EP0oTS	EP0iTR	EP0i
IFR1	_	_	_	_	VBUSMN	EP3TR	EP3TS	VBU
TRG	_	EP3PKTE	EP1RDFN	EP2PKTE	_	EP0sRDFN	EP0oRDFN	EP0iF
FCLR	_	EP3CLR	EP1CLR	EP2CLR	_	_	EP0oCLR	EP0i
EPSZ0o	D7	D6	D5	D4	D3	D2	D1	D0
DASTS	_	_	EP3DE	EP2DE	_	_	_	EP0i
EPSTL	_	_	_	_	EP3STL	EP2STL	EP1STL	EP0
IER0	BRST	EP1FULL	EP2TR	EP2EMPTY	SETUPTS	EP0oTS	EP0iTR	EP0i
IER1	_	_	_	_	_	EP3TR	EP3TS	VBU
EPSZ1	D7	D6	D5	D4	D3	D2	D1	D0
DMAR	_	_	_	_	_	_	EP2DMAE	EP1D
ISR0	BRST	EP1FULL	EP2TR	EP2EMPTY	SETUPTS	EP0oTS	EP0iTR	EP0i
ISR1	_	_	_	_	_	EP3TR	EP3TS	VBU
XVERCR	_	_	_	_	_	_	_	XVEF
PACR	PA7MD1	PA7MD0	PA6MD1	PA6MD0	PA5MD1	PA5MD0	PA4MD1	PA4
	PA3MD1	PA3MD0	PA2MD1	PA2MD0	PA1MD1	PA1MD0	PA0MD1	PA0
PBCR	PB7MD1	PB7MD0	PB6MD1	PB6MD0	PB5MD1	PB5MD0	PB4MD1	PB4
	PB3MD1	PB3MD0	PB2MD1	PB2MD0	PB1MD1	PB1MD0	PB0MD1	PB0
PCCR	PC7MD1	PC7MD0	PC6MD1	PC6MD0	PC5MD1	PC5MD0	PC4MD1	PC4
	PC3MD1	PC3MD0	PC2MD1	PC2MD0	PC1MD1	PC1MD0	PC0MD1	PC0

EPDR0i

EPDR0o

EPDR0s

D7

D7

D7

D6

D6

D6

D5

D5

D5

D4

D4

D4

D3

D3

D3

D2

D2

D2

D1

D1

D1

D0

D0

D0



Rev. 2.00, 09/03, page

FLOR		_				_	_
	PL3MD1	PL3MD0	PL2MD1	PL2MD0	PL1MD1	PL1MD0	PL0MD1
SCPCR	_	_	_	_	SCP5MD1	SCP5MD0	SCP4MD1
	SCP3MD1	SCP3MD0	SCP2MD1	SCP2MD0	SCP1MD1	SCP1MD0	SCP0MD1
PMCR	_	_	PM6MD1	PM6MD0	_	_	PM4MD1
	PM3MD1	PM3MD0	PM2MD1	PM2MD0	PM1MD1	PM1MD0	PM0MD1
PNCR	PN7MD1	PN7MD0	PN6MD1	PN6MD0	PN5MD1	PN5MD0	PN4MD1
	PN3MD1	PN3MD0	PN2MD1	PN2MD0	PN1MD1	PN1MD0	PN0MD1
PNCR2	_	PN6MD2	PN5MD2	PN4MD2	PN3MD2	PN2MD2	PN1MD2
PADR	PA7DT	PA6DT	PA5DT	PA4DT	PA3DT	PA2DT	PA1DT
PBDR	PB7DT	PB6DT	PB5DT	PB4DT	PB3DT	PB2DT	PB1DT
PCDR	PC7DT	PC6DT	PC5DT	PC4DT	PC3DT	PC2DT	PC1DT
PDDR	PD7DT	PD6DT	PD5DT	PD4DT	PD3DT	PD2DT	PD1DT
PEDR	PE7DT	PE6DT	PE5DT	PE4DT	PE3DT	PE2DT	PE1DT
PFDR	PF7DT	PF6DT	PF5DT	PF4DT	PF3DT	PF2DT	PF1DT
PGDR	PG7DT	PG6DT	PG5DT	PG4DT	PG3DT	PG2DT	PG1DT

PF3MD1 PF3MD0 PF2MD1 PF2MD0 PF1MD1 PF1MD0

PJ3MD1 PJ3MD0 PJ2MD1 PJ2MD0 PJ1MD1

PG7MD1 PG7MD0 PG6MD1 PG6MD0 PG5MD1 PG5MD0 PG4MD1

PG3MD1 PG3MD0 PG2MD1 PG2MD0 PG1MD1 PG1MD0 PG0MD1

PH3MD1 PH3MD0 PH2MD1 PH2MD0 PH1MD1 PH1MD0 PH0MD1

PJ7MD1 PJ7MD0 PJ6MD1 PJ6MD0 PJ5MD1 PJ5MD0 PJ4MD1

PK7MD1 PK7MD0 PK6MD1 PK6MD0 PK5MD1 PK5MD0 PK4MD1

PK3MD1 PK3MD0 PK2MD1 PK2MD0 PK1MD1 PK1MD0 PK0MD1

PFCR2

**PGCR** 

**PHCR** 

**PJCR** 

**PKCR** 

**PLCR** 

PF0MD1

PF1MD2

PJ1MD0 PJ0MD1

PF3MD2 PF2MD2

PH6MD1 PH6MD0 PH5MD1 PH5MD0 PH4MD1

PF

PF

PG PG

PH

PH

PJ PJ

PΚ

PK

PL

SC

SC

PΝ

PΝ

PΝ

PΝ

PΝ

PΑ

PB

PC

PD

PΕ

PF

PG

Rev. 2.00, 09/03, page 610 of 690 RENESAS

			_	_	_	_	_	_
ADDRC								
								_
ADDRD								
								_
ADCSR	ADF	ADIE	ADST	DMASL				_
	CKS1	CKS0	MULTI1	MULTI0			CH1	CH0
BDRB	BDB31	BDB30	BDB29	BDB28	BDB27	BDB26	BDB25	BDB
	BDB23	BDB22	BDB21	BDB20	BDB19	BDB18	BDB17	BDB
	BDB15	BDB14	BDB13	BDB12	BDB11	BDB10	BDB9	BDB
	BDB7	BDB6	BDB5	BDB4	BDB3	BDB2	BDB1	BDB
BDMRB	BDMB31	BDMB30	BDMB29	BDMB28	BDMB27	BDMB26	BDMB25	BDM
	BDMB23	BDMB22	BDMB21	BDMB20	BDMB19	BDMB18	BDMB17	BDM
	BDMB15	BDMB14	BDMB13	BDMB12	BDMB11	BDMB10	BDMB9	BDM
	BDMB7	BDMB6	BDMB5	BDMB4	BDMB3	BDMB2	BDMB1	BDM
BRCR	_	_	_	_	_	_	_	_
	_	_	BASMA	BASMB	_	_	_	_
	SCMFCA	SCMFCB	SCMFDA	SCMFDB	PCTE	PCBA	_	_
	DBEB	PCBB	_	_	SEQ	_	_	ETB
BETR	_	_	_	_	BET11	BET10	BET9	BET

PN6DT PN5DT PN4DT PN3DT

PNDR

ADDRA

ADDRB

PN7DT



Rev. 2.00, 09/03, page

PN2DT

PN1DT

PN0

	BAA7	BAA6	BAA5	BAA4	BAA3
BAMRA	BAMA31	BAMA30	BAMA29	BAMA28	BAMA27
	BAMA23	BAMA22	BAMA21	BAMA20	BAMA19
	BAMA15	BAMA14	BAMA13	BAMA12	BAMA11
	BAMA7	BAMA6	BAMA5	BAMA4	BAMA3
BBRA	_	_	_	_	_
	CDA1	CDA0	IDA1	IDA0	RWA1
BRDR	DVF	_	_	_	BDA27
	BDA23	BDA22	BDA21	BDA20	BDA19
	BDA15	BDA14	BDA13	BDA12	BDA11
	BDA7	BDA6	BDA5	BDA4	BDA3
BASRA	BASA7	BASA6	BASA5	BASA4	BASA3

BASB6

BASB5

BASB4

BASB7

BAMB7

CDB1

SVF

BSA23

BSA15

BSA7

BAA31

BAA23

BAA15

**BBRB** 

**BRSR** 

BARA

**BASRB** 

BAMB6

CDB0

BSA22

BSA14

BSA6

BAA30

BAA22

BAA14

BAMB5

IDB1

BSA21

BSA13

BSA5

BAA29

BAA21

BAA13

BASB3

BAMB15 BAMB14 BAMB13 BAMB12 BAMB11 BAMB10 BAMB9

BAMB4

IDB0

BSA20

BSA12

BSA4

BAA28

BAA20

BAA12

BAMB3

RWB1

BSA27

BSA19

BSA11

BSA3

BAA27

BAA19

BAA11

BAMB2

RWB0

BSA26

BSA18

BSA10

BSA2

BAA26

BAA18

BAA10

BAA2

BAMA2

RWA0

BDA26

BDA18

BDA10

BDA2

BASA2

BASB2

BA

BA

SZ

BS

BS

BS

BS

ΒA

BA

BA

BA

BA

BA

BA

BA

SZ

BD

BD

BD

BD

BA

ΒA

BAMB1

SZB1

BSA25

BSA17

BSA9

BSA1

BAA25

BAA17

BAA9

BAA1

BAMA1

SZA1

BDA25

BDA17

BDA9

BDA1

BASA1

BASB1

BAMA26 BAMA25

BAMA18 BAMA17

BAMA10 BAMA9

Rev. 2.00, 09/03, page

RENESAS

EXPEVT	Initialized*7	Initialized*7	Retained	Retained
INTEVT	Undefined	Undefined	Retained	Retained
TEA	Undefined	Undefined	Retained	Retained
IPRA	Initialized	Initialized	Retained	Retained
IPRB	Initialized	Initialized	Retained	Retained
IPRC	Initialized	Initialized	Retained	Retained
IPRD	Initialized	Initialized	Retained	Retained
IPRE	Initialized	Initialized	Retained	Retained
IPRF	Initialized	Initialized	Retained	Retained
IPRG	Initialized	Initialized	Retained	Retained
IPRH	Initialized	Initialized	Retained	Retained
ICR0	Initialized*8	Initialized*8	Retained	Retained
ICR1	Initialized	Initialized	Retained	Retained
ICR2	Initialized	Initialized	Retained	Retained
IRR0	Initialized	Initialized	Retained	Retained
IRR1	Initialized	Initialized	Retained	Retained
IRR2	Initialized	Initialized	Retained	Retained
PINTER	Initialized	Initialized	Retained	Retained

Retained

Retained

Retained

Retained

Retained

Initialized

Initialized

Initialized

Undefined

Undefined

Retained

Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

CMNCR

CS0BCR

CS2BCR

CS3BCR

CS4BCR

Initialized*9

Initialized

Initialized

Initialized

Initialized

CCR1

CCR2

CCR3

**TRA** 

INTEVT2

Initialized

Initialized

Initialized

Undefined

Undefined

CS5B WCR	Initialized	Retained	Retained	Retained	Retained
CS6A WCR	Initialized	Retained	Retained	Retained	Retained
CS6B WCR	Initialized	Retained	Retained	Retained	Retained
SDCR	Initialized	Retained	Retained	Retained	Retained
RTCSR	Initialized	Retained	Retained	Retained	Retained
RTCNT	Initialized	Retained	Retained	Retained	Retained
RTCOR	Initialized	Retained	Retained	Retained	Retained
SDMR2	_	_	_	_	_
SDMR3	_	_	_	_	_
SAR_0	Undefined	Undefined	Retained	Retained	Retained
DAR_0	Undefined	Undefined	Retained	Retained	Retained
DMATCR_0	Undefined	Undefined	Retained	Retained	Retained
CHCR_0	Initialized	Initialized	Retained	Retained	Retained
SAR_1	Undefined	Undefined	Retained	Retained	Retained
DAR_1	Undefined	Undefined	Retained	Retained	Retained
DMATCR_1	Undefined	Undefined	Retained	Retained	Retained
CHCR_1	Initialized	Initialized	Retained	Retained	Retained
SAR_2	Undefined	Undefined	Retained	Retained	Retained
DAR_2	Undefined	Undefined	Retained	Retained	Retained
DMATCR_2	Undefined	Undefined	Retained	Retained	Retained
CHCR_2	Initialized	Initialized	Retained	Retained	Retained
SAR_3	Undefined	Undefined	Retained	Retained	Retained
DAR_3	Undefined	Undefined	Retained	Retained	Retained

CS3 WCR

CS4 WCR

CS5A WCR

Initialized

Initialized

Initialized

Retained

Retained

Re4ained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Rev. 2.00, 09/03, page

FRQCR	Initialized*5	Retained	Retained	Retained	Retained
WTCNT	Initialized*5	Retained	Retained	Retained	Retained
WTCSR	Initialized*5	Retained	Retained	Retained	Retained
STBCR	Initialized	Retained	Retained	Retained	Retained
STBCR2	Initialized	Retained	Retained	Retained	Retained
STBCR3	Initialized	Retained	Retained	Retained	Retained
TSTR	Initialized	Initialized	Initialized	Initialized	Retained
TCOR_0	Initialized	Initialized	Retained	Retained	Retained
TCNT_0	Initialized	Initialized	Retained	Retained	Retained
TCR_0	Initialized	Initialized	Retained	Retained	Retained
TCOR_1	Initialized	Initialized	Retained	Retained	Retained
TCNT_1	Initialized	Initialized	Retained	Retained	Retained
TCR_1	Initialized	Initialized	Retained	Retained	Retained
TCOR_2	Initialized	Initialized	Retained	Retained	Retained
TCNT_2	Initialized	Initialized	Retained	Retained	Retained
TCR_2	Initialized	Initialized	Retained	Retained	Retained
TCPR_2	Undefined	Undefined	Retained	Retained	Retained
CMSTR	Initialized	Initialized	Retained	Retained	Retained
CMCSR	Initialized	Initialized	Retained	Retained	Retained

Initialized

Initialized

Initialized

CMCNT

CMCOR

Retained

Retained

Retained

Retained

Retained

TCR_1	Initialized	Initialized	Retained	Retained	Retained
TMDR_1	Initialized	Initialized	Retained	Retained	Retained
TIOR_1	Initialized	Initialized	Retained	Retained	Retained
TIER_1	Initialized	Initialized	Retained	Retained	Retained
TSR_1	Initialized	Initialized	Retained	Retained	Retained
TCNT_1	Initialized	Initialized	Retained	Retained	Retained
TGRA_1	Initialized	Initialized	Retained	Retained	Retained
TGRB_1	Initialized	Initialized	Retained	Retained	Retained
TGRC_1	Initialized	Initialized	Retained	Retained	Retained
TGRD_1	Initialized	Initialized	Retained	Retained	Retained
TCR_2	Initialized	Initialized	Retained	Retained	Retained
TMDR_2	Initialized	Initialized	Retained	Retained	Retained
TIOR_2	Initialized	Initialized	Retained	Retained	Retained
TIER_2	Initialized	Initialized	Retained	Retained	Retained
TSR_2	Initialized	Initialized	Retained	Retained	Retained
TCNT_2	Initialized	Initialized	Retained	Retained	Retained
TGRA_2	Initialized	Initialized	Retained	Retained	Retained
TGRB_2	Initialized	Initialized	Retained	Retained	Retained
TGRC_2	Initialized	Initialized	Retained	Retained	Retained

TCNT_0

TGRA_0

TGRB_0

TGRC_0

TGRD_0

TGRD_2

Initialized

Retained

RWKCNT	Operation continued	Operation continued	Operation continued
RDAYCNT	Operation continued	Operation continued	Operation continued
RMONCNT	Operation continued	Operation continued	Operation continued
RYRCNT	Operation continued	Operation continued	Operation continued
RSECAR	Retained*1	Retained	Retained
RMINAR	Retained*1	Retained	Retained
RHRAR	Retained*1	Retained	Retained
RWKAR	Retained*1	Retained	Retained
RDAYAR	Retained*1	Retained	Retained
RMONAR	Retained*1	Retained	Retained
RCR1	Initialized*2	Initialized*2	Retained
RCR2	Initialized*10	Initialized*10	Retained
RYRAR	Retained	Retained	Retained

Rev. 2.00, 09/03, page 618 of 690

TGRA_3

TGRB 3

TGRC_3

TGRD_3

R64CNT

**RSECCNT** 

**RMINCNT** 

RHRCNT

RCR3

Initialized

Initialized

Initialized

Initialized

Operation

continued

Operation

continued

Operation

continued

Operation

continued

Initialized

Initialized

Initialized

Initialized

Operation

continued

Operation

continued

Operation

continued

Operation

continued

Retained

Retained

Retained

Retained

Retained

Operation

continued

Operation

continued

Operation

continued

Operation

continued

Retained

RENESAS

Retained

Retained

Retained

Retained

Operation

continued

Operation

continued

Operation

continued

Operation

continued

Operation continued

Operation continued Operation

continued

Operation continued

Retained

SCFRDR_0	Undefined	Undefined	Retained	Retained	Retained
SCSMR_2	Initialized	Initialized	Retained	Retained	Retained
SCBRR_2	Initialized	Initialized	Retained	Retained	Retained
SCSCR_2	Initialized	Initialized	Retained	Retained	Retained
SCTDSR_2	Initialized	Initialized	Retained	Retained	Retained
SCFER_2	Initialized	Initialized	Retained	Retained	Retained
SCSSR_2	Initialized	Initialized	Retained	Retained	Retained
SCFCR_2	Initialized	Initialized	Retained	Retained	Retained
SCFDR_2	Initialized	Initialized	Retained	Retained	Retained
SCFTDR_2	Undefined	Undefined	Retained	Retained	Retained
SCFRDR_2	Undefined	Undefined	Retained	Retained	Retained
SCSMR_Ir	Initialized	Initialized	Retained	Retained	Retained
EPDR0i	Undefined	Undefined	Retained	Retained	Retained
EPDR0o	Undefined	Undefined	Retained	Retained	Retained
EPDR0s	Undefined	Undefined	Retained	Retained	Retained
EPDR1	Undefined	Undefined	Retained	Retained	Retained
EPDR2	Undefined	Undefined	Retained	Retained	Retained
EPDR3	Undefined	Undefined	Retained	Retained	Retained
IFR0	Initialized	Initialized	Retained	Retained	Retained
IFR1	Initialized	Initialized	Retained	Retained	Retained
TRG	Undefined	Undefined	Retained	Retained	Retained
FCLR	Undefined	Undefined	Retained	Retained	Retained
EPSZ0o	Initialized	Initialized	Retained	Retained	Retained
DASTS	Initialized	Initialized	Retained	Retained	Retained

Initialized

Undefined

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Retained

Rev. 2.00, 09/03, page

SCFCR_0

SCFDR_0

SCFTDR_0

Initialized

Initialized

Undefined

ISR1	Initialized	Initialized	Retained	Retained	Retained
XVERCR	Initialized	Initialized	Retained	Retained	Retained
PACR	Initialized	Retained	Retained	Retained	Retained
PBCR	Initialized	Retained	Retained	Retained	Retained
PCCR	Initialized	Retained	Retained	Retained	Retained
PDCR	Initialized	Retained	Retained	Retained	Retained
PECR	Initialized	Retained	Retained	Retained	Retained
PECR2	Initialized	Retained	Retained	Retained	Retained
PFCR	Initialized	Retained	Retained	Retained	Retained
PFCR2	Initialized	Retained	Retained	Retained	Retained
PGCR	Initialized	Retained	Retained	Retained	Retained
PHCR	Initialized	Retained	Retained	Retained	Retained
PJCR	Initialized	Retained	Retained	Retained	Retained
PKCR	Initialized	Retained	Retained	Retained	Retained
PLCR	Initialized	Retained	Retained	Retained	Retained
SCPCR	Initialized	Retained	Retained	Retained	Retained
PMCR	Initialized	Retained	Retained	Retained	Retained
PNCR	Initialized	Retained	Retained	Retained	Retained
PNCR2	Initialized	Retained	Retained	Retained	Retained
PADR	Initialized	Retained	Retained	Retained	Retained
PBDR	Initialized	Retained	Retained	Retained	Retained
PCDR	Initialized	Retained	Retained	Retained	Retained

Retained

Retained

Retained

Retained

Initialized

Initialized

Initialized

Initialized

**PDDR** 

**PEDR** 

**PFDR** 

**PGDR** 



Retained

ADDRD	Initialized	Initialized	Initialized	Initialized	Retained
ADCSR	Initialized	Initialized	Initialized	Initialized	Retained
BDRB	Initialized	Retained	Retained	Retained	Retained
BDMRB	Initialized	Retained	Retained	Retained	Retained
BRCR	Initialized	Retained	Retained	Retained	Retained
BETR	Initialized	Retained	Retained	Retained	Retained
BARB	Initialized	Retained	Retained	Retained	Retained
BAMRB	Initialized	Retained	Retained	Retained	Retained
BBRB	Initialized	Retained	Retained	Retained	Retained
BRSR	Initialized*3	Retained	Retained	Retained	Retained
BARA	Initialized	Retained	Retained	Retained	Retained
BAMRA	Initialized	Retained	Retained	Retained	Retained
BBRA	Initialized	Retained	Retained	Retained	Retained
BRDR	Initialized*3	Retained	Retained	Retained	Retained
BASRA	Undefined	Retained	Retained	Retained	Retained
BASRB	Undefined	Retained	Retained	Retained	Retained
SDIR	Retained	Retained	Retained	Retained	Retained
SDID/SDID	H* ⁴ —	_	_	_	_
SDIDL*4	<del></del>	_	_	_	_
Notes: 1. 2.	The ENB bit is in The CF bit is ur		er bits are reta	ined.	
3.	Although the flabits).	ng is initialized	d, other bits are	e not initialized	(except the res

Values of these resisters are fixed.

**PNDR** 

**ADDRA** 

**ADDRB** 

**ADDRC** 

4.

5.

Initialized

Initialized

Initialized

Initialized

Retained

Initialized

Initialized

Initialized

Retained

Initialized

Initialized

Initialized

Retained

Initialized

Initialized

Initialized

Retained

Retained

Retained

Retained

Rev. 2.00, 09/03, page

RENESAS

These registers are not initialized by a power-on reset caused by the WD

Rev. 2.00, 09/03, page 622 of 690

RENESAS

Analog power supply voltage (AD)	AV _{CC}	-0.3 to 4.2
Analog input voltage (AD)	V _{AN}	-0.3 to AV _{CC} + 0.3
Analog power supply voltage (USB)	V _{CC} -USB	-0.3 to 4.2
Analog input voltage (USB)	V _{IN}	-0.3 to (V _{CC} -USB) + 0.3
Operating temperature	T _{opr}	–20 to 75
Storage temperature	T _{stg}	-55 to 125
Caution:		
• Operating the chip in excess of th	e absolute max	imum rating may result in perm
<ul> <li>Operating the chip in excess of the</li> <li>Order of turning on 1.5 V power.</li> </ul>		
• Order of turning on 1.5 V power		
1 0 1	(Vcc, Vcc-PLL	1, Vcc-PLL2) and 3.3 V power

 $V_{CC}Q$ 

 $V_{\text{in}} \\$ 

 $V_{in}$ 

V_{CC}-RTC  $V_{\text{CC}}$ 

V_{CC}-PLL1 Vcc-PLL2 -0.3 to 4.2

-0.3 to 2.1

-0.3 to  $V_{CC}Q + 0.3$ 

-0.3 to AV_{CC} + 0.3

Power supply voltage (I/O)

Power supply voltage (internal)

Input voltage (except port L)

Input voltage (port L)

- power should be tuned on first. When the 3.3 V is turned on first, turn on the 1 within 1 ms. It is recommended that this interval will be as short as possible.
- 2. Until voltage is applied to all power supplies and a low level is input at the  $\overline{RE}$ internal circuits remain unsettled, and so pin states are also undefined. The sys
- must ensure that these undefined states do not cause erroneous system operation 3. When the power is turned on, make sure that the voltage of the 1.5 V power is

that of the 3.3 V power.

RENESAS

Rev. 2.00, 09/03, pag




Figure 25.1 Power On/Off Sequence

## Recommended Power On/Off Times

Item	Symbol	Max. Permitted Value	ι
VccQ to Vcc power-on time interval	tpwu	1	r
VccQ to Vcc power-off time interval	tpwd	1	r
State undefined term	tunc	10	r

The recommended times shown above do not require strict settings.

The state undefined term indicates that pins are at the power rising stage. The pin state at VccQ (min) attain time. However, a power-on reset (RESETP) is accepted successful after VccQ (min) attain time and clock oscillation settling time. Set the state undefined than 10 ms.

Rev. 2.00, 09/03, page 624 of 690

RENESAS

Current consumption	Normal	Icc	_	133	200	mA	V _{CC} =
Consumption	operation						$I\phi = 13$
			_	105	150		$V_{CC} =$
							$I\phi = 10$
		$I_{CC}Q$		20	40		V _{CC} Q
							$B\phi = 3$
	In sleep mode*	I _{CC}	_	25	40	mA	Bφ = 3
		$I_{CC}Q$	_	10	20		
In standby		Icc		150	500	μΑ	T _a = 2
	mode	I _{CC} Q		10	30		on)
							V _{CC} Q
							V _{CC} =
		I _{CC}		150	500	μΑ	$T_a = 2$
		I _{CC} Q		10	30		off)
							V _{CC} Q
							V _{CC} =
Input leak current	All input pins	I _{in}	_	_	1.0	μΑ	$V_{in} = 0$ $V_{CC}Q$
Three-state leak current	I/O, all output pins (off condition)	I _{TSI}	_	_	1.0	μА	Vin = 0 V _{CC} Q
	Port pin	R _{pull}	30	60	120	kΩ	

V_{CC}Q, V_{CC}-RTC

V_{CC}, V_{CC}-PLL1 V_{CC}-PLL2

3.0

1.4

3.3

1.5

3.6

1.6

Power supply voltage

О-	TR 40	4 -	$\Box$	-1 40
Р	ГМ3	το	PΙ	IVIU

Analog power-supply voltage (AD)		AV _{CC}	3.0	3.3	3.6	V
Analog power-supply voltage (USB)		V _{CC} -USB	3.0	3.3	3.6	V
Analog power-supply current (AD)	During A/D conversion	Alcc	_	0.8	2	mA
	Idle		_	0.01	5.0	μΑ

Note: *No external bus cycles except refresh cycles.

Rev. 2.00, 09/03, page 626 of 690

RENESAS

		•			
	EXTAL2		_	_	_
	Port L		2.0		AV _{CC} + 0.3
	Other input pins		2.0	_	V _{CC} Q + 0.3
Input low voltage	RESETM, NMI IRQ5 to IRQ0, PINT15 to PINT0, RXD0, MD6 to MD0, ASEMD0, TRST, EXTAL, CKIO, CA	V _{IL}	-0.3	_	V _{CC} Q × 0.1
	EXTAL2		_	_	_
	Port L	-	-0.3	_	AV _{CC} × 0.2
			Renes	5Δ5	Rev. 2.00,

MD6 to MD0,

ASEMDO, TRST, EXTAL, CKIO, CA

voltage Notes: 1. Even when the RTC is not used, power must be supplied between V_{CC}-RTC

RTC. 2. AV_{CC} must satisfy the condition:  $V_{CC}Q - 0.2 \text{ V} \le AV_{CC} \le V_{CC}Q + 0.2 \text{ V}$ . Do not

- AV_{CC} and AV_{SS} pins open if the A/D converter is not used; connect AV_{CC} to V  $AV_{SS}$  to  $V_{SS}Q$ . 3. Current consumption values are for  $V_{IH}min = V_{CC}Q - 0.5 \text{ V}$  and  $V_{IL}max = 0.5 \text{ V}$ 
  - output pins unloaded.

## Table 25.2 DC Characteristics (2-b) [USB-Related Pins*]

IoL:

I_{OH}

				(C	Condition:	Ta = -
Item	Symbol	Min	Тур	Max	Unit	Mea Cor
Power supply voltage	V _{CC} Q	3.0	3.3	3.6	V	
Input high voltage	V _{IH}	2.0	_	V _{CC} Q +	0.3 V	
Input low voltage	VIL	-0.3	_	V _{CC} Q ×	0.2 V	
Input high voltage (EXTAL_USB)	V _{IH} (EXTAL_U	V _{CC} Q -	0.3—	V _{CC} Q +	0.3 V	
Input low voltage (EXTAL_USB)	V _{IL} (EXTAL_U	-0.3 SB)	_	V _{CC} Q ×	0.2 V	
Output high voltage	V _{OH}	2.4	_	_	V	Vcc

2.0  $V_{CC}$ I_{OH} Vcc Output low voltage  $V_{\text{OL}} \\$ 0.55 ٧  $I_{OL}$ : Note: *XVDATA, DPLS, DMNS, TXDPLS, TXDMNS, TXENL, VBUS, SUSPND, and EX

pins

Rev. 2.00, 09/03, page 628 of 690 RENESAS

Single ended receiver threshold voltage	$V_{SE}$	8.0	_	2.0	V
Output high voltage	V _{OH}	2.8	_	V _{CC} -USB	V
Output low voltage	V _{OL}	_	_	0.3	V
Tri-state leak current	I _{LO}	-10	_	10	μ
Notes: 1. D+ and D- pins					

Item

2.  $V_{CC}$ -USB must satisfy the condition:  $V_{CC}Q \le V_{CC}$ -USB. Even when the USB power must be supplied between V_{CC}-USB and V_{SS}-USB.

1.6 V,  $AV_{CC}$  = 3.0 to 3.6 V,  $V_{SS}Q$  =  $V_{SS}$  =  $V_{SS}$ -RTC =  $V_{SS}$ -USB =  $V_{SS}$ -PLL1

**Symbol** 

## **Table 25.3 Permitted Output Current Values**

(Conditions:  $V_{CC}Q = V_{CC}$ -RTC =  $V_{CC}$ -USB = 3.0 to 3.6 V,  $V_{CC} = V_{CC}$ -PLL1 =  $V_{CC}$ -

Output low-level permissible current (per pin)	I _{OL}	_	_	2.0
Output low-level permissible current (total)	$\sum$ lol	_	_	12
Output high-level permissible current (per pin)	-I _{OH}	_	_	2.0
Output high-level permissible current (total)	∑ (-l _{OH} )	_	_	40

Caution: To ensure LSI reliability, do not exceed the value for output current given in ta

0V

 $AV_{SS} = 0 V, T_a =$ 

Typ

Min

Item		Symbol	Min	Тур	Max	Unit	R
Operating	CPU, cache (Ιφ)	f	20	_	133.34	MHz	1:
frequency						_	р
					100		1
							р
	External bus (Βφ)	_	20	_	66.67	=	
	Peripheral module (Pe	<u>)</u>	5	_	33.34	_	

CKIO clock input low pulse width	t _{CKIL}	3	_	ns	_
CKIO clock input high pulse width	t _{CKIH}	3	_	ns	_
CKIO clock input rise time	t _{CKIR}	_	4	ns	_
CKIO clock input fall time	t _{CKIF}	_	4	ns	_
CKIO clock output frequency	t _{OP}	20	66.67	MHz	25.
CKIO clock output cycle time	t _{cyc}	15	50	ns	_
CKIO clock output low pulse width	t _{CKOL}	3	_	ns	_
CKIO clock output high pulse width	t _{CKOH}	3	_	ns	_
CKIO clock output rise time	t _{CKOr}	_	5	ns	_
CKIO clock output fall time	t _{CKOf}	_	5	ns	_
Power-on oscillation settling time	t _{OSC1}	10	_	ms	25.
RESETP setup time	t _{RESPS}	20	_	ns	25.
RESETP assert time	t _{RESPW}	20	_	t _{cyc}	25.
RESETM assert time	t _{RESMW}	20	_	t _{cyc}	25.
Standby return oscillation settling time 1	t _{OSC2}	10	_	ms	25.
Standby return oscillation settling time 2	t _{OSC3}	10	_	ms	25.
Standby return oscillation settling time 3	t _{OSC4}	11	_	ms	25.

EXTAL clock input low pulse width

EXTAL clock input high pulse width

EXTAL clock input rise time

EXTAL clock input fall time

CKIO clock input frequency

CKIO clock input cycle time



1.5

1.5

20

15

ns

ns

ns

ns

ns

MHz

25.

6

6

50

66.67

 $t_{\mathsf{EXL}}$ 

 $t_{\mathsf{EXH}}$ 

 $t_{\mathsf{EXr}}$ 

 $t_{\mathsf{EXf}}$ 

 $f_{CKI}$ 

 $t_{\text{CKICYC}}$ 

Rev. 2.00, 09/03, pag




Figure 25.2 EXTAL Clock Input Timing




Figure 25.3 CKIO Clock Input Timing




Figure 25.4 CKIO Clock Output Timing

Figure 25.5 Power-On Oscillation Settling Time




Figure 25.6 Oscillation Settling Time at Standby Return (Return by Re




Figure 25.7 Oscillation Settling Time at Standby Return (Return by N

Rev. 2.00, 09/03, pag

## Figure 25.8 Oscillation Settling Time at Standby Return (Return by IRQ5 to IRQ0, PINT15 to PINT0, and IRL3 to IRL0)




Figure 25.9 PLL Synchronization Settling Time by Reset or NMI




Figure 25.10 PLL Synchronization Settling Time by IRQ/IRL, PINT Interest.




Figure 25.11 PLL Synchronization Settling Time when Frequency Multiple Ratio Modified

	BREQ setup time	t _{BREQS}
•	BREQ hold time	t _{BREQH}
•	NMI setup time*1	t _{NMIS}
•	NMI hold time	t _{NMIH}
•	IRQ5 to IRQ0 setup time*1	t _{IRQS}
•	IRQ5 to IRQ0 hold time	t _{IRQH}
•	BACK delay time	t _{BACKD}
•	STATUS1, STATUS0 delay time	t _{STD}
•	Bus tri-state delay time 1	t _{BOFF1}

Notes:  $t_{cvc}$  is the external bus clock cycle (B clock cycle).

hese ir puise widili

RESETP setup time*1

RESETM pulse width

RESETM setup time

Bus tri-state delay time 2

Bus buffer-on time 1

Bus buffer-on time 2

In standby mode, t_{RESMW} = t_{OSC2} (10 ms). When the crystal oscillation continuous clock multiplication ratio is changed in standby mode, RESETM must be kep STATUS (0-1) changes to reset (HH).

Rev. 2.00, 09/03, page 636 of 690

**L**RESPW

t_{RESPS}

t_{RESMW}

**t**RESMS

t_{BOFF2}

t_{BON1}

t_{BON2}

detection can be delayed until the next clock rises.

2. The upper limit of the external bus clock is 66.67 MHz.

1. RESETP, RESETM, NMI, and IRQ5 to IRQ0 are asynchronous. Changes are at the clock rise when the setup shown is kept. When the setup cannot be ke

3. In standby mode,  $t_{RESPW} = t_{OSC2}$  (10 ms). When the crystal oscillation continuclock multiplication ratio is changed in standby mode,  $t_{RESPW} = t_{PLL1}$  (100  $\mu$ s)

20

20

10

10

3

10

3

0

0

0

0

20*4

1/2 t_{cvc}+10 —

 $1/2 t_{cvc} + 3$ 

Lcyc

ns

 $t_{\text{cyc}}$ 

ns

 $1/2 t_{cyc} + 13 \text{ ns}$ 

18

30

30

30

30




Figure 25.13 Interrupt Signal Input Timing




Figure 25.14 Bus Release Timing

Rev. 2.00, 09/03, pag



Figure 25.15 Pin Drive Timing at Standby

# 25.3.3 AC Bus Timing

# Table 25.7 Bus Timing (1)

(Conditions:  $V_{CC}Q = V_{CC}\text{-RTC} = V_{CC}\text{-USB} = 3.0$  to 3.6 V,  $V_{CC} = V_{CC}\text{-PLL1} = V_{CC}\text{-$ 

### 66.67 MHz

Item	Symbol	Min	Max	Unit	Figure
Address delay time 1	t _{AD1}	1	12	ns	25.16 to 25.38
Address delay time 2	t _{AD2}	_	1/2 t _{cyc} +12	ns	25.21
Address setup time	t _{AS}	0	_	ns	25.16 to 25.19
Address hold time	t _{AH}	0	_	ns	25.16 to 25.19
BS delay time	t _{BSD}	_	10	ns	25.16 to 25.35
CS delay time 1	t _{CSD1}	1	10	ns	25.16 to 25.38
Read/write delay time 1	t _{RWD1}	1	10	ns	25.16 to 25.38
Read strobe delay time	t _{RSD}	_	1/2 t _{cyc} +10	ns	25.16 to 25.21
Read data setup time 1	t _{RDS1}	1/2 t _{cyc} +6	_	ns	25.16 to 25.20
Read data setup time 2	t _{RDS2}	6	_	ns	25.22 to 25.25, 25
Read data setup time 3	t _{RDS3}	1/2 t _{cyc} +6	_	ns	25.21
Read data hold time 1	t _{RDH1}	0	_	ns	25.16 to 25.20
Read data hold time 2	t _{RDH2}	2	_	ns	25.22 to 25.25, 25
Read data hold time 3	t _{RDH3}	0	_	ns	25.21

Rev. 2.00, 09/03, page 638 of 690

WAIT hold time	t _{WTH}	1/2 t _{cyc} +2	_	ns	25.17 to 25.21
RAS delay time 1	t _{RASD1}	1	10	ns	25.22 to 25.38
CAS delay time 1	t _{CASD1}	1	10	ns	25.22 to 25.38
DQM delay time 1	t _{DQMD1}	1	10	ns	25.22 to 25.35
CKE delay time 1	t _{CKED1}	1	10	ns	25.37
AH delay time	t _{AHD}	1/2 t _{cyc}	1/2 t _{cyc} +10	ns	25.20
Multiplex address delay time	t _{MAD}	_	12	ns	25.20

0

1/2 t_{cyc}+6

 $t_{\text{WTS}} \\$ 

 $t_{\mathsf{MAH}}$ 

 $t_{\text{DACD}} \\$ 

WAIT setup time

Multiplex address hold

DACK delay time

time

RENESAS

Rev. 2.00, 09/03, pag

25.17 to 25.21

25.20

25.16 to 25.35

ns

ns

ns

10




Figure 25.16 Basic Bus Cycle (No Wait)

Rev. 2.00, 09/03, page 640 of 690




Figure 25.17 Basic Bus Cycle (One Software Wait)




Figure 25.18 Basic Bus Cycle (One External Wait)

Rev. 2.00, 09/03, page 642 of 690




Figure 25.19 Basic Bus Cycle (One Software Wait, External Wait Enal (WM Bit = 0), No Idle Cycle Setting)




Figure 25.20 Address/Data Multiplex I/O Bus Cycle (Three Address Cycles, One Software Wait, One External Wait)

Rev. 2.00, 09/03, page 644 of 690





Figure 25.21 Burst ROM Read Cycle (One Access Wait, One External V One Burst Wait, Two Bursts)



(Auto Precharge, CAS Latency = 2, TRCD = 1 Cycle, TRP = 1 Cycle)

Rev. 2.00, 09/03, page 646 of 690




Figure 25.23 Synchronous DRAM Single Read Bus Cycle (Auto Precharge, CAS Latency = 2, TRCD = 2 Cycle, TRP = 2 Cycle)

RENESAS




Figure 25.24 Synchronous DRAM Burst Read Bus Cycle (Single Read  $\times$  (Auto Precharge, CAS Latency = 2, TRCD = 1 Cycle, TRP = 2 Cycle)

Rev. 2.00, 09/03, page 648 of 690




Figure 25.25 Synchronous DRAM Burst Read Bus Cycle (Single Read : (Auto Precharge, CAS Latency = 2, TRCD = 2 Cycle, TRP = 1 Cycle)

RENESAS




Figure 25.26 Synchronous DRAM Single Write Bus Cycle (Auto Precharge, TRWL = 2 Cycle)

Rev. 2.00, 09/03, page 650 of 690




Figure 25.27 Synchronous DRAM Single Write Bus Cycle (Auto Precharge, TRCD = 3 Cycle, TRWL = 2 Cycle)




Figure 25.28 Synchronous DRAM Burst Write Bus Cycle (Single Write > (Auto Precharge, TRCD = 1 Cycle, TRWL = 2 Cycle)

Rev. 2.00, 09/03, page 652 of 690




Figure 25.29 Synchronous DRAM Burst Write Bus Cycle (Single Write (Auto Precharge, TRCD = 2 Cycle, TRWL = 2 Cycle)

RENESAS




Figure 25.30 Synchronous DRAM Burst Read Bus Cycle (Single Read × (Bank Active Mode: ACTV + READ Commands, CAS Latency = 2, TRCD = 1

Rev. 2.00, 09/03, page 654 of 690




Figure 25.31 Synchronous DRAM Burst Read Bus Cycle (Single Read (Bank Active Mode: READ Command, Same Row Address,

**CAS Latency = 2, TRCD = 1 Cycle)** 

Rev. 2.00, 09/03, pag




Figure 25.32 Synchronous DRAM Burst Read Bus Cycle (Single Read × (Bank Active Mode: PRE + ACTV + READ Commands, Different Row Address, CAS Latency = 2, TRCD = 1 Cycle)

Rev. 2.00, 09/03, page 656 of 690




Figure 25.33 Synchronous DRAM Burst Write Bus Cycle (Single Write (Bank Active Mode: ACTV + WRITE Commands, TRCD = 1 Cycle, TRWL =

Rev. 2.00, 09/03, pag




Figure 25.34 Synchronous DRAM Burst Write Bus Cycle (Single Write > (Bank Active Mode: WRITE Command, Same Row Address, TRCD = 1 Cycle, TRWL = 1 Cycle)

Rev. 2.00, 09/03, page 658 of 690




Figure 25.35 Synchronous DRAM Burst Write Bus Cycle (Single Write (Bank Active Mode: PRE + ACTV + WRITE Commands, Different Row Address, TRCD = 1 Cycle, TRWL = 1 Cycle)




Figure 25.36 Synchronous DRAM Auto-Refresh Timing (TRP = 2 Cycle

Rev. 2.00, 09/03, page 660 of 690




Figure 25.37 Synchronous DRAM Self-Refresh Timing (TRP = 2 Cyc




Figure 25.38 Synchronous DRAM Mode Register Write Timing (TRP = 2 C

Rev. 2.00, 09/03, page 662 of 690

Read data setup time 4	t _{RDS4}	1/2 t _{cyc} +6	_	ns	25.39
Read data hold time 4	t _{RDH4}	0	_	ns	25.39
Write data delay time 3	t _{WDD3}	_	1/2 t _{cyc} +12	ns	25.39
Write data hold time 3	t _{WDH3}	1/2 t _{cyc}	_	ns	25.39
RAS delay time 2	t _{RASD2}	1/2 t _{cyc}	1/2 t _{cyc} +10	ns	25.39 to 25.42
CAS delay time 2	t _{CASD2}	1/2 t _{cyc}	1/2 t _{cyc} +10	ns	25.39 to 25.42
DQM delay time 2	t _{DQMD2}	1/2 t _{cyc}	1/2 t _{cyc} +10	ns	25.39
CKE delay time 2	t _{CKED2}	1/2 t _{cyc}	1/2 t _{cyc} +10	ns	25.41
-		•			· · · · · · · · · · · · · · · · · · ·




Figure 25.39 Access Timing in Low-Frequency Mode (Auto Precharge

Rev. 2.00, 09/03, page 664 of 690




Figure 25.40 Synchronous DRAM Auto-Refresh Timing (TRP = 2 Cycle, Low-Frequency Mode)




Figure 25.41 Synchronous DRAM Self-Refresh Timing (TRP = 2 Cycle, Low-Frequency Mode)

Rev. 2.00, 09/03, page 666 of 690




Figure 25.42 Synchronous DRAM Mode Register Write Timing (TRP = 2 Cycle, Low-Frequency Mode)

RENESAS

DACK, TEND delay time t _{DACD} — 10	DREQ Hold time	<b>I</b> DRQH	3	<u> </u>	
	DACK, TEND delay time	t _{DACD}	_	10	




Figure 25.43 DREQ Input Timing




Figure 25.44 DACK, TEND Output Timing

D.F CIUCK TALLU = 2.1		ι _{cyc} ∓ 13		
B:P clock ratio = 4:1	<u></u>	$3 \times t_{cyc}$ +15	_	
input setup time	t _{TCKS}	15	_	
Edge specification	t _{TCKWH/L}	2.0	_	t _{pcyc} *
Both edge specification	t _{TCKWH/L}	3.0	_	
	B:P clock ratio = 4:1 input setup time Edge specification Both edge	B:P clock ratio = 4:1 input setup time $t_{TCKS}$ Edge specification $t_{TCKWH/L}$ Both edge $t_{TCKWH/L}$	B:P clock ratio = 4:1 $3 \times t_{cyc}$ +15 input setup time $t_{TCKS}$ 15 Edge specification $t_{TCKWH/L}$ 2.0 Both edge $t_{TCKWH/L}$ 3.0	B:P clock ratio = 4:1 $3 \times t_{cyc}$ +15 —  Input setup time $t_{TCKS}$ 15 —  Edge specification $t_{TCKWH/L}$ 2.0 —  Both edge $t_{TCKWH/L}$ 3.0 —

Note: * t_{pcyc} indicates a peripheral clock (Pφ) cycle.




Figure 25.45 TCLK Input Timing




Figure 25.46 TCLK Clock Input Timing




Figure 25.47 Oscillation Settling Time when RTC Crystal Oscillator Is Turn

#### 25.3.10 16-Bit Timer Pulse Unit (TPU) Signal Timing

## Table 25.12 16-Bit Timer Pulse Unit (TPU) Signal Timing

(Conditions: 
$$V_{CC}Q = V_{CC}$$
-RTC =  $V_{CC}$ -USB = 3.0 to 3.6 V,  $V_{CC} = V_{CC}$ -PLL1 =  $V_{CC}$ -P

1.6 V, 
$$AV_{CC} = 3.0$$
 to 3.6 V,  $V_{SS}Q = V_{SS} = V_{SS}$ -RTC =  $V_{SS}$ -USB =  $V_{SS}$ -PLL1 =  $AV_{SS} = 0$  V,  $T_a = -1$ 

Item	Symbol	Min	Max	Unit
Timer output delay time	t _{TOD}	_	15	ns




Figure 25.48 TPU Output Timing

Rev. 2.00, 09/03, page 670 of 690

Asynchroniza- tion		4	_	_
Input clock rise time	t _{SCKr}	_	1.5	_
Input clock fall time	tsckf	_	1.5	
Input clock pulse width	t _{SCKW}	0.4	0.6	t _{scyc}
Transmission data delay time (clock synchronization)	t _{TXD}		3 t _{pcyc} * + 50	ns
Receive data setup time (clock synchronization)	t _{RXS}	2 t _{pcyc} *	_	<del>_</del>
Receive data hold time (clock synchronization)	t _{RXH}	2 t _{pcyc} *	_	<del></del>
RTS delay time (clock synchronization)	t _{RTSD}	_	100	_
CTS setup time (clock synchronization)	t _{CTSS}	100	_	<del></del>
CTS hold time	t _{CTSH}	100	_	_

 $\frac{\text{(clock synchronization)}}{\text{Note: * $t_{pcyc}$ indicates a peripheral clock (P$$$$$$$$$$$$$$$$$}) \text{ cycle.}$ 




Figure 25.49 SCK Input Clock Timing




Figure 25.50 SCIF Input/Output Timing in Clock Synchronous Mode

 $AV_{SS} = 0 V$ ,  $T_a = -$ 

#### 25.3.12 USB Module Signal Timing

# **Table 25.14 USB Module Clock Timing**

(Conditions: 
$$V_{CC}Q = V_{CC}$$
-RTC =  $V_{CC}$ -USB = 3.0 to 3.6 V,  $V_{CC} = V_{CC}$ -PLL1 =  $V_{CC}$ -P 1.6 V,  $AV_{CC}$  = 3.0 to 3.6 V,  $V_{SS}Q = V_{SS}$  =  $V_{SS}$ -RTC =  $V_{SS}$ -USB =  $V_{SS}$ -PLL1 =

Item	Symbol	Min	Max	Unit
Frequency (48 MHz)*	t _{FREQ}	47.9	48.1	MHz
Clock rise time*	t _{R48}	_	4	ns
Clock fall time*	t _{F48}	_	4	ns
Duty (t _{HIGH} /t _{LOW} )*	t _{DUTY}	90	110	%
Oscillation settling time	tuosc	10	_	ms

Note: *When the USB is operated by supplying a clock to the EXTAL_USB pin from offsupplied clock must satisfy the above clock specifications.




Figure 25.51 USB Clock Timing

Rev. 2.00, 09/03, page 672 of 690

#### 25.3.13 USB Transceiver Timing


#### **Table 25.15 USB Transceiver Timing**


(Conditions: 
$$V_{CC}Q = V_{CC}$$
-RTC =  $V_{CC}$ -USB = 3.0 to 3.6 V,  $V_{CC} = V_{CC}$ -PLL1 =  $V_{CC}$ -1.6 V,  $AV_{CC}$  = 3.0 to 3.6 V,  $V_{SS}Q = V_{SS}$  =  $V_{SS}$ -RTC =  $V_{SS}$ -USB =  $V_{SS}$ -PLL1

 $AV_S = 0 V, T_a =$ 

Item	Symbol	Min	Тур	Max	Unit	Meas Cond
Rising time	t _r	4		20	ns	$C_L = 5$
Falling time	t _f	4	_	20	ns	$C_L = 5$
Rising/falling time ratio	t _r / t _f	90	_	110	%	
Output signal crossover	V _{CRS}	1.3	_	2.0	V	C _L = 5

Note: This transceiver complies with the full-speed specifications.





t, and t_f are judged by the time taken fo transitions between 10% and 90% amp
 The electrostatic capacitance, C_L, inclu floating capacitance of the wiring conne

and the input capacitance of the probe.

Rev. 2.00, 09/03, pag

Input data	B:P clock ratio = 1:	l t _{PORTS}	15	_
setup time	B:P clock ratio = 2:	<u> </u>	t _{cyc} +15	
	B:P clock ratio = 4:	<u> </u>	$3 \times t_{cyc}$ +15	_
Input data h	old time	t _{PORTH}	8	_




Figure 25.53 I/O Port Timing

TCK high-pulse width	t _{TCKH}	12	_	ns
TCK low-pulse width	t _{TCKL}	12	_	ns
TCK rise/fall time	t _{TCKf}	_	4	ns
TRST setup time	t _{TRSTS}	12	_	ns
TRST hold time	t _{TRSTH}	50	_	t _{cyc}
TDI setup time	t _{TDIS}	10	_	ns
TDI hold time	t _{TDIH}	10	_	ns
TMS setup time	t _{TMSS}	10	_	ns
TMS hold time	t _{TMSH}	10	_	ns
TDO delay time	t _{TDOD}	_	15	ns
ASEMD0 setup time	t _{ASEMD0S}	12	_	ns
ASEMD0 hold time	t _{ASEMD0H}	12	_	ns




Figure 25.54 TCK Input Timing




Figure 25.56 UDI Data Transfer Timing





Figure 25.57 ASEMDO Input Timing



30 pF: CKIO, RASU/L, CASU/L, CS0, CS2 to CS6B, BACK 50 pF: All other pins

2.  $I_{OL} = 1.6 \text{ mA}$ ,  $I_{OH} = -200 \mu \text{A}$ 

Figure 25.58 Output Load Circuit

Resolution	10	10	10
Conversion time	8.5	_	_
Analog input capacitance	_	_	20
Permissible signal-source impedance (single-source)	_	_	5
Nonlinearity error	_	_	±3.0
Offset error	_	_	±2.0
Full-scale error	_	_	±2.0
Quantization error	_	_	±0.5
Absolute accuracy	_	_	±4.0

-	XTAL2						
·-	71171==	0	0	0	0	0	0
	CKIO	I O*1	I O*1	I O*1	I O*1	I O*1	10
System	RESETP	I*11	I*11	I*11	I*11	I*11	I
control	RESETM	I	I	I	I	I	I
·	BREQ/PTG[6]	Z	i P*2	i K*3	1P*2	I	I/IO
•	BACK/PTG[5]	0	O P*2	O K*3	O P*2	L P*2	O/IO
·	MD6	I	i	Z	i	i	I
•	MD[2:0]	I	i	i	i	i	I
·	MD[5:3]	I	i	Z	i	i	I
·	CA	I	I	I	I	I	I
-	STATUSO/ PTE[4]/RTSO	Н	H P*2 Z*6	H K*3 Z*6	L P*2 O	L P*2 O	O/IO/ O
-	STATUS1/ PTE[5]/CTS0	Н	H P*2 Z*6	L K*3 Z*7	H P*2 I	L P*2 I	O/IO/
Interrupt	IRQ[3:0]/ IRL[3:0]/ PTH[3:0]	Z	I P*2	I K*3	I P*2	I P*2	I/I/IO
·	IRQ4/PTH[4]	Z	I P*2	I K*3	I P*2	1P*2	I/IO
-	IRQ5/PTE[2]	Z	I P*2	I K*3	1P*2	I P*2	I/IO
·-	NMI	I	I	1	I	1	I
Address	A[25:19,0]/ PTK[7:0]	0	O P*2	ZO*8K*3	O P*2	Z P*2	O/IO
-	A[18:1]	0	0	ZO*8	0	Z	0

Category Pin

EXTAL

XTAL EXTAL2

Clock

Reset

I

0

I

Reset

I

0

I

Standby

ı

0

I

Sieep

ı

0

I

Released

I

0

ı

1/0

ı

0

ı

CS3/PTC[4]	Н	O P*2	ZH*6 K*3	O P*2	Z P*2
CS4/PTC[5]	Н	O P*2	ZH*6 K*3	O P*2	Z P*2
CS5A/PTC[6]	Z	O P*2	ZH*6 K*3	O P*2	Z P*2
CS5B/PTD[6]	Z	O P*2	ZH*6 K*3	O P*2	Z P*2
CS6A/PTC[7]	Z	O P*2	ZH*6 K*3	O P*2	Z P*2
CS6B/PTD[7]	Z	O P*2	ZH*6 K*3	O P*2	Z P*2
BS/PTC[0]	Н	O P*2	ZH*6 K*3	O P*2	Z P*2
RASL/PTD[0]	Н	O P*2	ZH*6 K*3	O P*2	ZH*6 P*2
RASU/PTD[1]	Z	O P*2	ZH*6 K*3	O P*2	ZH*6 P*2
CASL/PTD[2]	Н	O P*2	ZH*6 K*3	O P*2	ZH*6 P*2
CASU/PTD[3]	Z	O P*2	ZH*6 K*3	O P*2	ZH*6 P*2
WE0/DQMLL	Н	0	ZH ^{*6}	0	Z
WE1/DQMLU	Н	0	ZH ^{*6}	0	Z
WE2/DQMUL/ PTC[1]	Н	O P*2	ZH*6 K*3	O P*2	Z P*2
WE3/DQMUU/ AH/PTC[2]	Н	O P*2	ZH*6 K*3	O P*2	Z P*2
RD/WR	Н	0	ZH ^{*6}	0	Z
RD	Н	0	ZH ^{*6}	0	Z
CKE/PTD[4]	Н	O P*2	OK*3	O P*2	OP*2
WAIT/PTG[7]	I	I P*2	I K*3	I P*2	I P*2

 $ZH^{*6}$ 

ZH*6 K*3

0

O P*2

Ζ

Z P*2

0

O/IO

O/IO
O/IO
O/IO
O/IO
O/IO
O/IO
O/IO

0/IO 0/IO 0/IO 0/O 0/O/I 0 0/O/I 0 0 0 0/IO

PINT[15:8]

CS2/PTC[3]

Н

Н

0

O P*2

CS0

Bus

control



	DACK1/ PTE[1]	V	O P	ZK	O P	0 5	0/10
Timer	TCLK/PTE[6]	V	1P*2	Z K*3	I P*2	I P*2	I/IO
SCIF	RxD0/ SCPT[0]/lrRX	Z	Z I*4	Z	I	I	1/1/1
	TxD0/ SCPT[0]/IrTX	Z	Z O*5	Z O*5	0	0	O/O/ O
	SCK0/ SCPT[1]	Z	Z P*2	Z K*3	IO P*2	IO P*2	IO/IO
	RxD2/ SCPT[2]	Z	Z I*4	Z	I	I	I/I
	TxD2/ SCPT[2]	Z	Z O*5	Z O*5	0	0	0/0
	SCK2/ SCPT[3]	Z	Z P*2	Z K*3	IO P*2	IO P*2	IO/IO
	RTS2/ SCPT[4]	V	Z P*2	Z K*3	ΟP	O P	O/IO
	CTS2/ SCPT[5]	Z	Z P*2	Z K*3	I P*2	I P*2	I/IO
Analog	AN[3:0]/ PTL[3:0]	i	Z I*4	i	I	I	I/I
USB	VBUS/ PTM[6]	V	1P*2	Z K*2	I P*2	I P*2	I/IO
	SUSPND/ PTN[0]	V	O P*2	O K*3	O P*2	O P*2	O/IO
	TXENL/ PTN[1]	V	O P*2	O K*3	O P*2	O P*2	O/IO
	XVDATA/ PTN[2]	V	1P*2	V K*3	I P*2	I P*2	I/IO
			ā	(ENES/	<b>72</b>	Rev. 2.00, 0	9/03, pa

Z P*2

O P*2

DREQ1/

PTH[6]

DACK1/

Z

٧

I P*2

O P*2

1 P*2

O P*2

I/IO

O/IO

Z K*3

Z K*3

	NF/PTM[4]	I	1	Z
	PTM[3:0]	V	Р	K
	PTN[7]	V	Р	K
Advanced user	AUDSYNC/ PTF[4]	V/V*10	O P*2	O K*3
debugger	AUDATA[3:0]/ PTF[3:0]/ TO[3:0]	V/V*10	O P*2 Z*8	O K*3 Z*
	AUDCK/ PTG[4]	O/V*10	O P*2	O K*3
User	TDI/PTG[0]	I*11	I*11 P*2	i*11 K*3
debugg- ing	TCK/PTG[1]	I*11	I*11 P*2	i*11 K*3
interface	TMS/PTG[2]	I*11	I*11 P*2	i*11 K*3
	TRST/PTG[3]	I*11	I*11 P*2	i*11 K*3
	TDO/PTF[5]	OZ	O P*2	Z K*3
	ASEBRKAK/ PTF[6]	V/V*10	O P*2	O K*3
	ASEMD0/ PTF[7]	I*11	I*11 P*2	V K*3

I P*2

0

1O*9

IO*9

Ρ

0

0

DPLS/PTN[6] V

EXTAL_USB I

0

Z

Z

٧

H*13

XTAL USB

NF/PTD[5]

NF/PTJ[7]

NF/PTJ[6:0]

PTE[7]

D+

D-

Port

1 P*2

0

IO*9

IO*9

Ρ

0

0

ı

Ρ

Р

O P*2

O P*2

O P*2

I*11 P*2

I*11 P*2

I*11 P*2

I*11 P*2

0 P*2

O P*2

I*11 P*2

V K*3

0

Z

Z

Z

Κ

0

0

1 P*2

0

1O*9

IO*9

Ρ

0

0

ı

Ρ

O P*2

O P*2

O P*2

I*11 P*2

I*11 P*2

I*11 P*2

I*11 P*2

O P*2

O P*2

I*11 P*2

I/IO

ı

0

Ю

Ю

I/I

Ю

O/O

0/0

I/I

Ю

Ю

O/IO

O/IO/ O

O/IO

I/IO

I/IO

I/IO

I/IO

O/IO

O/IO

I/IO



	Vss-PLL2	_	_	_	_	_	_
	Vcc	_	_	_	_	_	_
	Vss	_	_	_	_	_	_
Legend	d:						
1	: Input state						
i	: Input state (h	owever, ir	nput is fixe	ed by the int	ternal logic	.)	
0	: Output state	(high or lo	w, undefii	ned)			
L	: Low-level out	tput					
Н	: High-level ou	ıtput					
Z	: High impeda	nce (input	output bu	ffer off)			
V	: Input/output buffer off, pull-up on						
K	: The high-leve	el output o	r low-leve	l output/inp	ut become	s high impe	dance.
Р	: Input or outp	ut depend	ing on the	register se	ttings.		
Notes:							

2. The state is P when the port function is used. 3. The state is K when the port function is used.

Depends on clock mode.

**AVss** VccQ VssQ Vcc-PLL1 Vss-PLL1 Vcc-PLL2

1.

6.

10.

- 4. The state is I when the port function is used.
  - 5.
    - The state is O when the port function is used.
    - The state is Z or H depending on the register settings.
  - 7. The state is Z or L depending on the register settings.
- The state is Z or O depending on the register settings. 8.

- The state is i when the USB is not used. 9.
  - value when the ASEMDO pin is 1.



The initial value (power-on reset) changes depending on the input level of ASEMDO pin. First, this list shows the value when the ASEMDO pin is 0,

PTJ6/NF	1	0	1
PTJ1/NF	1	1	0
PTJ0/NF	1	0	1

Connect the pull-up pins shown in table A.1 to 3.3 V power through the pull-up resistor

Rev. 2.00, 09/03, page 684 of 690




Figure B.1 Package Dimensions (FP-208C)

RENESAS

Rev. 2.00, 09/03, pag




Figure B.2 Package Dimensions (TBP-208A)

	Dual Address mode
Address Transition71	
Address-Array Read104	Emulator
Address-Array Write	Exception handling
(Associative Operation)104	Exception Handling State
Address-Array Write	External request mode
(non-Associative Operation)104	
Advanced user debugger583	Fixed mode
Alarm function371	Free-running count
Asynchronous Mode402	
Auto-Reload count operation319	General Registers
Auto-Request mode	Global Base Register (GBR)
Big endian	User debugging interface
Boundary scan mode 581	
Buffer operation	I/O ports
Bulk-in transfer	Infrared data association (IrDA)
Bulk-out transfer	Input capture function
Burst mode	Instruction Length
Burst read212	Internal clock (Ιφ)
Burst ROM interface	Interrupt Controller
Bus arbitration	Interrupt sources
Bus clock (Βφ)271	Interrupt-in transfer
Bus State Controller	Interval timer mode
Byte-selection SRAM interface 233	IrDA interface
·	IRL Interrupts
Clock Pulse Generator271	IRQ Interrupts
Clock synchronous mode396	•
Compare match counter operation 326	JTAG
= = = = = = = = = = = = = = = = = = = =	
Compare match timer 323	
Control Registers	Literal Constant

Access wait control ...... 192

Address multiplexing .......200

Address Space Identifier.....71

Delayed Branching.....

Direct memory access controlle

Dual Address mode .....

	CCR358
On-Chip peripheral module interrupts 138	CHCR 243, 58
On-Chip peripheral module request modes	CMCNT 326, 58
256	CMCOR 326, 58
	CMCSR 325, 58
P0/U0 Area27	CMNCR 156, 58
P1 Area27	CMSTR 324, 58
P2 Area27	CS0BCR5
P3 Area27	CS0WCR5
P4 Area27	CSnBCR
Peripheral clock (P\phi)271	CSnWCR
Physical Address Space70	DAR 242, 58
Pin function controller475	DASTS 449, 59
PINT interrupt138	DMAOR 248, 58
Power-Down modes	DMAR 450, 59
Priority137	DMARS 250, 58
Procedure Register33	DMATCR 243, 58
Processing Modes26	EPDR0i 445, 59
Program Counter29	EPDR00445, 59
PWM mode	EPDR0s 445, 59
	EPDR1 446, 59
Realtime clock	EPDR2 446, 59
Receive margin429	EPDR3 446, 59
Refreshing	EPSTL 453, 59
Register	EPSZ0o 447, 59
ADCSR530, 594, 611, 621	EPSZ1 447, 59
ADDR530, 594, 611, 621	EXPEVT53
BAMRA544, 594, 612, 621	FCLR 449, 59
BAMRB546, 594, 612, 621	FRQCR279, 58
BARA543, 594, 612, 621	ICR0110, 129, 58

BARB......545, 594, 612, 621

Rev. 2.00, 09/03, page 688 of 690

Multiply and Accumulate Registers...... 33

ICR1 ...... 130, 58

BRSR..... 553, 59 CCR1......58

CCR2......58

WINIOCK	101011111
PACR 480, 593, 609, 620	RMONCNT 357, 5
PADR 508, 593, 610, 620	RSECAR358, 5
PBCR 481, 593, 609, 620	RSECCNT 354, 5
PBDR 509, 593, 610, 620	RTCNT 179, 5
PCCR 483, 593, 609, 620	RTCOR 179, 5
PCDR 510, 593, 610, 620	RTCSR 177, 5
PDCR 485, 593, 610, 620	RWKAR 361, 5
PDDR 511, 593, 610, 620	RWKCNT 356, 5
PECR 487, 593, 610, 620	RYRAR 364, 5
PECR2 488, 593, 610, 620	RYRCNT 358, 5
PEDR 513, 593, 610, 620	SAR 242, 5
PFCR 489, 593, 610, 620	SCBRR 395, 5
PFCR2 490, 593, 610, 620	SCFCR398, 5
PFDR514, 593, 610, 620	SCFDR 401, 5
PGCR 491, 593, 610, 620	SCFER 389, 5
PGDR 516, 593, 610, 620	SCFRDR 380, 5
PHCR 493, 593, 610, 620	SCFTDR 381, 5
PHDR 517, 593, 611, 621	SCPCR 503, 5
PINTER 132, 587, 597, 614	SCPDR 525, 5
PJCR 494, 593, 610, 620	SCRSR
PJDR 518, 593, 611, 621	SCSCR 385, 5
PKCR 496, 593, 610, 620	SCSMR (SCIF) 381, 5
PKDR 519, 593, 611, 621	SCSMR_Ir (IrDA) 432, 5
PLCR498, 593, 610, 620	SCSSR 390, 5
PLDR 521, 593, 611, 621	SCTDSR 401, 5
PMCR 499, 593, 610, 620	SCTSR
PMDR 522, 593, 611, 621	SDBPR
PNCR 500, 593, 610, 620	SDBSR
PNCR2 502, 593, 610, 620	SDCR174, 5

IRR1 ...... 134, 587, 597, 614

ISR1...... 443, 592, 609, 620

MMUCR......586, 595, 614

RMINAR ...... 359, 5

RMINCNT ..... 355, 5

RMONAR ...... 363, 5

Rev. 2.00, 09/03, pag

TSR340, 589, 605, 617	Timer Unit
TSTR (TMU)312, 589, 603, 616	TRAPA Exception Register
TSTR (TPU)341, 589, 605, 617	
TTB586, 595, 614	USB function module
UCLKCR281, 588, 603, 616	USB standard commands
WTCNT286, 588, 603, 616	User break controller
WTCSR287, 588, 603, 616	User break exception processing.
XVERCR453, 592, 609, 620	
Reset State	Vector Base Register (VBR)
Round-Robin mode	Virtual Address Space
RTC crystal oscillator circuit372	
	Watchdog timer
Save Program Counter (SPC)	Watchdog timer mode

Rev. 2.00, 09/03, page 690 of 690

RENESAS

TCNT (TMU) ......317, 589, 603, 616

TCNT (TPU)......341, 589, 605, 617

TCOR ......317, 589, 603, 616

TCPR......317, 589, 604, 616

TCR (TMU).....313, 589, 603, 616

TCR (TPU) ......334, 589, 605, 617

TEA...... 586, 597, 614 TGR......341, 589, 605, 617

TIER......339, 589, 605, 617

TIOR ......338, 589, 605, 617

TMDR ......337, 589, 605, 617

TRA...... 586, 596, 614

TRG......448, 592, 609, 619 TSR ......340, 589, 605, 617

Single Address mode.....

Single mode .....

Single Virtual Memory Mode ....

Sleep mode .....

Software standby mode.....

Stall operations ..... Status Register (SR) .....

Status stage .....

Synonym problem .....

System Registers.....

T Bit .....

TAP controller .....

### SH7705 Group Hardware Manual

Publication Date: 1st Edition, November 2002 Rev.2.00, September 19, 2003

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Technical Documentation & Information Department Renesas Kodaira Semiconductor Co., Ltd.

©2002, 2003 Renesas Technology Corp. All rights reserved. Printed in S



#### **RENESAS SALES OFFICES**

http://www.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited. Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: -8825-2265-6688, Fax: -8825-2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China

el: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952
tenesas Technology Singapore Pte. Ltd. , Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 el: <65> 6213-0200, Fax: <65> 6278-8001

# SH7705 Group Hardware Manual



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Microprocessors - MPU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MC68302EH20C MC7457RX1000LC MC7457RX1267LC MC7457VG1267LC A2C00010998 A A2C52004004 R5F117BCGNA#20 R5F52106BDLA#U0 R5S72690W266BG#U0 ADJ3400IAA5DOE MPC8245TVV266D MPC8245TZU300D MPC8260ACVVMHBB MPC8323ECVRAFDCA MPC8323VRADDCA MPC8536ECVJAVLA BOXNUC5PGYH0AJ 20-668-0024 P1010NSN5DFB P2010NSN2MHC P2020NXE2HHC P5020NSE7QMB P5020NSE7TNB P5020NSE7VNB LS1020ASN7KQB LS1020AXN7HNB LS1020AXN7KQB A2C00010729 A A2C00039344 T1022NSE7MQB T1022NXN7PQB T1023NSE7MQA T1024NXE7PQA T1042NSE7MQB T1042NSN7MQB T1042NXN7WQB T2080NSE8TTB T2080NSN8PTB T2080NXE8TTB T2081NXN8TTB R5F101AFASP#V0 MC68302CEH20C TS68040MF33A MPC8260ACVVMIBB MPC8280CZUUPEA MPC8313ECVRAFFC MPC8313ECVRAGDC MPC8313EVRADDC MPC8313EVRADDC