# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# 32

# SH7706 Group

Hardware Manual

Renesas 32-Bit RISC Microcomputer
SuperH™ RISC engine Family/SH7700 Series
SH7706 HD6417706F
HD6417706BP

- Technology Corp. product best suited to the customer's application; they do not convey any under any intellectual property rights, or any other rights, belonging to Renesas Technology
  - 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of a party's rights, originating in the use of any product data, diagrams, charts, programs, algoriti circuit application examples contained in these materials.
  - 3. All information contained in these materials, including product data, diagrams, charts, progra algorithms represents information on products at the time of publication of these materials, subject to change by Renesas Technology Corp. without notice due to product improvemen other reasons. It is therefore recommended that customers contact Renesas Technology C an authorized Renesas Technology Corp. product distributor for the latest product information
  - before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss from these inaccuracies or errors. Please also pay attention to information published by Renesas Technology Corp. by various including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.co

4. When using any or all of the information contained in these materials, including product data

6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduc-

- diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a system before making a final decision on the applicability of the information and products. F Technology Corp. assumes no responsibility for any damage, liability or other loss resulting information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a system that is used under circumstances in which human life is potentially at stake. Please Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor
  - considering the use of a product contained herein for any specific purposes, such as appara systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater us
- 7. If these products or technologies are subject to the Japanese export control restrictions, the be exported under a license from the Japanese government and cannot be imported into a
  - other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/o country of destination is prohibited. 8. Please contact Renesas Technology Corp. for further details on these materials or the production contained therein.

Rev. 5.00 May 29, 2006 page ii of xlviii

whole or in part these materials.



# 2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. It are in their open states, intermediate levels are induced by noise in the vicinity through current flows internally, and a malfunction may occur.

## 3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throug chip and a low level is input on the reset pin. During the period where the stat undefined, the register settings and the output state of each pin are also undefined your system so that it does not malfunction because of processing while it is in undefined state. For those products which have a reset function, reset the LSI

4. Prohibition of Access to Undefined or Reserved Addresses

after the power supply has been turned on.

1. I follotion of recess to endermed of Reserved radiesses

Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test may have been be allocated to these addresses. Do not access these registers; operation is not guaranteed if they are accessed.

The list of revisions is a summary of points that have been revised or added to earlie This does not include all of the revised contents. For details, see the actual locations

- manual.5. Contents
- 6. Overview
- 7. Description of Functional Modules
  - CPU and System-Control Modules
  - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
  - iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. E includes notes in relation to the descriptions given, and usage notes are given, as requir final part of each section.

- 8. List of Registers
- 9. Electrical Characteristics
- 10. Appendix
- 11. Index

Rev. 5.00 May 29, 2006 page iv of xlviii

RENESAS

Objective: This manual was written to explain the hardware functions and electrical characteristics of this LSI to the above users.

Refer to the SH-3/SH-3E/SH3-DSP Programming Manual for a detailed of the instruction set.

### Notes on reading this manual:

**Basic Classification** 

SH7706 (176-pip plactic LOED)

Product names

The following products are covered in this manual.

#### **Product Classifications and Abbreviations**

	OTT/700 (170-pii) plastic EQLT)	11004177001 133
	SH7706 (208-pin plastic TFBGA)	HD6417706BP133V
•	In order to understand the overall functions of the chip	

- Read the manual according to the contents. This manual can be roughly categorize on the CPU, system control functions, peripheral functions and electrical character
- In order to understand the details of the CPU's functions

Read the SH-3/SH-3E/SH3-DSP Programming Manual.

Bit order:

Signal notation:

Rules: The following notation is used for cases when th Register name: similar function, e.g. serial communication, is in on more than one channel: XXX\_N (XXX is the register name and N is the number)

> The MSB (most significant bit) is on the left and (least significant bit) is on the right.

**Product Code** 

HD6/17706E133

Number notation: Binary is B'xxxx, hexadecimal is H'xxxx, decimal is H

An overbar is added to a low-active signal: xxxx

Rev. 5.00 May 29, 2006 p

RENESAS



Users manuals for development tools:

Document Title	Docume
SH Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	ADE-702
SH Series Simulator/Debugger (for Windows) User's Manual	ADE-702
SH Series Simulator/Debugger (for UNIX) User's Manual	ADE-702
High-performance Embedded Workshop User's Manual	ADE-702
SH Series High-performance Embedded Workshop, High-performance Debugging Interface Tutorial	ADE-702

Rev. 5.00 May 29, 2006 page vi of xlviii



**Direct Memory Access** DMA DMAC Direct Memory Access Controller DRAM Dynamic Random Access Memory **ETU** Elementary Time Unit FIFO First-In First-Out H-UDI User Debugging Interface INTC Interrupt Controller JEIDA Japan Electronic Industry Development Association JTAG Joint Test Action Group LRU Least Recently Used LSB Least Significant Bit Memory Management Unit MMU **MSB** Most Significant Bit **PCMCIA** Personal Computer Memory Card International Association **PFC** Pin Function Controller PLL Phase Locked Loop RISC Reduced Instruction Set Computer ROM Read Only Memory RTC Realtime Clock SCI Serial Communication Interface **SCIF** Serial Communication Interface with FIFO SRAM Static Random Access Memory

Digital to Analog Converter

TLB Translation Lookaside Buffer

DAC

Timer Unit TMU

**UART** Universal Asynchronous Receiver/Transmitter

User Break Controller UBC

WDT Watchdog Timer

RENESAS

Rev. 5.00 May 29, 2006 pa

Rev. 5.00 May 29, 2006 page viii of xlviii

RENESAS

1.4 Pin Function	10	Table	Table amended						
		Number o	of Pins						
		FP-176C	TBP-208A	Pin Name	I/O	Description			
		109	K15	AUDATA[0]/PTF[0	] I/O	AUD data / input/o			
		110	K16	AUDATA[1]/PTF[1]	] I/O	AUD data / input p			
		111	K17	AUDATA[2]/PTF[2]	] I/O	AUD data / input/o			
3.4.4 Avoiding	69	Figure	amende	ed					
Synonym Problems		When usi	ing a 4-kbyte	e page					
Figure 3.9 Synonym		Virtua	al address						
Problem		31		12	11	0			
			VP	N	Off	set			
		Physi	cal address			Virtual address (1			
		31		12	11	0			
			PP	N	Of	fset			
						Physical address			
		When usi	ing a 1-kbyte	e page					
		Virtua	al address						
		31			10 9	0			
				VPN		Offset			
		Physi	cal address		L	Virtual address (1			

RENESAS

PPN

10 9

Offset

Rev. 5.00 May 29, 2006 p

Physical address

confirm it is set to 1, then write 0 only to the bit to be while writing 1 to all the other bits. Only 0 can be wri IRQ5R to IRQ0R.

Tabl	e ameno	ded		
Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The w should always be 0.
5	IRQ5R	0	R/W	IRQ5 Interrupt Request
				Indicates whether an interrupt request IRQ5 pin. When edge detection mode in an interrupt request is cleared by clear bit. It is not necessary to clear the flag level-sensing, because this bit merely sof the IRQ5 pin.
				0: An interrupt request is not input to IR
				1: An interrupt request is input to IRQ5
4	IRQ4R	0	R/W	IRQ4 Interrupt Request
				Indicates whether an interrupt request IRQ4 pin. When edge detection mode i an interrupt request is cleared by clear bit. It is not necessary to clear the flag level-sensing, because this bit merely sof the IRQ4 pin.
				0: An interrupt request is not input to IF
				1: An interrupt request is input to IRQ4
3	IRQ3R	0	R/W	IRQ3 Interrupt Request
				Indicates whether an interrupt request IRQ3 pin. When edge detection mode i an interrupt request is cleared by clear bit. It is not necessary to clear the flag level-sensing, because this bit merely s

of the IRQ3 pin.

0: An interrupt request is not input to IRC 1: An interrupt request is input to IRQ3 p

Rev. 5.00 May 29, 2006 page x of xlviii



						IRQ1 pin. When edge detection mode an interrupt request is cleared by clear bit. It is not necessary to clear the flag level-sensing, because this bit merely of the IRQ1 pin.  O: An interrupt request is not input to IR
		0	IRQ0R	0	R/W	1: An interrupt request is input to IRQ1 IRQ0 Interrupt Request (IRQ0R) Indicates whether an interrupt request IRQ0 pin. When edge detection mode an interrupt request is cleared by clear bit. It is not necessary to clear the flag level-sensing, because this bit merely of the IRQ0 pin.  0: An interrupt request is not input to If
8.1 Feature	163		•	MCIA dire		1: An interrupt request is input to IRQC connection interface →
8.4.4 Wait State Control Register 2	182	Des	cription a	mended	R/W	Description
_						•
(WCR2)		15	A6W2	1	R/W	Area 6 Wait Control
(WCR2)		15 14 13	A6W2 A6W1 A6W0	1 1 1	R/W R/W	Specify the number of wait states ins physical space area 6 in combination PCR. Also specify the burst pitch for
(WCK2)		14	A6W1	1	R/W	Specify the number of wait states ins physical space area 6 in combination
(WCK2)		14	A6W1	1	R/W	Specify the number of wait states ins physical space area 6 in combination PCR. Also specify the burst pitch for
(WCK2)		14 13	A6W1 A6W0	1	R/W R/W	Specify the number of wait states ins physical space area 6 in combination PCR. Also specify the burst pitch for Refer to table 8.6 for details.
(WCK2)		14 13	A6W1 A6W0	1	R/W R/W	Specify the number of wait states ins physical space area 6 in combination PCR. Also specify the burst pitch for Refer to table 8.6 for details.  Area 5 Wait Control
(WCK2)		14 13 12 11	A6W1 A6W0 A5W2 A5W1	1 1 1	R/W R/W R/W R/W	Specify the number of wait states ins physical space area 6 in combination PCR. Also specify the burst pitch for Refer to table 8.6 for details.  Area 5 Wait Control Specify the number of wait states ins physical space area 5 in combination
	184	14 13 12 11 10	A6W1 A6W0 A5W2 A5W1	1 1 1 1 1	R/W R/W R/W R/W	Specify the number of wait states ins physical space area 6 in combination PCR. Also specify the burst pitch for Refer to table 8.6 for details.  Area 5 Wait Control Specify the number of wait states ins physical space area 5 in combination PCR. Also specify the burst pitch for

Indicates whether an interrupt request

Rev. 5.00 May 29, 2006 p




1. The RASD bit in the individual memory control reg (MCR) is set to 1 and long-word access is performed to any 16-bit bus were access. (areas 0 to 6) or word/long-word access is performed bit bus width area (areas 0 to 6). The problem may be avoided by either of the following measures. 1. Use the auto-precharge mode. 2. Use 32-bit bus width for all areas. Figure 8.24 Auto-229 Figure amended Refresh Operation RTCNT value **RTCOR** H'00000000

of all-bank precharge.

bus release request internal to the LSI under the foll conditions, SDRAM all-bank precharge may not be exproperly in the first cycle of the refresh or bus releas this case, precharging of the selected bank is execu

Rev. 5.00 May 29, 2006 page xii of xlviii

RENESAS



9.3.2 DMA
Destination Address
Registers 0 to 3
(DAR\_0 to DAR\_3)


255

Description amended

To transfer data in 16 bits or in 32 bits, specify the 16-bit or 32-bit address boundary. When transferrir byte units, a 16-byte boundary (address 16n) must the source address value. Specifying other address guarantee operation.

Rev. 5.00 May 29, 2006 pa





CKS0

These bits select the clock input to from among the four clocks obtaine the peripheral clock (P $\phi$ ). When the the CMSTR is set to 1, the CMCNT incrementing with the clock selecte

Rev. 5.00 May 29, 2006 page xiv of xlviii



		in program runaway, or the DMA may transfer the
		<ol> <li>At wake-up from the sleep mode when operating clock ratio for Iφ:Bφ of other than 1:1.</li> </ol>
		(2) The internal clock frequency division ratio bits ( the frequency control register (FRQCR) are modified
		Note that no problem occurs if the clock ratio for Ioph after modification of the bits. Furthermore, no problem frequency multiplication ratio bits (STC[2:0]) are the same time as IFC[2:0].
		These problems may be avoided by either of the formeasures.
		• Do not use the DMAC when in sleep mode, or seratio for $I\phi$ :B $\phi$ to 1:1 before entering sleep mode.
		<ul> <li>Do not use the DMAC when modifying only the in frequency division ratio bits (IFC[2:0]) to produce a for Iφ:Bφ of other than 1:1.</li> </ul>
Section 10 Clock Pulse Generator (CPG)	303 to 305, 309 to 312	(Before) Internal clock → (After) CPU clock
10.1 Feature	305	Description amended
		1. PLL Circuit 1: PLL circuit 1 doubles, triples, qua

Description added

13. When the DMAC transfers data under condition below, the CPU may fetch an unexpected instruction

leaves unchanged the input clock frequency from the

Rev. 5.00 May 29, 2006 pa

30 I,

302

RENESAS

or PLL circuit 2.

10.3 Clock Operating	309	Item 4 amended				
Modes Cautions:						quency should not be set h pin, or higher than 33 MH
10.6 Usage Note	313	Des	cription	amended		
When Using a PLL Oscillator Circuit:		In clock mode 7, connect the EXTAL pin to $V_{\rm cc}Q$ and leave the XTAL pin open.				
13.3.15 RTC Control 352			cription	and table	ame	ended
Register 1 (RCR1)		RTC control register 1 (RCR1) affects carry flags and flags. It also selects whether to generate interrupts for flag. Because flags are sometimes set after an opera do not use this register in read-modify-write processing RCR1 is an 8-bit read/write register. Bits CIE, AIE, a				
		initia on r Whe	alized by eset or r en using	a power- manual re the CF fla	on re set, ag, it	eset or manual reset. After however, the CF flag is un must be initialized before standby mode.
		Bit	Bit Name	Initial Value		Description
		7	CF	-	R/W	Carry Flag
						Status flag that indicates that a carry has is set to 1 when a count-up to R64CNT o occurs. A count register value read at this be guaranteed; another read is required.
						0: No count up of R64CNT or RSECCNT

Replaced

Rev. 5.00 May 29, 2006 page xvi of xlviii

356,

357


13.4.2 Setting the

Time



[Clearing condition]
When 0 is written to CF
1: Count up of R64CNT or RSECCNT.

[Setting condition] When 1 is written to CF



Description amended

when SCFRDR2 is full. ...

5. When modem control is enabled, the RTS2 sign.

479

16.4.1 Serial

Serial data reception:

Operation

RENESAS

2. The input clock frequency is 16

Rev. 5.00 May 29, 2006 pag

Control Register (SCPCR)			ne TE bit in SCSCR is set to 1, the SCPCR s and the TxD function is selected.		
		When the RE bit in SCSCR is set to 1, the SCPCR signored and the RxD function is selected.			
			ne TE bit in SCSCR2 is set to 1, the SCPCR and the TxD2 function is selected.		
			ne RE bit in SCSCR2 is set to 1, the SCPCR and the RxD2 function is selected.		
18.6 Port F	517	Figure a	amended		
Figure 18.6 Port F		Port F	→ PTF6 (I/O) / ASEBRKAK (output)  → PTF5 (I/O) / TDO (output)  → PTF4 (I/O) / AUDSYNC (output)  → PTF3 (I/O) / AUDATA3 (I/O)  → PTF2 (I/O) / AUDATA2 (I/O)  → PTF1 (input) / AUDATA1 (I/O)  → PTF0 (I/O) / AUDATA0 (I/O)		

Bit table amended

Bit Name

SCP5DT

SCP4DT

SCP3DT

Initial Value

0

0

0

R/W

R/W

R/W

R

Description

Table 18.10 shows the function of

Bit

4

3

PF1MD0

Description amended

00: Other function (See table 17.1)
01: Reserved (Setting prohibited)
10: Port input (Pull-up MOS: on)
11: Port input (Pull-up MOS: off)

Rev. 5.00 May 29, 2006 page xviii of xlviii

17.1.10 SC Port

18.10.2 SC Port Data

Register (SCPDR)


503

526



any register in the RTC, SCI, or TMU is accessed, the serial communication interface (SCI) or timer un may not be read properly. To avoid this problem, a or write) any register in the RTC, SCI, or TMU once before setting the RTC to module standby mode. 22.3.3 Module 576 Description added Standby Function If the realtime clock (RTC) is set to module standby Transition to Module in standby control register (STBCR) set to 1) before register in the RTC, SCI, or TMU is accessed, regis Standby Function serial communication interface (SCI) or timer unit ( not be read properly. To avoid this problem, access write) any register in the RTC, SCI, or TMU once o before setting the RTC to module standby mode. 24.3.1 Clock Timing 615 Figure amended Figure 24.4 Power-CKIO. On Oscillation Settling internal clock Time V<sub>CC</sub>-RTC V<sub>CC</sub>-PLL1 V<sub>CC</sub> - PLL2 t<sub>OSC1</sub> RESETP

Rev. 5.00 May 29, 2006 pa



A10 to A2 (A9 to A1)\*

Rev. 5.00 May 29, 2006 page xx of xlviii



		IRQOUT/PTE[7]	Н	OP*3	ZK*3	OP*3
671			Res		Power	r-Down
	Category	Pin	Power-On Reset	Manual Reset	Standby	Sleep
	Port					
		CE2B/PTD[7]	Н	OP*3	ZH*11 K*3	OP*3
		CE2A/PTD[6]	Н	OP*3	ZH*11 K*3	OP*3
		IOIS16/PTD[5]	ı	I	Z	ı
		ADTRG/PTG[5]	V*8	1	IZ	ı
	H-UDI	TCK/PTG[1]	IV	1	IZ	1
		TDI/PTG[0]	IV	T.	IZ	i
		TMS/PTG[2]	IV	1	IZ	1
		TRST/PTG[3]	IV	1	IZ	1
		AUDSYNC/PTF[4]	OV	OP*3	OK*3	OP*3
		TDO/PTF[5]	OV	OP*3	OK*3	OP*3
		AUDCK/PTG[4]	IV	1	IZ	I
		AUDATA[3:0]/PTF[3:0]	IV	1	IZ	I
		ASEBRKAK/PTF[6]	OV	OP*3	OP*3	OP*3
		ASEMD0	1		Z	1

PTH[3:0] IRQ4/ PTH[4] NMI

• When EXTAL pin is not used

— EXTAL: Connect to  $V_{cc}Q$  or  $V_{ss}Q$ 

Rev. 5.00 May 29, 2006 pa

RENESAS

low level.

Description amended

677

B.3 Processing of

**Unused Pins** 

PLQP0176KD-A)			
Figure D.2 Package	694	Figure replaced	
Dimensions			
(TBP-208A/			
TTBG0208JA-A)			

Rev. 5.00 May 29, 2006 page xxii of xlviii



2.1	Registe	er Description
	2.1.1	Privileged Mode and Banks
	2.1.2	General Registers
	2.1.3	System Registers
	2.1.4	Control Registers
2.2	Data F	ormats
	2.2.1	Data Format in Registers
	2.2.2	Data Format in Memory
2.3	Instruc	tion Features
	2.3.1	Execution Environment
	2.3.2	Addressing Modes
	2.3.3	Instruction Formats
2.4	Instruc	tion Set
	2.4.1	Instruction Set Classified by Function
	2.4.2	Instruction Code Map
2.5	Proces	sor States and Processor Modes
	2.5.1	Processor States
	2.5.2	Processor Modes

Section 3 Memory Management Unit (MMU).....

Role of MMU.....

Register Description....

This LSI's MMU.....

MMU Control Register (MMUCR).....

Configuration of the TLB .....

Rev. 5.00 May 29, 2006 pag

3.1

3.2

3.3

3.1.1

3.2.1

3.2.2 3.2.3

3.2.4 3.2.5

3.3.1

3.3.2

Section 2 CPU

TLB Indexing...

TLB Functions

	3.5.5	Processing Flow in Event of MMU Exception
		(Same Processing Flow for CPU Address Error)
3.6	Config	guration of the Memory-Mapped TLB
	3.6.1	Address Array
	3.6.2	Data Array
	3.6.3	Usage Examples
3.7	Usage	Note
	3.7.1	Use of Instructions Manipulating MD and BL Bits in SR
	3.7.2	Use of TLB
Sec	tion 4	Exception Processing
4.1		tion Processing Function
	4.1.1	Exception Processing Flow
	4.1.2	Exception Processing Vector Addresses
	4.1.3	Acceptance of Exceptions
	4.1.4	Exception Codes
	4.1.5	Exception Request and BL Bit
	4.1.6	Returning from Exception Processing
4.2	Regist	er Description
	4.2.1	Exception Event Register (EXPEVT)
	4.2.2	Interrupt Event Register (INTEVT)
	4.2.3	Interrupt Event Register 2 (INTEVT2)
	4.2.4	TRAPA Exception Register (TRA)
4.3	Opera	tion
	4.3.1	Reset

Rev. 5.00 May 29, 2006 page xxiv of xlviii

4.3.2

4.3.3

4.4.1

4.4

3.5.2 3.5.3

3.5.4

Interrupts.....

General Exceptions

Resets

Individual Exception Operations.....

TLB Protection Violation Exception .....

TLB Invalid Exception .....

Initial Page Write Exception.....

	5.3.4	Write Access
	5.3.5	Write-Back Buffer
	5.3.6	Coherency of Cache and External Memory
5.4	Memo	ory-Mapped Cache
	5.4.1	Address Array
	5.4.2	Data Array
	5.4.3	Usage Examples
Secti	ion 6	Interrupt Controller (INTC)
6.1	Featur	e
6.2	Input/	Output Pin
6.3	Interru	pt Sources
	6.3.1	NMI Interrupts
	6.3.2	IRQ Interrupt
	6.3.3	IRL Interrupts
	6.3.4	On-Chip Peripheral Module Interrupts
	6.3.5	Interrupt Exception Processing and Priority
6.4	Regist	er Description
	6.4.1	Interrupt Priority Registers A to E (IPRA to IPRE)
	6.4.2	Interrupt Control Register 0 (ICR0)
	6.4.3	Interrupt Control Register 1 (ICR1)
	6.4.4	Interrupt Request Register 0 (IRR0)
	6.4.5	Interrupt Request Register 1 (IRR1)
	6.4.6	Interrupt Request Register 2 (IRR2)
6.5	Opera	tion
	6.5.1	Interrupt Sequence
	6.5.2	Multiple Interrupts
		Rev. 5.00 May 29, 2006 pa
		RENESAS
		- (-:

Cache Control Register 2 (CCR2).....

Searching the Cache.....

Read Access

Prefetch Operation

Operation .....

5.2.2

5.3.1 5.3.2

5.3.3

5.3

	7.2.9	Break Control Register (BRCR)
	7.2.10	Execution Times Break Register (BETR)
		Branch Source Register (BRSR)
		Branch Destination Register (BRDR)
	7.2.13	Break ASID Register A (BASRA)
	7.2.14	Break ASID Register B (BASRB)
7.3	Operati	on
	7.3.1	Flow of the User Break Operation
	7.3.2	Break on Instruction Fetch Cycle
	7.3.3	Break by Data Access Cycle
	7.3.4	Sequential Break
	7.3.5	Value of Saved Program Counter
	7.3.6	PC Trace
	7.3.7	Usage Examples
7.4	Usage 1	Note
Secti	ion 8 ]	Bus State Controller (BSC)
8.1	Feature	
8.2	Input/C	Output Pin
8.3	Area O	verview
	8.3.1	PCMCIA Support
8.4	Registe	r Description
	8.4.1	Bus Control Register 1 (BCR1)
	8.4.2	Bus Control Register 2 (BCR2)
	8.4.3	Wait State Control Register 1 (WCR1)
	8.4.4	Wait State Control Register 2 (WCR2)
	8.4.5	Individual Memory Control Register (MCR)
	8.4.6	PCMCIA Control Register (PCR)
Pov F	5.00 Ma	y 29, 2006 page xxvi of xlviii
1167.	3.00 IVIA	y 29, 2000 page XXVI of XIVIII
		RENESAS

Break Address Mask Register B (BAMRB).....

Break Bus Cycle Register B (BBRB) .....

.....

.....

.....

.....

.....

. . . . . . .

.....

. . . . . . .

7.2.5

7.2.6

7.2.7 7.2.8

Sec	ion 9 Direct Memory Access Controller (DMAC)
9.1	Feature
9.2	Input/Output Pin
9.3	Register Description
	9.3.1 DMA Source Address Registers 0 to 3 (SAR_0 to SAR_3)
	9.3.2 DMA Destination Address Registers 0 to 3 (DAR_0 to DAR_3)
	9.3.3 DMA Transfer Count Registers 0 to 3 (DMATCR_0 to DMATCR_3)
	9.3.4 DMA Channel Control Registers 0 to 3 (CHCR_0 to CHCR_3)
	9.3.5 DMA Operation Register (DMAOR)
9.4	Operation
	9.4.1 DMA Transfer Flow
	9.4.2 DMA Transfer Requests
	9.4.3 Channel Priority
	9.4.4 DMA Transfer Types
	9.4.5 Number of Bus Cycle States and DREQ Pin Sampling Timing
	9.4.6 Source Address Reload Function
	9.4.7 DMA Transfer Ending Conditions
9.5	Compare Match Timer (CMT)
	9.5.1 Feature
	9.5.2 Register Description
	9.5.3 Operation
9.6	Examples of Use
	9.6.1 Example of DMA Transfer between A/D Converter and External Mem
	(Address Reload on)
	Rev. 5.00 May 29, 2006 page
	RENESAS

Synchronous DRAM Interface.....

Waits between Access Cycles.....

Bus Arbitration .....

Bus Pull-Up....

8.5.4

8.5.5

8.5.6 8.5.7

8.5.8

8.5.9

	- I	
	10.5.1	Changing the Multiplication Rate
	10.5.2	Changing the Division Ratio
10.6	Usage 1	Note
Secti	ion 11	Watchdog Timer (WDT)
		·
		er Description
	11.2.1	Watchdog Timer Counter (WTCNT)
		Watchdog Timer Control/Status Register (WTCSR)
		Notes on Register Access
11.3		ion
		Canceling Software Standbys
		Changing the Frequency
		Using Watchdog Timer Mode
		Using Interval Timer Mode
		-
Secti	ion 12	Timer Unit (TMU)
12.1		·
12.2	Input/C	Output Pin
12.3	Registe	er Description
	12.3.1	Timer Output Control Register (TOCR)
		Timer Start Register (TSTR)
		Timer Control Registers 0 to 2 (TCR_0 to TCR_2)
		Timer Constant Registers 0 to 2 (TCOR_0 to TCOR_2)
		Timer Counters 0 to 2 (TCNT_0 to TCNT_2)
	12.3.6	Input Capture Register 2 (TCPR_2)
12.4		ion
	-	

Rev. 5.00 May 29, 2006 page xxviii of xlviii

	13.3.3	Minute Counter (RMINCNT)
	13.3.4	Hour Counter (RHRCNT)
		Day of the Week Counter (RWKCNT)
		Date Counter (RDAYCNT)
		Month Counter (RMONCNT)
		Year Counter (RYRCNT)
		Second Alarm Register (RSECAR)
	13.3.10	Minute Alarm Register (RMINAR)
	13.3.11	Hour Alarm Register (RHRAR)
		Day of the Week Alarm Register (RWKAR)
	13.3.13	Date Alarm Register (RDAYAR)
		Month Alarm Register (RMONAR)
	13.3.15	RTC Control Register 1 (RCR1)
	13.3.16	RTC Control Register 2 (RCR2)
13.4		peration
		Initial Settings of Registers after Power-On
		Setting the Time
		Reading the Time
	13.4.4	Alarm Function
	13.4.5	Crystal Oscillator Circuit
13.5	Usage N	Note
	13.5.1	Register Writing during RTC Count
		Use of Realtime Clock (RTC) Periodic Interrupts
	13.5.3	Timing for Setting ADJ Bit in RCR2
Section	on 14	Serial Communication Interface (SCI)
14.1	Feature	
14.2	Input/O	utput Pin
		Rev. 5.00 May 29, 2006 pag
		RENESAS
		-(2.123.2

13.2

13.3

	14.4.1 Operation in Asynchronous Mode
	14.4.2 Multiprocessor Communication
	14.4.3 Clock Synchronous Operation
14.5	SCI Interrupt Sources
14.6	Usage Note
Sect	ion 15 Smart Card Interface
15.1	Feature
15.2	Input/Output Pin
15.3	Register Description
	15.3.1 Smart Card Mode Register (SCSCMR)
	15.3.2 Serial Status Register (SCSSR)
15.4	Operation
	15.4.1 Overview
	15.4.2 Pin Connections
	15.4.3 Data Format
	15.4.4 Register Settings
	15.4.5 Clock
	15.4.6 Data Transmission and Reception
15.5	Usage Note
Sect	ion 16 Serial Communication Interface with FIFO (SCIF)
16.1	Feature
16.2	Input/Output Pin
16.3	Register Description
	16.3.1 Receive Shift Register 2 (SCRSR2)
	16.3.2 Receive FIFO Data Register 2 (SCFRDR2)
	16.3.3 Transmit Shift Register 2 (SCTSR2)
	16.3.4 Transmit FIFO Data Register 2 (SCFTDR2)

14.3.9 SC Port Data Register (SCPDR)

14.3.10 Bit Rate Register (SCBRR)

14.4 Operation

Rev. 5.00 May 29, 2006 page xxx of xlviii

Sect	ion 17 Pin Function Controller (PFC)
17.1	Register Description
	17.1.1 Port A Control Register (PACR)
	17.1.2 Port B Control Register (PBCR)
	17.1.3 Port C Control Register (PCCR)
	17.1.4 Port D Control Register (PDCR)
	17.1.5 Port E Control Register (PECR)
	17.1.6 Port F Control Register (PFCR)
	17.1.7 Port G Control Register (PGCR)
	17.1.8 Port H Control Register (PHCR)
	17.1.9 Port J Control Register (PJCR)
	17.1.10 SC Port Control Register (SCPCR)
Sect	ion 18 I/O Ports
18.1	Port A
	18.1.1 Register Description
	18.1.2 Port A Data Register (PADR)
18.2	Port B
	18.2.1 Register Description
	18.2.2 Port B Data Register (PBDR)
18.3	Port C
	18.3.1 Register Description
	18.3.2 Port C Data Register (PCDR)
18.4	Port D.
	18.4.1 Register Description
	18.4.2 Port D Data Register (PDDR)
18.5	Port E
	18.5.1 Register Description
	Rev. 5.00 May 29, 2006 pa
	RENESAS
	Rev. 5.00 May 29, 2006 pa

Secti	ion 19	A/D Converter (ADC)				
19.1		es				
19.2		Output Pin				
19.3	_	er Description				
		A/D Data Registers A to D (ADDRA to ADDRD)				
		A/D Control/Status Register (ADCSR)				
		A/D Control Register (ADCR)				
19.4	Bus Ma	aster Interface				
19.5		Size of A/D Data Register				
	19.5.1	Word Access				
	19.5.2	Longword Access				
19.6		Operation				
		Single Mode (MULTI = 0)				
		Multi Mode (MULTI = 1, SCN = 0)				
		Scan Mode (MULTI = 1, SCN = 1)				
	19.6.4	Input Sampling and A/D Conversion Time				
		External Trigger Input Timing				
19.7	Interruj	pt Requests				
19.8	Definitions of A/D Conversion Accuracy					
19.9	Usage I	Note				
		Setting Analog Input Voltage				
		Processing of Analog Input Pins				
	19.9.3	Access Size and Read Data				

18.8.2 Port H Data Register (PHDR)..... Port J 18.9.1 Register Description..... 18.9.2 Port J Data Register (PJDR)..... 18.10 SC Port.....



21.4	H-UDI	Operations
	21.4.1	TAP Controller
	21.4.2	Reset Configuration
	21.4.3	H-UDI Reset
	21.4.4	H-UDI Interrupt
	21.4.5	Bypass
		Using H-UDI to Recover from Sleep Mode
21.5	Bounda	ary Scan
	21.5.1	Supported Instructions
		Notes for Boundary Scan
21.6		Note
21.7		ced User Debugger (AUD)
Secti	ion 22	Power-Down Modes
22.1		Output Pin
22.2	_	er Description
		Standby Control Register (STBCR)
		Standby Control Register 2 (STBCR2)
22.3	Operati	ion
	•	Sleep Mode
		Software Standby Mode
		Module Standby Function
		Timing of STATUS Pin Changes
		Hardware Standby Function
		·
		Rev. 5.00 May 29, 2006 page
		2cnice ac
		RENESAS

Feature .....

21.3.1 Bypass Register (SDBPR)21.3.2 Instruction Register (SDIR)21.3.3 Boundary Scan Register (SDBSR)

21.1 21.2

21.3

	24.3.12 Delay Time Variation Due to Load Capacitance		
24.4			
24.5	D/A Converter Characteristics		
App	endix		
A.	Equivalent Circuits of I/O Buffer for Each Pin		
B.	Pin Functions		
	B.1 Pin Functions		
	B.2 Pin Specifications		
	B.3 Processing of Unused Pins		
	B.4 Pin States in Access to Each Address Space		
C.	Product Lineup		
D.	Package Dimensions		
Inde	ex		
mac			

Rev. 5.00 May 29, 2006 page xxxiv of xlviii

24.3.1 Clock Timing
24.3.2 Control Signal Timing
24.3.3 AC Bus Timing
24.3.4 Basic Timing
24.3.5 Burst ROM Timing
24.3.6 Synchronous DRAM Timing
24.3.7 PCMCIA Timing
24.3.8 Peripheral Module Signal Timing
24.3.9 H-UDI, AUD Related Pin Timing
24.3.10 A/D Converter Timing
24.3.11 AC Characteristics Measurement Conditions

RENESAS

1 18010 2.0	2 404 1 011140 111 112011101
Figure 2.6	Processor State Transitions
Section 3 M	Iemory Management Unit (MMU)
Figure 3.1	MMU Functions
Figure 3.2	Virtual Address Space Mapping
Figure 3.3	Overall Configuration of the TLB
Figure 3.4	Virtual Address and TLB Structure
Figure 3.5	TLB Indexing (IX = 1)
Figure 3.6	TLB Indexing (IX = 0)
Figure 3.7	Objects of Address Comparison
Figure 3.8	Operation of LDTLB Instruction
Figure 3.9	Synonym Problem
Figure 3.10	MMU Exception Generation Flowchart
Figure 3.11	MMU Exception Signals in Instruction Fetch
Figure 3.12	MMU Exception Signals in Data Access
Figure 3.13	Specifying Address and Data for Memory-Mapped TLB Access
Section 4 E	xception Processing
Figure 4.1	Vector Addresses
Figure 4.2	Example of Acceptance Order of General Exceptions
118010	2.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1.1
Section 5 C	ache
Figure 5.1	Cache Structure
Figure 5.2	Cache Search Scheme (Normal Mode)
Figure 5.3	Write-Back Buffer Configuration
Figure 5.4	Specifying Address and Data for Memory-Mapped Cache Access

Figure 2.1 R

Figure 2.2

Figure 2.3

Figure 2.4

Figure 2.5



Rev. 5.00 May 29, 2006 page

Register Configuration.....

General Registers

System Registers.....

Control Registers

Data Format in Memory.....

_	
Figure 8.3	Physical Space Allocation
Figure 8.4	PCMCIA Space Allocation
Figure 8.5	Basic Timing of Basic Interface
Figure 8.6	Example of 32-Bit Data-Width Static RAM Connection
Figure 8.7	Example of 16-Bit Data-Width Static RAM Connection
Figure 8.8	Example of 8-Bit Data-Width Static RAM Connection
Figure 8.9	Basic Interface Wait Timing (Software Wait Only)
Figure 8.10	Basic Interface Wait State Timing
	(Wait State Insertion by WAIT Signal WAITSEL = 1)
Figure 8.11	Example of 64-Mbit Synchronous DRAM Connection (32-Bit Bus Wide
Figure 8.12	Example of 64-Mbit Synchronous DRAM (16-Bit Bus Width)
Figure 8.13	Basic Timing for Synchronous DRAM Burst Read
Figure 8.14	Synchronous DRAM Burst Read Wait Specification Timing
Figure 8.15	Basic Timing for Synchronous DRAM Single Read
Figure 8.16	Basic Timing for Synchronous DRAM Burst Write
Figure 8.17	Basic Timing for Synchronous DRAM Single Write
Figure 8.18	Burst Read Timing (No Precharge)
Figure 8.19	Burst Read Timing (Same Row Address)

BSC Functional Block Diagram .....

Corresponding to Logical Address Space and Physical Address Space ...

Section 8 Bus State Controller (BSC)

Figure 8.1

Figure 8.2

Figure 8.20

Figure 8.21

Figure 8.22 Figure 8.23

Figure 8.24

Figure 8.25

Figure 8.26

Figure 8.27 Figure 8.28

Figure 8.29 Figure 8.30

Rev. 5.00 May 29, 2006 page xxxvi of xlviii

RENESAS

Burst Read Timing (Different Row Addresses).....

Burst Write Timing (Different Row Addresses).....

Auto-Refresh Operation.....

Synchronous DRAM Auto-Refresh Timing .....

PCMCIA Space Allocation.....

6	
Figure 9.2	DMAC Transfer Flowchart
Figure 9.3	Round-Robin Mode
Figure 9.4	Changes in Channel Priority in Round-Robin Mode
Figure 9.5	Operation in the Direct Address Mode in the Dual Address Mode
Figure 9.6	Example of DMA Transfer Timing in the Direct Address Mode in the
	Address Mode (Transfer Source: Ordinary Memory, Transfer Destination
	Memory)
Figure 9.7	Example of DMA Transfer Timing in the Direct Address Mode in the
	Address Mode (16-Byte Transfer, Transfer Source: Ordinary Memory,
	Transfer Destination: Ordinary Memory)
Figure 9.8	Example of DMA Transfer Timing in the Direct Address Mode in the
	Address Mode (16-Byte Transfer, Transfer Source: Synchronous DRA
	Transfer Destination: Ordinary Memory)
Figure 9.9	Operation in the Indirect Address mode in the Dual Address Mode
	(When the External Memory Space Has a 16-Bit Width)
Figure 9.10	Example of Transfer Timing in the Indirect Address Mode
	in the Dual Address Mode
Figure 9.11	Data Flow in the Single Address Mode
Figure 9.12	Example of DMA Transfer Timing in the Single Address Mode
Figure 9.13	Example of DMA Transfer Timing in the Single Address Mode
	(16-Byte Transfer, External Memory Space (Ordinary Memory) → Ext
	Device with DACK)
Figure 9.14	DMA Transfer Example in the Cycle-Steal Mode
Figure 9.15	DMA Transfer Example in the Burst Mode
Figure 9.16	Bus State when Multiple Channels Are Operating
	(Priority Level Is Round-Robin Mode)
	B 500 M 00 0000
	Rev. 5.00 May 29, 2006 page

**Section 9 Direct Memory Access Controller (DMAC)** 

Pins A25 to A0 Pull-Up Timing ......

Pins D31 to D0 Pull-Up Timing (Read Cycle) ......

Pins D31 to D0 Pull-Up Timing (Write Cycle).....

DMAC Block Diagram .....

Figure 8.40

Figure 8.41 Figure 8.42

Figure 9.1



Figure 9.27	Counter Operation
Figure 9.28	Count Timing
Figure 9.29	CMF Set Timing
Figure 9.30	Timing of CMF Clear by the CPU
Section 10	Clock Pulse Generator (CPG)
Figure 10.1	Block Diagram of Clock Pulse Generator
Figure 10.2	Points for Attention when Using Crystal Oscillator
Figure 10.3	Points for Attention when Using PLL Oscillator Circuit
Section 11	Watchdog Timer (WDT)
Figure 11.1	Block Diagram of the WDT
Figure 11.2	Writing to WTCNT and WTCSR
Section 12	Timer Unit (TMU)
Figure 12.1	TMU Block Diagram
Figure 12.2	<u> </u>
Figure 12.2 Figure 12.3	
U	Auto-Reload Count Operation
Figure 12.3	Auto-Reload Count Operation  Count Timing when Internal Clock Is Operating
Figure 12.3 Figure 12.4	Auto-Reload Count Operation
Figure 12.3 Figure 12.4 Figure 12.5	Auto-Reload Count Operation
Figure 12.3 Figure 12.4 Figure 12.5 Figure 12.6	Auto-Reload Count Operation
Figure 12.3 Figure 12.4 Figure 12.5 Figure 12.6	Auto-Reload Count Operation
Figure 12.3 Figure 12.4 Figure 12.5 Figure 12.6 Figure 12.7	Auto-Reload Count Operation
Figure 12.3 Figure 12.4 Figure 12.5 Figure 12.6 Figure 12.7 Figure 12.8 Figure 12.9	Auto-Reload Count Operation
Figure 12.3 Figure 12.4 Figure 12.5 Figure 12.6 Figure 12.7 Figure 12.8 Figure 12.9	Auto-Reload Count Operation

Timing Chart of Source Address Reload Function.....

CMT Block Diagram

Figure 13.2(b) Setting the Time....

Figure 9.25

Figure 9.26

Rev. 5.00 May 29, 2006 page xxxviii of xlviii

Figure 13.2(a) Setting the Time.....

RENESAS

Figure 14.8	Sample Flowchart for Transmitting Serial Data
Figure 14.9	SCI Transmit Operation in Asynchronous Mode
Figure 14.10	Sample Flowchart for Receiving Serial Data
Figure 14.11	SCI Receive Operation
Figure 14.12	Communication Among Processors Using Multiprocessor Format
Figure 14.13	Sample Flowchart for Transmitting Multiprocessor Serial Data
Figure 14.14	SCI Multiprocessor Transmit Operation
Figure 14.15	Sample Flowchart for Receiving Multiprocessor Serial Data
Figure 14.16	Example of SCI Receive Operation
Figure 14.17	Data Format in Clock Synchronous Communication
Figure 14.18	Sample Flowchart for SCI Initialization
Figure 14.19	Sample Flowchart for Serial Transmitting
Figure 14.20	Example of SCI Transmit Operation
Figure 14.21	Sample Flowchart for Serial Data Receiving
Figure 14.22	Example of SCI Receive Operation
Figure 14.23	Sample Flowchart for Serial Data Transmitting/Receiving
Figure 14.24	Receive Data Sampling Timing in Asynchronous Mode
Section 15 S	mart Card Interface
Figure 15.1	Smart Card Interface Block Diagram
Figure 15.2	Pin Connection Diagram for the Smart Card Interface
Figure 15.3	Data Format for Smart Card Interface
Figure 15.4	Waveform of Start Character
Figure 15.5	Initialization Flowchart (Example)
Figure 15.6	Transmission Flowchart
Figure 15.7	Reception Flowchart (Example)
Figure 15.8	Receive Data Sampling Timing in Smart Card Mode
Figure 15.9	Retransmission in SCI Receive Mode
	Rev. 5.00 May 29, 2006 page
	RENESAS
	- (2.423.23

SCPT[0]/RxD0 Pin ......

Data Format in Asynchronous Communication .......

Output Clock and Serial Data Timing (Asynchronous Mode).....

Sample Flowchart for SCI Initialization

Figure 14.4

Figure 14.5 Figure 14.6

Figure 14.7

-	
Figure 18.4	Port D
Figure 18.5	Port E
Figure 18.6	Port F
Figure 18.7	Port G
Figure 18.8	Port H
Figure 18.9	Port J
Figure 18.10	SC Port
<i>G</i>	
Section 19 A	A/D Converter (ADC)
Figure 19.1	A/D Converter Block Diagram
Figure 19.2	A/D Data Register Access Operation (Reading H'AA40)
Figure 19.3	Word Access Example
Figure 19.4	Longword Access Example
Figure 19.5	Example of A/D Converter Operation (Single Mode, Channel 1 Selected
Figure 19.6	Example of A/D Converter Operation (Multi Mode, Channels AN0 to A
C	Selected)
Figure 19.7	Example of A/D Converter Operation (Scan Mode, Channels AN0 to Al
<i>5</i>	Selected)
	~,

Rev. 5.00 May 29, 2006 page xl of xlviii

Figure 16.7

Figure 16.8 Figure 16.9

Figure 16.10

Figure 16.11

Figure 18.1 Figure 18.2

Figure 18.3

Section 18 I/O Ports

Example of Transmit Operation (Example with 8-Bit Data, Parity,

Sample Serial Reception Flowchart (1)

One Stop Bit)

Port A.....

Port B.....

Port C.....

RENESAS

TAP Controller State Transitions
H-UDI Reset
Power-Down Modes
Canceling Software Standby Mode with STBCR.STBY
Power-On Reset STATUS Output
Manual Reset STATUS Output
Software Standby to Interrupt STATUS Output
Software Standby to Power-On Reset STATUS Output
Software Standby to Manual Reset STATUS Output
Sleep to Interrupt STATUS Output
Sleep to Power-On Reset STATUS Output
Sleep to Manual Reset STATUS Output
Hardware Standby Mode (When CA Goes Low in Normal Operation).
Hardware Standby Mode Timing (When CA Goes Low during WDT
Operation on Standby Mode Cancellation)
Electrical Characteristics
equence
EXTAL Clock Input Timing

Figure 21.1 H-UDI Block Diagram....

**Section 21 User Debugging Interface (H-UDI)** 

Figure 24.3

Figure 24.4

Figure 24.5

Figure 24.6 Figure 24.7

Figure 24.8

DENICEAE

Rev. 5.00 May 29, 2006 pa

Oscillation Settling Time at Standby Return (Return by Reset) .....

Oscillation Settling Time at Standby Return (Return by NMI) .....

Oscillation Settling Time at Standby Return (Return by IRQ or IRL)....

PLL Synchronization Settling Time by Reset or NMI at the Returning from Standby Mode (Return by Reset or NMI).....

	5410 2 1110	Busic Bus Cycle (110 11 uit)
Fig	gure 24.17	Basic Bus Cycle (One Wait)
Fig	gure 24.18	Basic Bus Cycle (External Wait)
Fig	gure 24.19	Burst ROM Bus Cycle (No Wait)
Fig	gure 24.20	Burst ROM Bus Cycle (Two Waits)
Fig	gure 24.21	Burst ROM Bus Cycle (External Wait)
Fig	gure 24.22	Synchronous DRAM Read Bus Cycle (RCD = 0, CAS Latency = 1, TPC
Fig	gure 24.23	Synchronous DRAM Read Bus Cycle (RCD = 2, CAS Latency = 2, TPC
Fig	gure 24.24	Synchronous DRAM Read Bus Cycle
		(Burst Read (Single Read $\times$ 4), RCD = 0, CAS Latency = 1, TPC = 1)
Fig	gure 24.25	Synchronous DRAM Read Bus Cycle
		(Burst Read (Single Read $\times$ 4), RCD = 1, CAS Latency = 3, TPC = 0)
Fig	gure 24.26	Synchronous DRAM Write Bus Cycle (RCD = 0, TPC = 0, TRWL = 0)
Fig	gure 24.27	Synchronous DRAM Write Bus Cycle (RCD = 2, TPC = 1, TRWL = 1)
Fig	gure 24.28	Synchronous DRAM Write Bus Cycle
		(Burst Mode (Single Write $\times$ 4), RCD = 0, TPC = 1, TRWL = 0)
Fig	gure 24.29	Synchronous DRAM Write Bus Cycle
		(Burst Mode (Single Write $\times$ 4), RCD = 1, TPC = 0, TRWL = 0)
Fig	gure 24.30	Synchronous DRAM Burst Read Bus Cycle
		(RAS Down, Same Row Address, CAS Latency = 1)
Fig	gure 24.31	Synchronous DRAM Burst Read Bus Cycle
		(RAS Down, Same Row Address, CAS Latency = 2)
Fig	gure 24.32	Synchronous DRAM Burst Read Bus Cycle
		(RAS Down, Different Row Address, TPC = 0, RCD = 0, CAS Latency
Fig	gure 24.33	Synchronous DRAM Burst Read Bus Cycle
		(RAS Down, Different Row Address, TPC = 1, RCD = 0, CAS Latency
Fig	gure 24.34	Synchronous DRAM Burst Write Bus Cycle
		(RAS Down, Same Row Address)
Fig	gure 24.35	Synchronous DRAM Burst Write Bus Cycle

Figure 24.36 Synchronous DRAM Burst Write Bus Cycle

Rev. 5.00 May 29, 2006 page xlii of xlviii

Figure 24.16 Basic Bus Cycle (No Wait)....

(RAS Down, Different Row Address, TPC = 0, RCD = 0) .....

(RAS Down, Different Row Address, TPC = 1, RCD = 1) .....

RENESAS

Figure 24.50 SCK Input Clock Timing..... Figure 24.51 SCI I/O Timing in Clock Synchronous Mode..... Figure 24.52 I/O Port Timing..... DREQ Input Timing ..... Figure 24.53 Figure 24.54 DRAK Output Timing ..... Figure 24.55 TCK Input Timing ..... Figure 24.56 TRST Input Timing (Reset Hold) H-UDI Data Transfer Timing Figure 24.57 **Figure 24.58** ASEMD0 Input Timing ..... Figure 24.59 AUD Timing Figure 24.60 External Trigger Input Timing..... Figure 24.61 A/D Conversion Timing ..... Figure 24.62 Output Load Circuit ..... Load Capacitance vs. Delay Time ..... Figure 24.63 **Appendix** Figure D.1 Package Dimensions (FP-176C)..... Figure D.2 Package Dimensions (TBP-208A).....

Figure 24.45

Figure 24.46 Figure 24.47

**Figure 24.48** 

Figure 24.49

PCMCIA I/O Bus Cycle (TED = 2, TEH = 1, One Wait, External Wait

PCMCIA I/O Bus Cycle (TED = 1, TEH = 1, One Wait, Bus Sizing) ...

TCLK Input Timing.....

TCLK Clock Input Timing ......
Oscillation Settling Time at RTC Crystal Oscillator Power-on ......

Rev. 5.00 May 29, 2006 pag

1 able 2.3	Data Transfer instructions
Table 2.6	Arithmetic Instructions
Table 2.7	Logic Operation Instructions
Table 2.8	Shift Instructions
Table 2.9	Branch Instructions
Table 2.10	System Control Instructions
Table 2.11	Instruction Code Map
Section 3	Memory Management Unit (MMU)
Table 3.1	Access States Designated by D, C, and PR Bits
Section 4	<b>Exception Processing</b>
Table 4.1	Exception Event Vectors
Table 4.2	Exception Codes
Table 4.3	Types of Reset
Section 5	Cache
Table 5.1	LRU and Way Replacement
Table 5.2	Way to be Replaced when Cache Miss Occurs during PREF Instruction
	Execution
Table 5.3	Way to be Replaced when Cache Miss Occurs during Execution of Instru
	Other than PREF Instruction
Table 5.4	LRU and Way Replacement (When W2LOCK = 1)
Table 5.5	LRU and Way Replacement (When W3LOCK = 1)

Table 5.6 LRU and Way Replacement (When W2LOCK = 1 and W3LOCK = 1) ....

## Section 6 **Interrupt Controller (INTC)**

Table 6.1

Table 6.2

Table 6.3 Table 6.4

Interrupt Level and INTEVT Code Table 6.5 Table 6.6 Interrupt Request Sources and IPRA to IPRE.....

Rev. 5.00 May 29, 2006 page xliv of xlviii

RENESAS

Pin Configuration.....

IRL3 to IRL0 Pins and Interrupt Levels..... Interrupt Exception Handling Sources and Priority (IRQ Mode).....

Interrupt Exception Handling Sources and Priority (IRL Mode) .....

Table 8.8	Area 4 Wait Control
Table 8.9	Area 0 Wait Control
Table 8.10	Area 6 Wait Control (PCMCIA I/F)
Table 8.11	32-Bit External Device/Big Endian Access and Data Alignment
Table 8.12	16-Bit External Device/Big Endian Access and Data Alignment
Table 8.13	8-Bit External Device/Big Endian Access and Data Alignment
Table 8.14	32-Bit External Device/Little Endian Access and Data Alignment
Table 8.15	16-Bit External Device/Little Endian Access and Data Alignment
Table 8.16	8-Bit External Device/Little Endian Access and Data Alignment
Table 8.17	Relationship between Bus Width, AMX, and Address Multiplex Output.
Table 8.18	Example of Correspondence between this LSI and Synchronous DRAM
	Address Pins (AMX (3 to 0) = $0100$ (32-Bit Bus Width))
Section 9 I	Direct Memory Access Controller (DMAC)
Table 9.1	Pin Configuration
Table 9.2	Selecting External Request Modes with the RS Bits
Table 9.3	Selecting On-Chip Peripheral Module Request Modes with the RS Bit
Table 9.4	Supported DMA Transfers
Table 9.5	Relationship of Request Modes and Bus Modes by DMA Transfer Categ
T 11 0 6	Transfer Conditions and Register Settings for Transfer between On-Chir
Table 9.6	Transfer Conditions and Register Settings for Transfer between On-Cing
Table 9.6	· · · · · · · · · · · · · · · · · · ·
Table 9.6  Table 9.7	Converter and External Memory
Table 9.7	Converter and External Memory
	Converter and External Memory
Table 9.7	Converter and External Memory

Section 10 Clock Pulse Generator (CPG)

Table 10.1

Table 10.2

Area / Wait Control

Table 8.4 Table 8.5

Table 8.6

Table 8.7

# RENESAS

Rev. 5.00 May 29, 2006 pa

Clock Pulse Generator Pins and Functions.....

Clock Operating Modes.....

PCMCIA Interface Characteristics.....

Area 5 Wait Control (Normal Memory I/F).....

Table 14.2	SCSMR Settings
Table 14.3	Bit Rates and SCBRR Settings in Asynchronous Mode
Table 14.4	Bit Rates and SCBRR Settings in Clock Synchronous Mode
Table 14.5	Maximum Bit Rates for Various Frequencies with Baud Rate Generator
	(Asynchronous Mode)
Table 14.6	Maximum Bit Rates during External Clock Input (Asynchronous Mode)
Table 14.7	Maximum Bit Rates during External Clock Input (Clock Synchronous Mo
Table 14.8	Serial Mode Register Settings and SCI Communication Formats
Table 14.9	SCSMR and SCSCR Settings and SCI Clock Source Selection
Table 14.10	Serial Communication Formats (Asynchronous Mode)
Table 14.11	Receive Error Conditions and SCI Operation
Table 14.12	SCI Interrupt Sources
Table 14.13	SCSSR Status Flags and Transfer of Receive Data
Section 15	Smart Card Interface
Table 15.1	Pin Configuration
Table 15.2	Register Settings for the Smart Card Interface
Table 15.3	Relationship of n to CKS1 and CKS0
Table 15.4	Examples of Bit Rate B (Bit/s) for SCBRR Settings (n = 0)
Table 15.5	Examples of SCBRR Settings for Bit Rate B (Bit/s) (n = 0)

Section 14 Serial Communication Interface (SCI)

Table 14.1 SCI Pins 367

Rev. 5.00 May 29, 2006 page xlvi of xlviii

Section 16 Serial Communication Interface with FIFO (SCIF)

Table 15.6 Table 15.7

**Table 15.8** 

Table 16.1

**Table 16.2** 

Table 16.3

RENESAS

Maximum Bit Rates for Frequencies (Smart Card Interface Mode) ......

Register Set Values and SCK\(\phi\) Pin.....

Smart Card Mode Operating State and Interrupt Sources .....

SCIF Pins....

SCSMR2 Settings.....

Bit Rates and SCBRR2 Settings....

Table 18.4	Read/Write Operation of the Port D Data Register (PDDR)
Table 18.5	Read/Write Operation of the Port E Data Register (PEDR)
Table 18.6	Read/Write Operation of the Port F Data Register (PFDR)
Table 18.7	Read/Write Operation of the Port G Data Register (PGDR)
Table 18.8	Read/Write Operation of the Port H Data Register (PHDR)
Table 18.9	Read/Write Operation of the Port J Data Register (PJDR)
Table 18.10	Read/Write Operation of the SC Port Data Register (SCPDR)
Section 19	A/D Converter (ADC)
Table 19.1	A/D Converter Pins
Table 19.2	Analog Input Channels and A/D Data Registers
Table 19.3	A/D Conversion Time (Single Mode)
Table 19.4	Analog Input Pin Ratings
Table 19.5	Relationship between Access Size and Read Data
C4! 20	D/A Commenter (DAC)
	D/A Converter (DAC)
Table 20.1	D/A Converter Pins
Section 21	User Debugging Interface (H-UDI)
Table 21.1	Pin Configuration
Table 21.2	This LSI's Pins and Boundary Scan Register Bits
Table 21.3	Reset Configuration.
14010 21.3	Reset Comiguitation.
Section 22	Power-Down Modes
Table 22.1	Power-Down Modes
Table 22.2	Pin Configuration
	Rev. 5.00 May 29, 2006 pag
	PENESAS

List of Multiplexed Pins.....

Read/Write Operation of the Port A Data Register (PADR).....

Read/Write Operation of the Port B Data Register (PBDR) .....

Read/Write Operation of the Port C Data Register (PCDR) .....

Table 17.1

Table 18.1

Table 18.2

Table 18.3

Section 18 I/O Ports



Appendix	
Table B.1	Pin States during Resets, Power-Down States, and Bus-Released State
Table B.2	Pin Specifications
Table B.3	Pin States (Normal Memory/Little Endian)
Table B.4	Pin States (Normal Memory/Big Endian)
Table B.5	Pin States (Burst ROM/Little Endian)
Table B.6	Pin States (Burst ROM/Big Endian)
Table B.7	Pin States (Synchronous DRAM/Little Endian)
Table B.8	Pin States (Synchronous DRAM/Big Endian)

Bus Timing (Clock Modes 0/1/2/7)....

Peripheral Module Signal Timing .....

H-UDI, AUD Related Pin Timing.....

Pin States (PCMCIA/Little Endian).....

Pin States (PCMCIA/Big Endian).....

Rev. 5.00 May 29, 2006 page xlviii of xlviii

Table 24.7 Table 24.8

Table 24.9

Table B.9

Table B.10

RENESAS

The LSI incorporates the following peripheral functions: an on-chip direct memory ac controller (DMAC) that enables high-speed data transfer and a bus state controller (B enables direct connection to different types of memory. The LSI also incorporates a se communication interface, an A/D converter, a D/A converter, a timer, and a realtime of enable system configuration at low cost.

A built-in power management function enables dynamic control of power consumption LSI is optimum for portable electronic devices such as PDAs that require both high pe and low power.

The SH7706 incorporates a user debugging interface (H-UDI) and an advanced user debugging interface (H-UDI) and advanced user debugging interface (H-(AUD) to support emulator functions such as E10A. This LSI also incorporates a user controller (UBC) for self debugging.

The SuperH is a trademark of Renesas Technology, Corp.

#### 1.1 **Feature**

- Original Renesas SuperH architecture
- Object code level compatible with SH-1, SH-2 and SH-3
- 32-bit RISC-type instruction set
  - Instruction length: 16-bit fixed length
  - Improved code efficiency
  - Load-store architecture
  - Delayed branch instructions
  - Instruction set oriented for C language
- Five-stage pipeline
- Instruction execution time: one instruction/cycle for basic instructions
- General-register: Sixteen 32-bit general registers
- Control-register: Eight 32-bit control registers
- System-register: Four 32-bit system registers



Rev. 5.00 May 29, 2006 p REJ09 Direct Memory Access Controller (DMAC)
Clock Pulse Generator (CPG)
Watchdog Timer (WDT)
Timer Unit (TMU)
Realtime Clock (RTC)
Serial Communication Interface (SCI)
Smartcard Interface
Serial Communication Interface with FIFO (SCIF)
10-bit A/D converter (ADC)
8-bit D/A converter (DAC)
User Debugging Interface (H-UDI)
Advanced User Debugger (AUD)

Rev. 5.00 May 29, 2006 page 2 of 698




Figure 1.1 SH7706 Block Diagram

Rev. 5.00 May 29, 2006 p






Figure 1.2 Pin Assignment (FP-176C)

Rev. 5.00 May 29, 2006 page 4 of 698 REJ09B0146-0500

RENESAS




Figure 1.3 Pin Assignment (TBP-208A)

Rev. 5.00 May 29, 2006 p REJ09

9 (10 (11 (11 (11 (11 (11 (11 (11 (11 (11	F1 G4 G3 G2 G1 H4 H3 H2 H1 J4 J2 J1	D28/PTB[4] D27/PTB[3] D26/PTB[2] V <sub>ss</sub> Q D25/PTB[1] V <sub>cc</sub> Q D24/PTB[0] D23/PTA[7] D22/PTA[6] D21/PTA[5] D20/PTA[4] V <sub>ss</sub>	I/O	Data bus / input/output Data bus / input/output Data bus / input/output Input/output power sup Data bus / input/output Input/output power sup Data bus / input/output
10 0 11 0 12 0 13 14 1 15 16 1 17 . 18 . 19 .	G3 G2 G1 H4 H3 H2 H1 J4 J2	D26/PTB[2]  V <sub>ss</sub> Q  D25/PTB[1]  V <sub>cc</sub> Q  D24/PTB[0]  D23/PTA[7]  D22/PTA[6]  D21/PTA[5]  D20/PTA[4]  V <sub>ss</sub>	I/O  I/O  I/O  I/O  I/O  I/O  I/O	Data bus / input/output Input/output power supp Data bus / input/output Input/output power supp Data bus / input/output Data bus / input/output Data bus / input/output Data bus / input/output
11 0 12 0 13 1 14 1 15 1 16 1 17 . 18 . 19 . 20 .	G2 G1 H4 H3 H2 H1 J4 J2	V <sub>ss</sub> Q D25/PTB[1] V <sub>cc</sub> Q D24/PTB[0] D23/PTA[7] D22/PTA[6] D21/PTA[5] D20/PTA[4] V <sub>ss</sub>		Input/output power support Data bus / input/output Input/output power support but bus / input/output Data bus / input/output Data bus / input/output Data bus / input/output Data bus / input/output
12 0 13 1 14 1 15 1 16 1 17 . 18 . 19 .	G1 H4 H3 H2 H1 J4 J2 J1	D25/PTB[1]  V <sub>cc</sub> Q  D24/PTB[0]  D23/PTA[7]  D22/PTA[6]  D21/PTA[5]  D20/PTA[4]  V <sub>ss</sub>		Data bus / input/output Input/output power supp Data bus / input/output Data bus / input/output Data bus / input/output Data bus / input/output
13   14   15   16   17   18   19   20   21	H4 H3 H2 H1 J4 J2	V <sub>cc</sub> Q D24/PTB[0] D23/PTA[7] D22/PTA[6] D21/PTA[5] D20/PTA[4] V <sub>ss</sub>		Input/output power support Data bus / input/output Data bus / input/output Data bus / input/output Data bus / input/output
14   15   16   17   18   19   19   20   21   1	H3 H2 H1 J4 J2	D24/PTB[0] D23/PTA[7] D22/PTA[6] D21/PTA[5] D20/PTA[4] V <sub>ss</sub>	I/O I/O	Data bus / input/output Data bus / input/output Data bus / input/output Data bus / input/output
15   16   17   18   19   19   20   21   1	H2 H1 J4 J2 J1	D23/PTA[7] D22/PTA[6] D21/PTA[5] D20/PTA[4] V <sub>ss</sub>	I/O I/O	Data bus / input/output Data bus / input/output Data bus / input/output
16   17   18   19   19   10   10   10   10   10   10	H1 J4 J2 J1	D22/PTA[6] D21/PTA[5] D20/PTA[4] V <sub>ss</sub>	I/O	Data bus / input/output Data bus / input/output
17 . 18 . 19 . 20 .	J4 J2 J1	D21/PTA[5] D20/PTA[4] V <sub>ss</sub>	I/O	Data bus / input/output
18 . 19 . 20 .	J2 J1	D20/PTA[4] V <sub>ss</sub>		
19 . 20 . 21 l	J1	V <sub>ss</sub>	I/O	Data bus / input/output
20 . 21 l			_	
21 I	J3			Internal power supply (
		D19/PTA[3]	I/O	Data bus / input/output
	K1	V <sub>cc</sub>	_	Internal power supply (
22 I	K2	D18/PTA[2]	I/O	Data bus / input/output
23 I	K3	D17/PTA[1]	I/O	Data bus / input/output
24 I	K4	D16/PTA[0]	I/O	Data bus / input/output
25 I	L1	$V_{ss}Q$	_	Input/output power supp
26 I	L2	D15	I/O	Data bus
27	L3	V <sub>cc</sub> Q	_	Input/output power supp
28 I	L4	D14	I/O	Data bus
29 I	M1	D13	I/O	Data bus

V<sub>SS</sub>-IX I C

D31/PTB[7]

D30/PTB[6]

D29/PTB[5]

I/O

I/O

I/O

Data bus / input/output p

Data bus / input/output p

Data bus / input/output p

 $D_{\mathcal{O}}$ 

F4

F3

F2

5

6

7

37	P1	V <sub>ss</sub> Q	_	Input/output power sup
38	P2	D5	I/O	Data bus
39	P3	$V_{cc}Q$	_	Input/output power sup
40	R1	D4	I/O	Data bus
41	R2	D3	I/O	Data bus
42	P4	D2	I/O	Data bus
43	T1	D1	I/O	Data bus
44	T2	D0	I/O	Data bus
45	U1	A0	0	Address bus
46	U2	A1	0	Address bus
47	R3	A2	0	Address bus
48	Т3	А3	0	Address bus
49	U3	V <sub>ss</sub> Q	_	Input/output power sup
50	R4	A4	0	Address bus
51	T4	V <sub>cc</sub> Q	_	Input/output power sup
52	U4	A5	0	Address bus
53	P5	A6	0	Address bus
54	R5	A7	0	Address bus
55	T5	A8	0	Address bus
56	U5	A9	0	Address bus
57	P6	A10	0	Address bus
58	R6	A11	0	Address bus

I/O

I/O

Data bus

Data bus

35

36

59

T6

A12

N3

N4

D7

D6

0

Address bus

0001	20.10 0000	REN	IESAS
	00 May 29, 20 30146-0500	006 page 8 of 698	
83	U13	RD/WR	0
82	P12	WE3/DQMUU/ ICIOWR/PTC[2]	0/0/ 0/1/0
		ICIORD/PTC[1]	O / I/O
80	T12 	WE1/DQMLU/WE WE2/DQMUL/	0/0/
79	U12	WE0/DQMLL	0
78	P11	RD	0
77	R11	BS/PTC[0]	0 / I/O
76	T11	A25	0
75	P10	A24	0
74	T10	A23	0
73	U10	V <sub>cc</sub>	_
72	R9	A22	0
71	U9	$V_{ss}$	_
70	Т9	A21	0
69	P9	A20	0

A16

A17

A18

A19

65

66

67

68

P8

R8

T8

U8

0

0

0

0

Address bus

Address bus

Address bus

Address bus Address bus Address bus

Address bus

Address bus Address bus Address bus

Internal power supply (0

Internal power supply (1

Bus cycle start signal / input/output port C Read strobe

D7 to D0 select signal / DQM (SDRAM)

D15 to D8 select signal / (SDRAM) / write strobe D23 to D16 select signal DQM (SDRAM) / PCMCIA input/output rea input/output port C D31 to D24 select signal DQM (SDRAM) / PCMCIA input/output wr input/output port C

Read/write

				, , , , , , , , , , , , , , , , , , , ,
91	R15	CS6/CE1B/PTC[7]	0/0/1/	O Chip select 6 / CE1 (ar PCMCIA) / input/outpu
92	R16	CE2A/PTD[6]	O / I/O	Area 5 PCMCIA CE2 / input/output port D
93	R17	$V_{ss}Q$	_	Input/output power sup
94	P15	CE2B/PTD[7]	O / I/O	Area 6 PCMCIA CE2 / input/output port D
95	P16	$V_{cc}Q$	_	Input/output power sup
96	P17	RASL/PTD[0]	O / I/O	Lower 32 Mbytes addr (SDRAM) / input/outpu
97	N14	RASU/PTD[1]	O / I/O	Upper 32 Mbytes addr (SDRAM) / input/outpu
98	N15	CASL/PTD[2]	O / I/O	Lower 32 Mbytes addr (SDRAM) / input/outpu
99	N16	CASU/PTD[3]	O / I/O	Upper 32 Mbytes addr (SDRAM) / input/outpu
100	N17	CKE/PTD[4]	O / I/O	CK enable (SDRAM) / input/output port D
101	M14	IOIS16/PTD[5]	I / I/O	IOIS16 (PCMCIA) / inp
102	M15	BACK	0	Bus acknowledge
103	M16	BREQ	I	Bus request
104	M17	WAIT	I	Hardware wait reques
105	L14	DACK0/PTE[0]	O / I/O	DMA acknowledge 0 / input/output port E
106	L15	DACK1/PTE[1]	O / I/O	DMA acknowledge 1 / input/output port E
		REN	F NESAS	Rev. 5.00 May 29, 2006 REJ

CS4/PTC[5]

CS5/CE1A/PTC[6]

O / I/O

Chip select 4 / input/ou

PCMCIA) / input/output

O / O / I/O Chip select 5 / CE1 (are

89

90

U17

T17

113	J16	AUDSYNC/PTF[4]	O / I/O	AUD synchronous / input/output port F
114	J17	TDI/PTG[0]	I	Data input (H-UDI) / inpu
115	J15	V <sub>ss</sub>	_	Internal power supply (0
116	H17	TCK/PTG[1]	I	Clock (H-UDI) / input po
117	H16	V <sub>cc</sub>	_	Internal power supply (1
118	G16	TMS/PTG[2]	I	Mode select (H-UDI) / in
119	G15	TRST/PTG[3]	1	Reset (H-UDI) / input po
120	G14	TDO/PTF[5]	O / I/O	Data output (H-UDI) / input/output port F
121	F16	ASEBRKAK/PTF[6]	O / I/O	ASE break acknowledge input/output port F
122	F15	ASEMD0*3	I	ASE mode (H-UDI)
123	E17	V <sub>cc</sub> -PLL1*2	_	PLL1 power supply (1.9
124	E16	CAP1	_	PLL1 external capacitan
125	E15	V <sub>ss</sub> -PLL1*2	_	PLL1 power supply (0 V)
126	E14	V <sub>ss</sub> -PLL2*2	_	PLL2 power supply (0 V
127	D17	CAP2	_	PLL2 external capacitan
128	D16	V <sub>cc</sub> -PLL2*2	_	PLL2 power supply (1.9
129	C17	MD1	I	Clock mode setting
130	C16	$V_{ss}$	_	Internal power supply (0
131	B17	XTAL	0	Clock oscillator pin
	B16	EXTAL	I	External clock / crystal c

AUDATA[2]/PTF[2]

AUDATA[3]/PTF[3]

I/O

I/O

AUD data / input/output

AUD data / input/output

111

112

K17

J14

				<u>-</u>
139	B14	V <sub>cc</sub> Q	_	Input/output power sup
140	A14	TxD0/SCPT[0]	0	SCI transmit data 0 / Sc
141	D13	SCK0/SCPT[1]	I/O	SCI clock 0 / SC port
142	C13	TxD2/SCPT[2]	0	SCIF transmit data 2 / \$
143	B13	SCK2/SCPT[3]	I/O	SCIF clock 2 / SC port
144	A13	RTS2/SCPT[4]	O / I/O	SCIF transmit request 2
145	D12	RxD0/SCPT[0]	I	SCI receive data 0 / SC
146	C12	RxD2/SCPT[2]	I	SCIF receive data 2 / S
147	B12	CTS2/IRQ5/SCPT[5]	1	SCIF transmit clear / exinterruption request / Science   Science
148	D11	V <sub>ss</sub>	_	Internal power supply (
149	C11	RESETM	I	Manual reset request
150	B11	V <sub>cc</sub>		Internal power supply (
151	A11	IRQ0/ĪRL0/PTH[0]	1/1/1/0	External interrupt reque input/output port H
152	D10	IRQ1/ <del>IRL1</del> /PTH[1]	1/1/1/0	External interrupt reque input/output port H
153	C10	IRQ2/IRL2/PTH[2]	1/1/1/0	External interrupt reque input/output port H
154	B10	IRQ3/ĪRL3/PTH[3]	1/1/1/0	External interrupt reque input/output port H
155	A10	IRQ4/PTH[4]	I / I/O	External interrupt reque input/output port H
		$V_{ss}Q$		Input/output power sup

IRQOUT/PTE[7]

 $V_{ss}Q$ 

CKIO

136

137

138

B15

A15

C14

Interrupt request notific input/output port E

Input/output power sup

System clock input/out

0 / I/O

I/O

		SS						
171	C5	AN[0]/PTJ[0]	I	A/D converter input / inp				
172	D5	AN[1]/PTJ[1]	I	A/D converter input / inp				
173	A4	AN[2]/DA[1]/PTJ[2]	1/0/1	A/D converter input / D/A output / input port J				
174	B4	AN[3]/DA[0]/PTJ[3]	1/0/1	A/D converter input / D// output / input port J				
175	В3	AV <sub>cc</sub>	_	Analog power supply (3.				
176	B2	AV <sub>ss</sub>	_	Analog power supply (0				
notes.	Except in hardware standby mode, all $V_{cc}/V_{ss}$ pins must be connected to the sy supply. (Supply power constantly.) In hardware standby mode, power must be sleast to $V_{cc}$ –RTC and $V_{ss}$ –RTC. If power is not supplied to $V_{cc}$ and $V_{ss}$ pins other $V_{cc}$ –RTC and $V_{ss}$ –RTC, hold the CA pin low. In the TBP-208A package, the A1, A2, A3, A7, A12, B1, C4, C7, D1, D2, D4, D7 E1, E2, E3, E4, F14, F17, G17, H14, H15, K14, P14, R10, T13, T15, T16, U11, U16 pins must be connected to $V_{ss}$ .							
	2. Must be	<ol> <li>Must be connected to the power supply even when the RTC is not used.</li> <li>Must be connected to the power supply even when the on-chip PLL circuits</li> </ol>						
	used (except in hardware standby mode).  3. Must be high level when the user system is used independently without usin							

ADTRG/PTG[5]

MD0

MD2

CA

MD3

MD4

MD5

 $AV_{ss}$ 

**RESETP** 

ı

ı

ı

I

Ī

ı

Ī

ı

Analog trigger / input po

Power-on reset request

Chip activate / hardware

Area 0 bus width setting

Area 0 bus width setting

Analog power supply (0 A/D converter input / inp A/D converter input / inp A/D converter input / D/A output / input port J A/D converter input / D/A output / input port J Analog power supply (3. Analog power supply (0

**Endian setting** 

Clock mode setting

Clock mode setting

request

162

163

164

165

166

167

168

169

170

C8

D8

В7

A6

B6

C6

D6

A5

**B**5

emulator or H-UDI. When this pin goes low or is open, the RESETP pin may

masked. (See section 21, User Debugging Interface (H-UDI).)

Rev. 5.00 May 29, 2006 page 12 of 698

REJ09B0146-0500

normally operates in user mode, and enters privileged mode when an exception occurs interrupt is accepted. There are three kinds of registers—general registers, system registers. control registers—and the registers that can be accessed differ in the two processor me

**General Registers:** There are 16 general registers, designated R0 to R15. General reg R7 are banked registers which are switched by a processor mode change. In privileged register bank bit (RB) in the status register (SR) defines which banked register set is a general registers, and which set is accessed only through the load control register (LD control register (STC) instructions.

When the RB bit is 1, BANK1 general registers R0\_BANK1 to R7\_BANK1 and nongeneral registers R8 to R15 function as the general register set, with BANK0 general R0 BANK0 to R7 BANK0 accessed only by the LDC/STC instructions.

When the RB bit is 0, BANK0 general registers R0 BANK0 to R7 BANK0 and nonly

general registers R8 to R15 function as the general register set, with BANK1 general registers are set of the R0\_BANK1 to R7\_BANK1 accessed only by the LDC/STC instructions. In user mod registers comprising bank 0 general registers R0 BANK0 to R7 BANK0 and non-bar registers R8 to R15 can be accessed as general registers R0 to R15, and bank 1 general R0\_BANK1 to R7\_BANK1 cannot be accessed.

Control Registers: Control registers comprise the global base register (GBR) and sta (SR) which can be accessed in both processor modes, and the saved status register (SS program counter (SPC), and vector base register (VBR) which can only be accessed in mode. Some bits of the status register (such as the RB bit) can only be accessed in pri

**System Registers:** System registers comprise the multiply and accumulate registers (MACL/MACH), the procedure register (PR), and the program counter (PC). Access registers does not depend on the processor mode.

The register configuration in each mode is shown in figures 2.1.

mode.

Rev. 5.00 May 29, 2006 pa

REJ09



R7_BANK0*2	R7_BANK1*3	R7_BANK0*4
R8	R8	R8
R9	R9	R9
R10	R10	R10
R11	R11	R11
R12	R12	R12
R13	R13	R13
R14	R14	R14
R15	R15	R15
SR	SR	SR
SK SK	SSR	SSR
	55K	
GBR	GBR	GBR
MACH	MACH	MACH
MACL	MACL	MACL
PR	PR	PR
TR	VBR	VBR
PC	PC	PC
	SPC	SPC
	R0_BANK0*1 *4	R0_BANK1*1*3
	R1_BANK0*4	R1_BANK1*3
	R2_BANK0*4	R2_BANK1*3
	R2_BANK0*4 R3_BANK0*4	R2_BANK1*3 R3_BANK1*3
	R2_BANK0*4 R3_BANK0*4 R4_BANK0*4	R2_BANK1*3 R3_BANK1*3 R4_BANK1*3
	R2_BANK0*4 R3_BANK0*4 R4_BANK0*4 R5_BANK0*4	R2_BANK1*3 R3_BANK1*3 R4_BANK1*3 R5_BANK1*3
	R2_BANK0*4 R3_BANK0*4 R4_BANK0*4 R5_BANK0*4 R6_BANK0*4	R2_BANK1*3 R3_BANK1*3 R4_BANK1*3 R5_BANK1*3 R6_BANK1*3
	R2_BANK0*4 R3_BANK0*4 R4_BANK0*4 R5_BANK0*4	R2_BANK1*3 R3_BANK1*3 R4_BANK1*3 R5_BANK1*3
a. User mode register	R2_BANK0*4 R3_BANK0*4 R4_BANK0*4 R5_BANK0*4 R6_BANK0*4	R2_BANK1*3 R3_BANK1*3 R4_BANK1*3 R5_BANK1*3 R6_BANK1*3 R7_BANK1*3
User mode register configuration	R2_BANK0*4 R3_BANK0*4 R4_BANK0*4 R5_BANK0*4 R6_BANK0*4 R7_BANK0*4	R2_BANK1*3 R3_BANK1*3 R4_BANK1*3 R5_BANK1*3 R6_BANK1*3

- 3. Banked register
  - When the RB bit of the SR register is 1, the register can be accessed for general use. When

- - RB bit is 0, it can only be accessed with the LDC/STC instruction.

RB bit is 1, it can only be accessed with the LDC/STC instruction.

4. Banked register

When the RB bit of the SR register is 0, the register can be accessed for general use. When

Figure 2.1 Register Configuration

Rev. 5.00 May 29, 2006 page 14 of 698

REJ09B0146-0500



GBR, SSR, SPC	Undefined	
VBR	H'00000000	
MACH, MACL, PR	Undefined	
PC	H'A0000000	
	MACH, MACL, PR	

## 2.1.2 **General Registers**

There are 16 general registers, designated R0 to R15. General registers R0 to R7 are b registers, with a different R0 to R7 register bank (R0\_BANK0 to R7\_BANK0 or R0\_ R7\_BANK1) being accessed according to the processor mode. For details, see figure

The general register configuration is shown in figure 2.2.

31	General Registers
R0*1*2 R1*2 R2*2 R3*2 R3*2 R4*2 R5*2 R6*2	Initialized to undefined by a reset.  Notes:  1. R0 functions as an index register in the indexed register-indirect addressing mode and indexed GBR-indirect addressing mode. In some instructions, only R0 can be used as the source register or destination register.
R7*2 R8 R9 R10 R11	R0 to R7 are banked registers.     In privileged mode, SR.RB specifies which banked register accessed as general registers (R0_BANK0 to R7_BANK0 R0_BANK1 to R7_BANK1).
	RU_BAINKT IU KI_BAINKT).
R12 R13 R14	
R15	

Figure 2.2 General Registers

Rev. 5.00 May 29, 2006 pa REJ09



- Troccaure register (114)
  - Program counter (PC)

The system register configuration is shown in figure 2.3.




Figure 2.3 System Registers

1. Multiply and Accumulate Register (MAC)

Multiply and Accumulate register is consist of Higher part register (MACH) and Loregister (MACL).

Store the results of multiply-and-accumulate operations.

Initialized to undefined by a reset.

2. Procedure Register (PR)

Stores the return address for exiting a subroutine procedure.

Initialized to undefined by a reset.

3. Program Counter (PC)

Indicates the address four addresses (two instructions) ahead of the currently executinstruction. Initialized to H'A0000000 by a reset.

Rev. 5.00 May 29, 2006 page 16 of 698

REJ09B0146-0500



- Global base register (GBR)
- Vector base register (VBR)

The control register configuration is shown in figure 2.4.




Figure 2.4 Control Registers

				0: User mode
				1: Privileged mode
				MD is set to 1 when an exception or is occurred.
29	RB	1	R/W	Register bank bit
				Determines the bank of general regis R7 used in privileged mode.
				<ol> <li>R0_BANK1 to R7_BANK1 and R8 general registers, and R0_BANK0 R7_BANK0 can be accessed by L instructions.</li> </ol>
				<ol> <li>R0_BANK0 to R7_BANK0 and R8 general registers, and R0_BANK1 R7_BANK1 can be accessed by L instructions.</li> </ol>
				RB is set to 1 when an exception or i is occurred.
28	BL	1	R/W	Block bit
				0: Exceptions and interrupts are acce
				Exceptions and interrupts are suppose section 4, Exception Process

R

R/W

0: Cache look function is disabled. 1: Cache look function is enabled. Rev. 5.00 May 29, 2006 page 18 of 698

0

All 0

27 to 13 —

12

CL

REJ09B0146-0500

details.

is occurred.

should always be 0.

Cache lock bit

Reserved

BL is set to 1 when an exception or ir

These bits always read as 0, and the

RENESAS

		Used by the MOVT, CMP/cond, TASBF, SETT, CLRT, and DT instructio indicate true (1) or false (0).
		Used by the ADDV/C, SUBV/C, DIV NEGC, SHAR/L, SHLR/L, ROTR/L, ROTCR/L instructions to indicate a borrow, overflow, or underflow.
Note: The M, Q, S and T bits can be set or cleared by special instructions in user moderal values are undefined after a reset. All other bits can be read or written in privile		
Saved Status Register (SSR)  Stores current SR value at time of exception to indicate processor status in return stream from exception handler.  Initialized to and fined by a proof.		
	Initialized to undefined by a reset.  Saved Program Counter (SPC)	

1

1

1

All 0

R/W

R/W

R/W

R/W

R/W

Reserved

S bit

T bit

should always be 0.

R

6

5

4

3, 2

1

0

12

11

10

S

Т

exception handling.

Initialized to undefined by a reset.

4-bit field indicating the interrupt red

13 to 10 do not change to the interru

acceptance level when an interrupt

These bits always read as 0, and th

Used by the MAC instruction.



Stores current PC value at time of exception to indicate return address at completic

illitialized to 11 0000000 by a reset.

# 2.2 Data Formats

## 2.2.1 Data Format in Registers

Register operands are always longwords (32 bits). When a memory operand is only a b or a word (16 bits), the sign is extended to the longword, and stores into the register.



# 2.2.2 Data Format in Memory

Memory data formats are classified into bytes, words, and longwords. Memory can be 8-bit byte, 16-bit word, or 32-bit longword form. A memory operand less than 32 bits i sign-extended before being stored in a register.

A word operand must be accessed starting from a word boundary (even address of a 2-address 2n), and a longword operand starting from a longword boundary (even address unit: address 4n). An address error will result if this rule is not observed. A byte operar accessed from any address.

Big-endian or little-endian byte order can be selected for the data format. The endian me be set with the MD5 external pin in a power-on reset. Big-endian mode is selected when pin is low, and little-endian when high. The endian mode cannot be changed dynamical positions are numbered left to right from most-significant to least-significant. Thus, in longword, the leftmost bit, bit 31, is the most significant bit and the rightmost bit, bit 0, significant bit.

Rev. 5.00 May 29, 2006 page 20 of 698

REJ09B0146-0500



Figure 2.5 Data Format in Memory

#### 2.3 **Instruction Features**

#### 2.3.1 **Execution Environment**

**Data Length:** The instruction set is implemented with fixed-length 16-bit wide instru executed in a pipelined sequence with single-cycle execution for most instructions. All are executed in 32-bit longword units. Memory can be accessed in 8-bit byte, 16-bit w bit longword units, with byte or word units sign-extended into 32-bit longwords. Liter extended in arithmetic operations (MOV, ADD, and CMP/EQ instructions) and zero-extended in arithmetic operations (MOV, ADD, and CMP/EQ instructions) logical operations (TST, AND, OR, and XOR instructions).

**Load/Store Architecture:** The load-store architecture is used, so basic operations are the registers. Operations requiring memory access are executed in registers following loading, except for bit-manipulation operations such as logical AND functions, which directly in memory.

**Delayed Branching:** Unconditional branching is implemented as delayed branch ope Pipeline disruptions due to branching are minimized by the execution of the instruction the delayed branch instruction prior to branching. Conditional branch instructions are kinds, delayed and normal.

BRA TRGET ADD R1, R0 ; ADD is executed prior to branching to TRGET

Rev. 5.00 May 29, 2006 pa

REJ09



**Literals:** Byte-length literals are inserted directly into the instruction code as immediate maintain the 16-bit fixed-length instruction code, word or longword literals are stored i main memory rather than inserted directly into the instruction code. The memory table by the MOV instruction using PC-relative addressing with displacement, as follows:

MOV.W @(disp, PC), R0


in a table in main memory. The value of the absolute address is transferred to a register operand access is specified by indexed register-indirect addressing, with the absolute accessing and access is specified by indexed register-indirect addressing, with the absolute accessing a specified by indexed register-indirect addressing and access is specified by indexed register-indirect addressing. loaded (like word and longword immediate data) during instruction execution.

**Absolute Addresses:** As with word and longword literals, absolute addresses must also


**16-Bit and 32-Bit Displacements:** In the same way, 16-bit and 32-bit displacements a stored in a table in main memory. Exactly like absolute addresses, the displacement val transferred to a register and the operand access is specified by indexed register-indirect loading the displacement (like word and longword immediate data) during instruction e

Rev. 5.00 May 29, 2006 page 22 of 698 REJ09B0146-0500


RENESAS



Rev. 5.00 May 29, 2006 pa



Rev. 5.00 May 29, 2006 page 24 of 698 REJ09B0146-0500



Rev. 5.00 May 29, 2006 pa

REJ09

Immediate		#imm:8	8-bit immediate data imm of TST, AND, OR, or XOR instruction is zero-extended.	_
		#imm:8	8-bit immediate data imm of MOV, ADD, or CMP/EQ instruction is sign-extended.	_
		#imm:8	8-bit immediate data imm of TRAPA instruction is zero-extended and multiplied by 4.	_
Note:	in this operan	manual show d size. This is	modes below that use a displacement (disp), the the value before scaling ( $\times$ 1, $\times$ 2, or $\times$ 4) is performance some to clarify the operation of the LSI. Referrules for the actual assembler descriptions.	ormed accord

@ (disp:4, Rn) ; Register indirect with displacement

@ (disp:8, Rn) ; GBR indirect with displacement

@ (disp:8, PC) ; PC-relative with displacement

disp:8, disp:12 ; PC-relative

Rev. 5.00 May 29, 2006 page 26 of 698

dddd: Displacement

Table 2.3 **Instruction Formats** 

Instruction	on Format			Source Operand	Destination Operand	Inst Exa
0 format	15 xxxx xxxx	xxxx	xxxx	_	_	NOI
n format	15 xxxx nnnn	xxxx	0 xxxx	_	nnnn: register direct	MO Rn
				Control register or system register	nnnn: register direct	STS
				Control register or system register	nnnn: register indirect with pre-decrement	STO SR,
m format	15 xxxx mmmm	xxxx	0 xxxx	mmmm: register direct	Control register or system register	LDC Rm
				mmmm: register indirect with post-increment	Control register or system register	LDC @R
				mmmm: register indirect	_	JMF @R
				mmmm: PC- relative using Rm	_	BR/ Rm

		(multiply-and- accumulate operation)		
		nnnn: * register indirect with post- increment (multiply-and- accumulate operation)		
		mmmm: register indirect with post-increment	nnnn: register direct	MOV @Rn
		mmmm: register direct	nnnn: register indirect with pre-decrement	MOV Rm,@
		mmmm: register direct	nnnn: indexed register indirect	MOV Rm,@
md format	15 0 xxxx xxxx mmmm dddd	mmmmdddd: register indirect with displacement	R0 (register direct)	MOV @(di
nd4 format	15 0 xxxx xxxx nnnn dddd	R0 (register direct)	nnnndddd: register indirect with displacement	MOV R0,@

		dddddddd: PC-relative	_
d12 format	15 0 xxxx dddd dddd dddd	ddddddddddd: PC-relative	_
nd8 format	15 0	ddddddd: PC-relative with displacement	nnnn: register direct
i format	15 (	) iiiiiiii: immediate	Indexed GBR indirect
		iiiiiiii: immediate	R0 (register direct)
		iiiiiiii: immediate	_
ni format	15 0	iiiiiiii: immediate	nnnn: register direct
Note: *	In a multiply-and-accumulate in	struction, nnnn is the	source register.

dddd

dddd

d format 15

XXXX

xxxx



R0 (register

indirect with displacement

R0 (register

direct)

ddddddd: GBR

direct)

MO

@(0

MO R0,

МО

@(0

BF

BRA

(lab

MO

@(0

ANI #im @(F

#im

ADI

#im

ddddddd: GBR

indirect with

ddddddd:

PC-relative with

displacement

R0 (register direct)

Classification	Types	Code	Function	In
Data transfer	5	MOV	Data transfer	39
		MOVA	Effective address transfer	_
		MOVT	T bit transfer	_
		SWAP	Swap of upper and lower bytes	_
		XTRCT	Extraction of middle of linked registers	_
Arithmetic	21	ADD	Binary addition	33
operations		ADDC	Binary addition with carry	_
		ADDV	Binary addition with overflow check	_
		CMP/cond	Comparison	
		DIV1	Division	_
		DIV0S	Initialization of signed division	_
		DIV0U	Initialization of unsigned division	_
		DMULS	Signed double-precision multiplication	_
		DMULU	Unsigned double-precision multiplication	_
		DT	Decrement and test	_
		EXTS	Sign extension	_
		EXTU	Zero extension	_
		MAC	Multiply-and-accumulate operation, double-precision multiply-and-accumulate operation	_

Rev. 5.00 May 29, 2006 page 30 of 698 REJ09B0146-0500 RENESAS



		SUB	Binary subtraction	
		SUBC	Binary subtraction with borrow	
		SUBV	Binary subtraction with underflow check	_
Logic	6	AND	Logical AND	1
operations		NOT	Bit inversion	_
		OR	Logical OR	
		TAS	Memory test and bit set	
		TST	Logical AND and T bit set	
		XOR	Exclusive OR	
Shift	12	ROTL	One-bit left rotation	1
		ROTR	One-bit right rotation	
		ROTCL	One-bit left rotation with T bit	
		ROTCR	One-bit right rotation with T bit	
		SHAL	One-bit arithmetic left shift	
		SHAR	One-bit arithmetic right shift	
		SHLL	One-bit logical left shift	
		SHLLn	n-bit logical left shift	
		SHLR	One-bit logical right shift	_
		SHLRn	n-bit logical right shift	_
		SHAD	Dynamic arithmetic shift	_

SHLD

Dynamic logical shift

			· · · · · · · · · · · · · · · · · · ·	
		BSRF	Branch to subroutine procedure	
		JMP	Unconditional branch	
		JSR	Branch to subroutine procedure	
		RTS	Return from subroutine procedure	
System	15	CLRMAC	MAC register clear	75
control		CLRT	Clear T bit	
		CLRS	Clear S bit	
		LDC	Load to control register	
		LDS	Load to system register	
		LDTLB	Load PTE to TLB	
		NOP	No operation	
		PREF	Prefetch data to cache	
		RTE	Return from exception handling	
		SETS	Set S bit	
		SETT	Set T bit	
		SLEEP	Shift to power-down mode	
		STC	Store from control register	
		STS	Store from system register	
		TRAPA	Trap exception handling	

Branch to subroutine procedure

BSR

The instruction codes are listed from tables 2.5 to 2.10. Those tables are described accordiologing items.

68

Total:

Rev. 5.00 May 29, 2006 page 32 of 698 REJ09B0146-0500



18

	1111: R15 iiii: Immediate data dddd: Displacement*
→, ← (xx) M/Q/T &   ^ < <n,>&gt;n</n,>	Direction of transfer Memory operand Flag bits in SR Logical AND of each bit Logical OR of each bit Exclusive OR of each bit Logical NOT of each bit n-bit shift
	Indicates whether privileged mode applies
	Value when no wait states are inserted
	The execution cycles listed in the table are min actual number of cycles may be increased in cathe followings:
	<ol> <li>When contention occurs between instruction data access</li> </ol>
	<ol> <li>When the destination register of the load ins (memory → register) and the register used instruction are the same</li> </ol>
	Value of T bit after instruction is executed  —: No change
	(xx) M/Q/T &   ^

mmmm: Source register

nnnn: Destination register 0000: R0 0001: R1

Instruction

code

 $MSB \leftrightarrow LSB$ 

	idii, Gidi	(KII)		
MOV.W	Rm,@Rn	Rm  o (Rn)	0010nnnnmmmm0001	_
MOV.L	Rm,@Rn	$Rm \rightarrow (Rn)$	0010nnnnmmmm0010	_
MOV.B	@Rm,Rn	$(Rm) \rightarrow Sign extension \rightarrow Rn$	0110nnnnmmmm0000	_
MOV.W	@Rm,Rn	$(Rm) \rightarrow Sign extension \rightarrow Rn$	0110nnnnmmmm0001	_
MOV.L	@Rm,Rn	$(Rm) \rightarrow Rn$	0110nnnnmmmm0010	_
MOV.B	Rm,@-Rn	$Rn-1 \rightarrow Rn, Rm \rightarrow (Rn)$	0010nnnnmmm0100	_
MOV.W	Rm,@-Rn	$Rn2 \to Rn,  Rm \to (Rn)$	0010nnnnmmmm0101	_
MOV.L	Rm,@—Rn	$Rn4 \to Rn,  Rm \to (Rn)$	0010nnnnmmmm0110	_
MOV.B	@Rm+,Rn	$\begin{array}{l} (Rm) \rightarrow Sign \ extension \\ \rightarrow Rn, \ Rm + 1 \rightarrow Rm \end{array}$	0110nnnnmmmm0100	_
MOV.W	@Rm+,Rn	$(Rm) \rightarrow Sign extension$ $\rightarrow Rn, Rm + 2 \rightarrow Rm$	0110nnnnmmmm0101	_
MOV.L	@Rm+,Rn	$(Rm) \rightarrow Rn, Rm + 4 \rightarrow Rm$	0110nnnnmmmm0110	_
MOV.B	R0,@(disp,Rn)	$R0 \rightarrow (\text{disp + Rn})$	10000000nnnndddd	_
MOV.W	R0,@(disp,Rn)	$R0 \rightarrow (\text{disp} \times 2 + \text{Rn})$	10000001nnnndddd	_
MOV.L	Rm,@(disp,Rn)	$Rm \to (disp \times 4 + Rn)$	0001nnnnmmmmdddd	_
MOV.B	@(disp,Rm),R0		10000100mmmmdddd	_
MOV.W	@(disp,Rm),R0	$ (\text{disp} \times 2 + \text{Rm}) \rightarrow \text{Sign} \\ \text{extension} \rightarrow \text{R0} $	10000101mmmmdddd	_
MOV.L	@(disp,Rm),Rn	$(disp \times 4 + Rm) \rightarrow Rn$	0101nnnnmmmmdddd	_
	Rm,@(R0,Rn)	$Rm \rightarrow (R0 + Rn)$	0000nnnnmmmm0100	_

 $\text{extension} \to \text{Rn}$ 

 $\mathsf{Rm} \to \mathsf{Rn}$ 

 $Rm \rightarrow (Rn)$ 

MOV.L

MOV.B

MOV

@(disp,PC),Rn

Rm,Rn

Rm,@Rn

 $(\mathsf{disp} \times \mathsf{4} + \mathsf{PC}) \to \mathsf{Rn}$ 

1

1

1

1 1 1

1

1 1 1

1

1

1

1101nnnndddddddd

0110nnnnmmmm0011

0010nnnnmmmm0000

MOV.L	@(disp,GBR),R0	$(disp \times 4 + GBR) \rightarrow R0$	11000110dddddddd	_
MOVA	@(disp,PC),R0	$disp \times 4 + PC \to R0$	11000111dddddddd	
MOVT	Rn	$T \rightarrow Rn$	0000nnnn00101001	_
SWAP.B	Rm,Rn	$\mbox{Rm} \rightarrow \mbox{Swap the bottom} \\ \mbox{two bytes} \rightarrow \mbox{REG}$	0110nnnnmmm1000	_
SWAP.W	Rm,Rn	$\label{eq:Rm} \begin{aligned} \text{Rm} &\rightarrow \text{Swap two} \\ \text{consecutive words} &\rightarrow \text{Rn} \end{aligned}$	0110nnnnmmm1001	_
XTRCT	Rm,Rn	Rm: Middle 32 bits of $Rn \rightarrow Rn$	0010nnnnmmm1101	_

 $(R0 + Rm) \rightarrow Rn$ 

 $\text{extension} \rightarrow \text{R0}$ 

@(disp,GBR),R0 (disp + GBR)  $\rightarrow$  Sign

 $R0 \rightarrow (disp + GBR)$ 

 $R0 \rightarrow (disp \times 2 + GBR)$ 

 $R0 \rightarrow (disp \times 4 + GBR)$ 

0000nnnnmmm1110

11000000ddddddd

11000001dddddddd

11000010ddddddd

11000100ddddddd

MOV.L

MOV.B

MOV.W

MOV.L

MOV.B

@(R0,Rm),Rn

R0,@(disp,GBR)

R0,@(disp,GBR)

R0,@(disp,GBR)



		$Carry \to T$			
ADDV	Rm,Rn	$Rn + Rm \rightarrow Rn,$ $Overflow \rightarrow T$	0011nnnnmmmm1111	_	1
CMP/EQ	#imm,R0	If R0 = imm, $1 \rightarrow T$	10001000iiiiiiii	_	1
CMP/EQ	Rm,Rn	If $Rn = Rm$ , $1 \rightarrow T$	0011nnnnmmmm0000	_	1
CMP/HS	Rm,Rn	If $Rn \ge Rm$ with unsigned data, $1 \to T$	0011nnnnmmmm0010	_	1
CMP/GE	Rm,Rn	If $Rn \ge Rm$ with signed data, $1 \to T$	0011nnnnmmmm0011	_	1
CMP/HI	Rm,Rn	If Rn > Rm with unsigned data, $1 \rightarrow T$	0011nnnnmmm0110	_	1
CMP/GT	Rm,Rn	If Rn > Rm with signed data, $1 \rightarrow T$	0011nnnnmmmm0111	_	1
CMP/PZ	Rn	If $Rn \ge 0$ , $1 \to T$	0100nnnn00010001	_	1
CMP/PL	Rn	If Rn > 0, 1 $\rightarrow$ T	0100nnnn00010101	_	1
CMP/STR	Rm,Rn	If Rn and Rm have an equivalent byte, $1 \rightarrow T$	0010nnnnmmm1100	_	1
DIV1	Rm,Rn	Single-step division (Rn/Rm)	0011nnnnmmm0100	_	1
DIV0S	Rm,Rn	$MSB \; of \; Rn \to Q,  MSB$	0010nnnnmmmm0111	_	1

000000000011001

1

of Rm  $\rightarrow$  M, M ^ Q  $\rightarrow$  T

 $0\to M/Q/T$ 

DIV0U

	Kiii, Kii	extended → Rn			
EXTU.E	Rm,Rn	A byte in Rm is zero- extended $\rightarrow$ Rn	0110nnnnmmm1100	_	1
EXTU.W	Rm,Rn	A word in Rm is zero-extended $\rightarrow$ Rn	0110nnnnmmm1101	_	1
MAC.L	@Rm+,@Rn+	Signed operation of (Rn) $\times$ (Rm) + MAC $\rightarrow$ MAC, Rn + 4 $\rightarrow$ Rn, Rm + 4 $\rightarrow$ Rm $32 \times 32 + 64 \rightarrow 64$ bits	0000nnnnmmmm1111	_	2 to (5)*
MAC.W	@Rm+,@Rn+	Signed operation of (Rn) $\times$ (Rm) + MAC $\rightarrow$ MAC, Rn + 2 $\rightarrow$ Rn, Rm + 2 $\rightarrow$ Rm 16 $\times$ 16 + 64 $\rightarrow$ 64 bits	0100nnnnmmm1111	_	2 to (5)*
MUL.L	Rm,Rn	$\begin{array}{c} \text{Rn} \times \text{Rm} \rightarrow \text{MACL} \\ 32 \times 32 \rightarrow 32 \text{ bits} \end{array}$	0000nnnnmmmm0111	_	2 to (5)*
MULS.W	Rm,Rn	Signed operation of Rn $\times$ Rm $\rightarrow$ MACL $16 \times 16 \rightarrow 32$ bits	0010nnnnmmmm1111	_	1 to (3)*
MULU.W	Rm,Rn	Unsigned operation of $Rn \times Rm \rightarrow MACL$ $16 \times 16 \rightarrow 32$ bits	0010nnnnmmmm1110	_	1 to (3)*
NEG	Rm,Rn	$0\text{-Rm} \rightarrow \text{Rn}$	0110nnnnmmmm1011	_	1
NEGC	Rm,Rn	$0-Rm-T \rightarrow Rn$ , Borrow $\rightarrow T$	0110nnnnmmmm1010	_	1

 $0,\,1\to T,\,\text{else}\;0\to T$ 

A byte in Rm is sign-

A word in Rm is sign-

 $extended \to Rn$ 

0110nnnnmmmm1110

0110nnnnmmmm1111

1

1

EXTS.B Rm,Rn

EXTS.W Rm,Rn

number of cycles required in case of contention with the preceding or following instruction.

Rev. 5.00 May 29, 2006 page 38 of 698 REJ09B0146-0500



	NOT	Rm,Rn	$\sim$ Rm → Rn	0110nnnnmmmm0111	
	OR	Rm,Rn	$Rn\mid Rm\to Rn$	0010nnnnmmmm1011	
	OR	#imm,R0	R0   imm $\rightarrow$ R0	11001011iiiiiii	
	OR.B	#imm,@(R0,GBR)	$\begin{array}{l} (\text{R0 + GBR}) \mid \text{imm} \rightarrow \\ (\text{R0 + GBR}) \end{array}$	110011111111111111	
	TAS.B	@Rn*	If (Rn) is 0, 1 $\rightarrow$ T; 1 $\rightarrow$ MSB of (Rn)*	0100nnnn00011011	

is 0,  $1 \rightarrow T$ 

is 0,  $1 \rightarrow T$ 

Rn & Rm; if the result

R0 & imm; if the result

(R0 + GBR) & imm;

 $Rn \wedge Rm \rightarrow Rn$ 

 $R0 \land imm \rightarrow R0$ 

if the result is 0,  $1 \rightarrow T$ 

(R0 + GBR)  $^{\land}$  imm  $\rightarrow$ 

0010nnnnmmm1000

11001000iiiiiii

11001100iiiiiii

0010nnnnmmm1010

11001010iiiiiii

11001110iiiiiii

TST

TST

XOR

XOR

Rm,Rn

#imm,R0

TST.B #imm,@(R0,GBR)

Rm,Rn

#imm,R0

XOR.B #imm,@(R0,GBR)

(R0 + GBR)

(R0 + GBR)

Note: \* The on-chip DMAC's bus cycle is not inserted between the read and write of TAS instruction. The bus authority is not released by the BREQ.

RENESAS

1

1

3

4

1

1

3

1

3

SHAL	Rn	$T \leftarrow Rn \leftarrow 0$	0100nnnn00100000	_
SHAR	Rn	$MSB \to Rn \to T$	0100nnnn00100001	_
SHLD	Rm,Rn	$Rn \ge 0$ : $Rn << Rm \rightarrow Rn$ $Rn < 0$ : $Rn >> Rm \rightarrow$ $[0 \rightarrow Rn]$	0100nnnnmmm1101	_
SHLL	Rn	$T \leftarrow Rn \leftarrow 0$	0100nnnn00000000	_
SHLR	Rn	$0 \to Rn \to T$	0100nnnn00000001	_
SHLL2	Rn	$Rn \ll 2 \rightarrow Rn$	0100nnnn00001000	_
SHLR2	Rn	$Rn >> 2 \rightarrow Rn$	0100nnnn00001001	_
SHLL8	Rn	$Rn \ll 8 \rightarrow Rn$	0100nnnn00011000	_
SHLR8	Rn	$Rn >> 8 \rightarrow Rn$	0100nnnn00011001	_
SHLL16	Rn	$Rn \ll 16 \rightarrow Rn$	0100nnnn00101000	_
SHLR16	Rn	$Rn \gg 16 \rightarrow Rn$	0100nnnn00101001	_

 $T \to Rn \to T$ 

 $Rn \ge 0$ :  $Rn \ll Rm \rightarrow Rn$ 

Rn < 0: Rn >> Rm  $\rightarrow$  $[\mathsf{MSB} \to \mathsf{Rn}]$ 

ROTCR

SHAD

Rn

Rm,Rn

Rev. 5.00 May 29, 2006 page 40 of 698

0100nnnn00100101

0100nnnnmmm1100

1

1

1 1 1

		$Rm + PC \to PC$		
JMP	@Rm	Delayed branch, $Rm \rightarrow PC$	0100mmmm00101	
JSR	@Rm	Delayed branch, PC $\rightarrow$ PR, Rm $\rightarrow$ PC	0100mmmm0000101	
RTS		Delayed branch, $PR \rightarrow PC$	0000000000001	
Note:	* One s	state when there is no branch.		
11010.	· One :	state when there is no branch.		
100	· One :	state when there is no branch.		

Delayed branch, if T = 0,

Delayed branch, if T = 1,

If T = 1, disp  $\times 2 + PC \rightarrow PC$ ;

Delayed branch,  $PC \rightarrow PR$ ,

Delayed branch,  $PC \rightarrow PR$ ,

 $disp \times 2 + PC \rightarrow PC;$  if T = 1, nop

 $\begin{aligned} &\text{disp} \times 2 + PC \rightarrow PC; \\ &\text{if } T = 0, \text{ nop} \end{aligned}$ 

if T = 0, nop

Delayed branch,

 $\mathsf{Rm} + \mathsf{PC} \to \mathsf{PC}$ 

 $\frac{\mathsf{disp} \times 2 + \mathsf{PC} \to \mathsf{PC}}{\mathsf{Delayed branch}}$ 

 $\mathsf{disp} \times 2 + \mathsf{PC} \to \mathsf{PC}$ 

BF/S

BT

BT/S

BRA

BRAF

BSR

BSRF

label

label

label

label

label

Rm

Rm

REJ09

Rev. 5.00 May 29, 2006 pa

2/

3/

2/

2

2

2

2

2

2

10001111ddddddd

10001001dddddddd

10001101dddddddd

1010dddddddddddd

0000mmmm00100011

1011dddddddddddd

0000mmmm00000011

LDC	Rm,R1_BANK	$Rm \to R1\_BANK$	0100mmmm1001111
LDC	Rm,R2_BANK	$Rm \rightarrow R2\_BANK$	0100mmmm1010111
LDC	Rm,R3_BANK	$Rm \rightarrow R3\_BANK$	0100mmmm10111110
LDC	Rm,R4_BANK	$Rm \rightarrow R4\_BANK$	0100mmmm11001110
LDC	Rm,R5_BANK	$Rm \rightarrow R5\_BANK$	0100mmmm11011110
LDC	Rm,R6_BANK	$Rm \to R6\_BANK$	0100mmmm11101110
LDC	Rm,R7_BANK	$Rm \to R7\_BANK$	0100mmmm11111110
LDC.L	@Rm+,SR	$(Rm) \rightarrow SR,Rm + 4 \rightarrow Rm$	0100mmmm00000111
LDC.L	@Rm+,GBR	$(Rm) \rightarrow GBR, Rm + 4 \rightarrow Rm$	0100mmmm00010111
LDC.L	@Rm+,VBR	$(Rm) \rightarrow VBR, Rm + 4 \rightarrow Rm$	0100mmmm00100111
LDC.L	@Rm+,SSR	$(Rm) \to SSR, Rm + 4 \to Rm$	0100mmmm00110111
LDC.L	@Rm+,SPC	$(Rm) \rightarrow SPC, Rm + 4 \rightarrow Rm$	0100mmmm01000111
LDC.L	@Rm+, RO_BANK	$(Rm) \rightarrow R0\_BANK,$ $Rm + 4 \rightarrow Rm$	0100mmmm10000111
LDC.L	@Rm+, R1_BANK	$(Rm) \rightarrow R1\_BANK,$ $Rm + 4 \rightarrow Rm$	0100mmmm10010111
LDC.L	@Rm+, R2_BANK	$(Rm) \rightarrow R2\_BANK,$ $Rm + 4 \rightarrow Rm$	0100mmmm10100111
LDC.L	@Rm+, R3_BANK	$(Rm) \rightarrow R3\_BANK,$ $Rm + 4 \rightarrow Rm$	0100mmmm10110111
	00 May 29, 20 30146-0500	006 page 42 of 698 <b>₹€NE</b>	ΕSΛS

LDC

LDC

LDC

LDC

LDC

LDC

Rm,SR

Rm,GBR

Rm, VBR

Rm,SSR

Rm,SPC

Rm,R0\_BANK

 $Rm \to SR$ 

 $\mathsf{Rm} \to \mathsf{GBR}$ 

 $Rm \to VBR$ 

 $Rm \to SSR$ 

 $\mathsf{Rm} \to \mathsf{SPC}$ 

 $Rm \to R0\_BANK$ 

0100mmmm00001110

0100mmmm00011110

0100mmmm00101110

0100mmmm00111110

0100mmmm01001110

0100mmmm10001110

5

3

3

3

3

3

3

3

3

3

3

3

7

5

5

5

5

5

5

5

 $\sqrt{}$ 

 $\sqrt{}$ 

 $\sqrt{}$ 

 $\sqrt{}$ 

LDS.L	@Rm+,MACH	$(Rm) \rightarrow MACH,  Rm + 4 \rightarrow Rm$	0100mmmm00000110	_
LDS.L	@Rm+,MACL	$(Rm) \to MACL, Rm + 4 \to Rm$	0100mmmm00010110	_
LDS.L	@Rm+,PR	$(Rm) \rightarrow PR, Rm + 4 \rightarrow Rm$	0100mmmm00100110	_
LDTLB		PTEH/PTEL → TLB	000000000111000	V
NOP		No operation	0000000000001001	_
PREF	@Rm	$(Rm) \rightarrow cache$	0000mmmm10000011	_
RTE		Delayed branch, SSR/SPC → SR/PC	000000000101011	V
SETS		$1 \rightarrow S$	000000001011000	_
SETT		$1 \rightarrow T$	000000000011000	_
SLEEP		Sleep	000000000011011	$\sqrt{}$
STC	SR,Rn	$SR \rightarrow Rn$	0000nnnn00000010	$\sqrt{}$
STC	GBR,Rn	$GBR \to Rn$	0000nnnn00010010	_
STC	VBR,Rn	$VBR \to Rn$	0000nnnn00100010	$\sqrt{}$
STC	SSR,Rn	$SSR \to Rn$	0000nnnn00110010	$\sqrt{}$
STC	SPC,Rn	$SPC \to Rn$	0000nnnn01000010	$\sqrt{}$
STC	R0_BANK,Rn	R0_BANK→ Rn	0000nnnn10000010	$\sqrt{}$
STC	R1_BANK,Rn	R1_BANK→ Rn	0000nnnn10010010	$\sqrt{}$
STC	R2_BANK,Rn	R2_BANK→ Rn	0000nnnn10100010	$\sqrt{}$
STC	R3 BANK,Rn	R3 BANK→ Rn	0000nnnn10110010	<b>√</b>

 $(Rm) \rightarrow R7\_BANK$ 

 $Rm + 4 \rightarrow Rm$ 

 $Rm \to MACH \\$ 

 $\mathsf{Rm} \to \mathsf{MACL}$ 

 $\mathsf{Rm} \to \mathsf{PR}$ 

LDC.L @Rm+,

LDS

LDS

LDS

R7\_BANK

Rm,MACH

Rm,MACL

Rm,PR

0100mmmm11110111

0100mmmm00001010

0100mmmm00011010

0100mmmm00101010

```
Rn-4 \rightarrow Rn, R1 BANK \rightarrow (Rn)
                                                             0100nnnn10010011
STC.L R1 BANK,
         @-Rn
                          Rn-4 \rightarrow Rn, R2 BANK \rightarrow (Rn)
                                                             0100nnnn10100011
STC.L R2 BANK,
         @-Rn
                          Rn-4 \rightarrow Rn, R3\_BANK \rightarrow (Rn)
                                                             0100nnnn10110011
STC.L R3_BANK,
         @-Rn
                          Rn-4 \rightarrow Rn, R4\_BANK \rightarrow (Rn)
STC.L R4_BANK,
                                                             0100nnnn11000011
         @-Rn
STC.L R5 BANK,
                          Rn-4 \rightarrow Rn, R5 BANK \rightarrow (Rn)
                                                             0100nnnn11010011
         @-Rn
STC.L R6_BANK,
                          Rn-4 \rightarrow Rn, R6\_BANK \rightarrow (Rn)
                                                             0100nnnn11100011
         @-Rn
                          Rn-4 \rightarrow Rn, R7 BANK \rightarrow (Rn)
                                                             0100nnnn11110011
STC.L R7_BANK,
         @-Rn
STS
         MACH, Rn
                          MACH \rightarrow Rn
                                                             0000nnnn00001010
STS
         MACL, Rn
                          MACL \rightarrow Rn
                                                             0000nnnn00011010
                          PR \rightarrow Rn
STS
         PR,Rn
                                                             0000nnnn00101010
                          Rn-4 \rightarrow Rn, MACH \rightarrow (Rn)
STS.L MACH,@-Rn
                                                             0100nnnn00000010
                          Rn-4 \rightarrow Rn, MACL \rightarrow (Rn)
                                                             0100nnnn00010010
STS.L MACL,@-Rn
STS.L PR,@-Rn
                          Rn-4 \rightarrow Rn, PR \rightarrow (Rn)
                                                             0100nnnn00100010
                          PC \rightarrow SPC, SR \rightarrow SSR,
TRAPA #imm
                                                             11000011iiiiiii
                          imm \rightarrow TRA
Rev. 5.00 May 29, 2006 page 44 of 698
REJ09B0146-0500
                                              RENESAS
```

STC.L GBR,@-Rn

STC.L VBR,@-Rn

STC.L SSR,@-Rn

STC.L SPC,@-Rn

STC.L RO\_BANK,

@-Rn

 $KII-4 \rightarrow KII, GDK \rightarrow (KII)$ 

 $Rn-4 \rightarrow Rn, VBR \rightarrow (Rn)$ 

 $Rn-4 \rightarrow Rn, SSR \rightarrow (Rn)$ 

 $Rn-4 \rightarrow Rn, SPC \rightarrow (Rn)$ 

 $Rn-4 \rightarrow Rn, R0\_BANK \rightarrow (Rn)$ 

OTOUNNNUUUUTUUTT

0100nnnn00100011

0100nnnn00110011

0100nnnn01000011

0100nnnn10000011

2

2

2

2

2

2

2

2

2

2

2

1

1

1

1

1

1

8

 $\sqrt{}$ 

 $\sqrt{}$ 

- @ (disp:4, Rn); Register-indirect with displacement @ (disp:8, Rn); GBR-indirect with displacement @ (disp:8, PC); PC-relative with displacement disp:8, disp:12; PC-relative
- \* The number of cycles until the sleep state is entered.

Rev. 5.00 May 29, 2006 pa REJ0

0000	0000	01MD	1000	CLRS		SETS	
0000	0000	Fx	1001	NOP		DIV0U	
0000	0000	Fx	1010				
0000	0000	Fx	1011	RTS		SLEEP	
0000	Rn	Fx	1000				
0000	Rn	Fx	1001				
0000	Rn	Fx	1010	STS	MACH,Rn	STS	MACL,Rn
0000	Rn	Fx	1011				
0000	Rn	Rm	11MD	MOV.B	@(R0,Rm),Rn	MOV.W	@(R0,Rm),Rn
0001	Rn	Rm	disp	MOV.L	Rm,@(disp:4,Rn)		
0010	Rn	Rm	00MD	MOV.B	Rm,@Rn	MOV.W	Rm,@Rn
0010	Rn	Rm	01MD	MOV.B	Rm,@-Rn	MOV.W	Rm,@-Rn
0010	Rn	Rm	10MD	TST	Rm,Rn	AND	Rm,Rn
0010	Rn	Rm	11MD	CMP/STR	Rm,Rn	XTRCT	Rm,Rn
0011	Rn	Rm	00MD	CMP/EQ	Rm,Rn		
0011	Rn	Rm	01MD	DIV1	Rm,Rn	DMULU.L	Rm,Rn
0011	Rn	Rm	10MD	SUB	Rm,Rn		
0011	Rn	Rm	11MD	ADD	Rm,Rn	DMULS.L	Rm,Rn



STC GBR,Rn

R1 BANK,Rn

R5\_BANK,Rn

Rm,@(R0,Rn)

STC

STC

MOV.W

SETT

STC VBR,Rn

R2 BANK,Rn

R6\_BANK,Rn

Rm,@(R0,Rn)

Rm

STC

STC

BRAF

MOV.L

RTE

MOVT

STS

MOV.L

MOV.L

MOV.L

MULU.W

CMP/HS

CMP/HI

SUBC

ADDC

XOR

Rn

PR,Rn

@(R0,Rm),Rn

Rm,@Rn

Rm,@-Rn

Rm,Rn

Rm,Rn

Rm,Rn

Rm,Rn

Rm,Rn

Rm,Rn

CLRMAC

STC SS

STC

STC

MUL.L

LDTLB

MAC.L

DIV0S

MULSW

CMP/GE

CMP/G1

SUBV

ADDV

OR

0000

0000 Rn 00MD

0000 Rn 01MD

0000

0000

0000 Rm 00MD 0011 BSRF

0000 Rm

0000 Rn Rm

0000

Rn Fx

Rn

Rn

0000 00MD

0001

0010 STC

1000 CLRT

10MD 0010 STC

11MD

10MD 0011 PREF

0010 STC

0010 STC

01MD MOV.B

SR,Rn

SPC,Rn

Rm

@Rm

R0 BANK,Rn

R4\_BANK,Rn

Rm,@(R0,Rn)

0100	Rn	Fx	1000	SHLL2	Rn	SHLL8	Rn
0100	Rn	Fx	1001	SHLR2	Rn	SHLR8	Rn
0100	Rm	Fx	1010	LDS	Rm,MACH	LDS	Rm,MACL
0100	Rm/ Rn	Fx	1011	JSR	@Rm	TAS.B	@Rn
0100	Rn	Rm	1100	SHAD	Rm,Rn		
0100	Rn	Rm	1101	SHLD	Rm,Rn		
0100	Rm	00MD	1110	LDC	Rm,SR	LDC	Rm,GBR
0100	Rm	01MD	1110	LDC	Rm,SPC		
0100	Rm	10MD	1110	LDC	Rm,R0_BANK	LDC	Rm,R1_BANK
0100	Rm	11MD	1110	LDC	Rm,R4_BANK	LDC	Rm,R5_BANK
0100	Rn	Rm	1111	MAC.W	@Rm+,@Rn+		
0101	Rn	Rm	disp	MOV.L	@(disp:4,Rm),Rn		
0110	Rn	Rm	00MD	MOV.B	@Rm,Rn	MOV.W	@Rm,Rn
0110	Rn	Rm	01MD	MOV.B	@Rm+,Rn	MOV.W	@Rm+,Rn

R4\_BANK,@-Rn

@Rm+,MACH

@Rm+,SR

@Rm+,SPC

@Rm+,R0\_BANK LDC.L

@Rm+,R4\_BANK LDC.L

Rn

Rn

STC.L

CMP/PL

LDS.L

LDC.L

Rn

R5\_BANK,@-Rn

@Rm+,MACL

@Rm+,GBR

@Rm+,R1\_BANK

@Rm+,R5\_BANK LDC.L

STC.L

**ROTCL** 

ROTCR

LDS.L

LDC.L

LDC.L

SHLL16

SHLR16

LDS

JMP

LDC

LDC

LDC

MOV.L

MOV.L

Rn

Rn

Rm,PR

@Rm

Rm,VBR

Rm,R2\_BANK

Rm,R6\_BANK

@Rm,Rn

@Rm+,Rn

0100

0100 Rn

0100 Rn

0100 Rm Fx

0100

0100 Rm 01MD

0100

0100 Rm

Rn

Rm

Rm 10MD

11MD 0011 STC.L

00MD

0100 ROTL

0101 ROTR

0110 LDS.L

0111 LDC.L

0111

0111

11MD 0111 LDC.L

LDC.L

LDC.L



Rn

Rn

STC.L

LDC.L

LDC.L

ANK

ANK

LDC

LDC

LDC

MOV

NOT

R6\_BANK,@-Rn

Rn

Rn

@Rm+,PR

@Rm+,VBR

@Rm+,R2\_BANK

@Rm+,R6\_BANK LDC.L

			@(disp:4,	,Rm),R0	@(disp:4	4,Rm),R0			
1000	10MD	imm/disp	CMP/EQ	#imm:8,R0	вт	label:8			BF
1000	11MD	imm/disp			BT/S	label:8			BF/S
1001	Rn	disp	MOV.W	@(DISP:8,PC),RN					
1010		disp	BRA	label:12					
1011		disp	BSR	label:12					
1100	00MD	imm/disp	MOV.B R0,@(dis	sp:8,GBR)	MOV.W R0,@(dis	isp:8,GBR)	MOV.L R0,@(dis	sp:8,GBR)	TRAPA
1100	01MD	disp	MOV.B @(disp:8,	3,GBR),R0	MOV.W @(disp:8	8,GBR),R0	MOV.L @(disp:8	8,GBR),R0	MOVA @(disp
1100	10MD	imm	TST	#imm:8,R0	AND	#imm:8,R0	XOR	#imm:8,R0	OR
1100	11MD	imm	TST.B #imm:8,@	@(R0,GBR)	AND.B #imm:8,0	@(R0,GBR)	XOR.B #imm:8,0	@(R0,GBR)	OR.B #imm:8
1101	Rn	disp	MOV.L	@(disp:8,PC),Rn					
1110	Rn	imm	MOV	#imm:8,Rn					
1111	***	******							

Note: See the SH-3/SH-3E/SH3-DSP Programming Manual for details.

Rev. 5.00 May 29, 2006 page 48 of 698 REJ09B0146-0500



pin is low, or the manual reset state if the RESEIM pin is low. See section 4, Exception Processing, for more information on resets.

In the power-on reset state, the internal states of the CPU and the on-chip supporting i registers are initialized. In the manual reset state, the internal states of the CPU and re chip supporting modules other than the bus state controller (BSC) are initialized. For to section 23.3, Register States in Processing Mode.

**Exception-Handling State:** This is a transient state during which the CPU's processo is altered by a reset, general exception, or interrupt exception handling.

In the case of a reset, the CPU branches to address H'A0000000 and starts executing t coded exception handling program.

In the case of a general exception or interrupt, the program counter (PC) contents are saved program counter (SPC) and the status register (SR) contents are saved in the sav register (SSR). The CPU branches to the start address of the user-coded exception ser found from the sum of the contents of the vector base address and the vector offset. So Exception Processing, for more information on resets, general exceptions, and interru

**Program Execution State:** In this state the CPU executes program instructions in sec

**Power-Down State:** In the power-down state, CPU operation halts and power consum reduced. There are three modes in the power-down state: sleep mode, software standb hardware standby mode. The software standby mode and hardware standby mode are a generlc name, standby mode. See section 22, Power-Down Modes, for more information

**Bus-Released State:** In this state the CPU has released the bus to a device that reques

Transitions between the states are shown in figure 2.6.




Figure 2.6 Processor State Transitions

#### 2.5.2 Processor Modes

There are two processor modes: privileged mode and user mode. The processor mode is determined by the processor mode bit (MD) in the status register (SR). User mode is see when the MD bit is 0, and privileged mode when the MD bit is 1. When the reset state exception state is entered, the MD bit is set to 1. When exception handling ends, the M cleared to 0 and user mode is entered. There are certain registers and bits which can on accessed in privileged mode.

Rev. 5.00 May 29, 2006 page 50 of 698 REJ09B0146-0500

### 3.1 Role of MMU

The MMU is a feature designed to make efficient use of physical memory. As shown if a process is smaller in size than the physical memory, the entire process can be map physical memory. However, if the process increases in size to the extent that it no long physical memory, it becomes necessary to partition the process and to map those parts execution onto memory as occasion demands (figure 3.1(1)). Having the process itself this mapping onto physical memory would impose a large burden on the process. To 1 burden, the idea of virtual memory was born as a means of performing en bloc mapping physical memory (figure 3.1(2)). In a virtual memory system, substantially more virtual than physical memory is provided, and the process is mapped onto this virtual memory process only has to consider operation in virtual memory. Mapping from virtual memory physical memory is handled by the MMU. The MMU is normally controlled by the operation, switching physical memory to allow the virtual memory required by a process mapped onto physical memory in a smooth fashion. Switching of physical memory is via secondary storage, etc.

The virtual memory system that came into being in this way is particularly effective in sharing system (TSS) in which a number of processes are running simultaneously (fig If processes running in a TSS had to take mapping onto virtual memory into considerarunning, it would not be possible to increase efficiency. Virtual memory is thus used to load on the individual processes and so improve efficiency (figure 3.1(4)). In the virtual system, virtual memory is allocated to each process. The task of the MMU is to perform apping of these virtual memory areas onto physical memory. It also has a memory preature that prevents one process from inadvertently accessing another process's physical memory.

When address translation from virtual memory to physical memory is performed using it may occur that the relevant translation information is not recorded in the MMU, with that one process may inadvertently access the virtual memory allocated to another process, the MMU will generate an exception, change the physical memory mapping, and new address translation information.


Rev. 5.00 May 29, 2006 pa

9, 2006 pa REJ09



The MMU has two methods of mapping from virtual memory to physical memory: a parenthod using fixed-length address translation, and a segment method using variable-leaddress translation. With the paging method, the unit of translation is a fixed-size address translation of 1 to 64 kbytes) called a page.

In the following text, this LSI's address space in virtual memory is referred to as virtual space, and address space in physical memory as physical memory space.



**Figure 3.1 MMU Functions** 

Rev. 5.00 May 29, 2006 page 52 of 698 REJ09B0146-0500

in the address translation table. Write-back of write-through can be selected for writemeans of a cache control register (CCR) setting.

Mapping of the P1 area is fixed to physical address space (H'00000000 to H'1FFFFFF area, setting a virtual address MSBs (bit 31) to 0 generates the corresponding physical area access can be cached, write-back or write-through can be selected according to the CCR whether to cache or not.

Mapping of the P2 area is fixed to physical address space (H'00000000 to H'1FFFFFF area, setting the top three virtual address bits (bits 31, 30, and 29) to 0 generates the co physical address. P2 area access cannot be cached.

The P1 and P2 areas are not mapped by the address translation table, so the TLB is no no exceptions like TLB misses occur. Initialization of MMU-related registers, excepti

processing, and the like are located in the P1 and P2 areas. Because the P1 area is call that require high-speed processing are placed there.

A part of the control register in the peripheral module is allocated in P2 area.

H'E0000000 to H'EFFFFFF and from H'F4000000 to H'FBFFFFFF are reserved. An this LSI is not guaranteed when these address spaces are accessed. Address space from H'F0000000 to H'F1FFFFF is assigned to the cache, and address space from H'F200 H'F3FFFFF is assigned to the TLB. Address space from H'FC000000 to H'FFFFFFF for control registers. However, an operation of this LSI is not guaranteed when an add that is not assigned to any control register is accessed.

The P4 area is used for mapping on-chip control register addresses. Address spaces fr

In the user mode, 2 Gbytes of the virtual address space from H'00000000 to H'7FFFF U0) can be accessed. U0 is mapped onto physical address space in page units. Write-b through mode can be selected for write accesses by means of CCR setting. 2 Gbytes of address space from H'80000000 to H'FFFFFFF cannot be accessed in the user mode

to do so creates an CPU address error. Write-back or write-through can be selected fo access by means of the CCR setting.

Rev. 5.00 May 29, 2006 pa






Figure 3.2 Virtual Address Space Mapping

Rev. 5.00 May 29, 2006 page 54 of 698 REJ09B0146-0500

is searched by virtual address and, if that virtual address is registered in the TLB, the the TLB. The corresponding physical address and the page control information are rea TLB and the physical address is determined.

will shift to the TLB miss handler. In the TLB miss handler, the TLB address translati external memory is searched and the corresponding physical address and the page con information are registered in the TLB. After returning from the handler, the instruction the TLB miss is re-executed. When the MMU is enabled, address translation informat results in a physical address space of H'80000000 to H'FFFFFFF should not be regis TLB.

If the virtual address is not registered in the TLB, a TLB miss exception occurs and pro-

When the MMU is disabled, the virtual address is used directly as the physical addres LSI supports a 29-bit address space as the physical address space, the top 3 bits of the address are ignored, and constitute a shadow space. For example, addresses H'000010 area, H'80001000 in the P1 area, H'A0001000 in the P2 area, and H'C0001000 in the

all mapped onto the same physical address. When access to these addresses is perform cache enabled, an address with the top 3 bits of the physical address masked to 0 is sto

cache address array to ensure data congruity.

Single Virtual Memory Mode and Multiple Virtual Memory Mode: There are two memory modes: single virtual memory mode and multiple virtual memory mode. In s. memory mode, multiple processes run in parallel using the virtual address space exclu the physical address corresponding to a given virtual address is specified uniquely. In virtual memory mode, multiple processes run in parallel sharing the virtual address sp

given virtual address may be translated into different physical addresses depending or

By the value set to the MMU control register (MMUCR), either single or multiple vir selected. virtual memory mode is the TLB address comparison method.

In terms of operation, the only difference between single virtual memory mode and m



## 3.2 Register Description

There are five registers for MMU processing. These are located in address space area F only be accessed from privileged mode by specifying the address.

These registers for MMU processing are shown below. Refer to section 23, List of Reg more details of the addresses and access sizes.

- Page table entry register high (PTEH)
- Page table entry register low (PTEL)
- Translation table base register (TTB)
- TLB exception address register (TEA)
- MMU control register (MMUCR)

Rev. 5.00 May 29, 2006 page 56 of 698

REJ09B0146-0500

111511000				
Bit	Bit Name	Initial Value	R/W	Description
21 to 1	) VDN		D/M	Virtual page number

Bit	Bit Name	Initial Value	R/W	Description
31 to 10	VPN	_	R/W	Virtual page number
9, 8	_	All 0	R	Reserved
				These bits are always read as 0. The writ should always be 0.
7 to 0	ASID	_	R/W	Address space identifier

# 3.2.2 Page Table Entry Register Low (PTEL)

of this register are only modified by a software command.

The page table entry register low register (PTEL) is used to store the physical page nu page management information to be recorded in the TLB by the LDTLB instruction.

Bit	Bit Name	Initial Value	R/W	Description
31 to 10	PPN	_	R/W	Physical page number
9	_	0	R	Page management information
8	V	_	R/W	Refer to section 3.3 TLB Function
7	_	0	R	
6, 5	PR	_	R/W	
4	SZ	_	R/W	
3	С	_	R/W	
2	D	_	R/W	
1	SH	_	R/W	
0		0	D	

address corresponding to a MMU or CPU address error exception after these exception occurred. This value remains valid until the next exception or interrupt occurs.

# 3.2.5 MMU Control Register (MMUCR)

The MMU control register (MMUCR) makes the MMU settings. Any program that mo MMUCR should reside in the P1 or P2 area.

Rev. 5.00 May 29, 2006 page 58 of 698 REJ09B0146-0500

				A 2-bit random counter, automatically update hardware according to the following rules in t an MMU exception. When a TLB miss except all TLB entry ways corresponding to the virtus which the exception occurred are checked, a are valid, 1 is added to RO; if there is one or ways, they are set by priority from way 0, in the way 0, way 1, way 2, way 3. In the event of a exception other than a TLB miss exception, the which caused the exception is set in RC.
3	_	0	R	Reserved
				This bit is always read as 0. The write value salways be 0.
2	TF	0	R/W	TLB flush
				When 1 is set, all valid bits of TLB are cleared This bit is always reads as 0.
1	IX	0	R/W	Index mode
				When 0, VPN bits 16 to 12 are used as the T number. When 1, the value obtained by EX-0 bits 4 to 0 in PTEH and VPN bits 16 to 12 are TLB index number.
0	AT	0	R/W	Address translation
				Enables (valid) or disables (invalid) the MMU
				0: MMU disabled 1: MMU enabled

7, 6

5, 4

RC

All 0

All 0

R

R/W

Reserved

always be 0.

Random counter

These bits are always read as 0. The write va

for each way. Figure 3.4 shows the configuration of virtual addresses and TLB entries.




Figure 3.3 Overall Configuration of the TLB

Rev. 5.00 May 29, 2006 page 60 of 698 REJ09B0146-0500

(13)		(2)	(0)	(1)	(22)	(2)	(1)	(1)	(1)	(
VPN (31-	-17)	VPN (11, 10)	ASID	V	PPN	PR	SZ	С	D	S
				-	TLB entry					
Legend					LD entry					
•	/irtual	nage number	Ton 22 h	ite o	f virtual address for a 1-kbyte page	ort	on 2	∩ hit	te of	ŕ
					Since VPN bits 16–12 are used as					
		re not stored in				, 1110	1100	· 110		۰.,
	,				the process that can access a virt	ual n	age	In s	inal	e
					de, or in multiple virtual memory m					
					e ASID in PTEH when address co					
	erfor		•			•				
SH: S	Share	status bit								
(	) = Pa	ge not shared b	etween	proc	esses					
1	1 = Pa	ge shared betw	een pro	cess	es					
		size bit								
		kbyte page								
		kbyte page								
		it. Indicates wh	ether en	try is	s valid.					
	$0 = \ln v$									
-	1 = Va									
					Not affected by a manual reset. of physical address. PPN bits 11–	10 0=		4	i.	_
					nust be paid to the synonym proble					
					ding Synonym Problems).	3111 III	cast	; 01	a i	
		ne most significa			unig Cynonym i robicina).					
					oded to define the access rights to	the p	age.			
		ading only is po					9			
					orivileged mode.					
1	10: Re	ading only is po	ossible ir	n priv	rileged/user mode.					
1	11: Re	ading/writing is	possible	e in p	rivileged/user mode.					
			es whetl	ner tl	ne page is cacheable.					
		-cacheable								
		heable								
			ether the	e pag	ge has been written to.					
		t written to								
1	1VV = 1	itten to								

Figure 3.4 Virtual Address and TLB Structure



number

The second method is used to prevent lowered TLB efficiency that results when multip processes run simultaneously in the same virtual address space (multiple virtual memor specific entry is selected by indexing of each process. Figures 3.5 and 3.6 show the ind schemes.




Figure 3.5 TLB Indexing (IX = 1)

Rev. 5.00 May 29, 2006 page 62 of 698 REJ09B0146-0500






Figure 3.6 TLB Indexing (IX = 0)

## 3.3.3 TLB Address Comparison

The results of address comparison determine whether a specific virtual page number i in the TLB. The virtual page number of the virtual address that accesses external mem compared to the virtual page number of the indexed TLB entry. The ASID within the compared to the ASID of the indexed TLB entry. All four ways are searched simultant.

compared values match, and the indexed TLB entry is valid (V bit = 1), the hit is regis

It is necessary to have software ensure that TLB hits do not occur simultaneously in n way, as hardware operation is not guaranteed if this occurs. For example, if there are t TLB entries with the same VPN and a setting is made such that a TLB hit is made only process with ASID = H'FF when one is in the shared state (SH = 1) and the other in the state (SH = 0), then if the ASID in PTEH is set to H'FF, there is a possibility of simulatis in both these ways. It is therefore necessary to ensure that this kind of setting is no software.

The object compared varies depending on the page management information (SZ, SH entry. It also varies depending on whether the system supports multiple virtual memory virtual memory.

The page-size information determines whether VPN (11, 10) is compared. VPN (11, 10 compared for 1-kbyte pages (SZ = 0) but not for 4-kbyte pages (SZ = 1).

The sharing information (SH) determines whether the PTEH.ASID and the ASID in the are compared. ASIDs are compared when there is no sharing between processes (SH = when there is sharing (SH = 1).

Rev. 5.00 May 29, 2006 pa

REJ0






Figure 3.7 Objects of Address Comparison

Rev. 5.00 May 29, 2006 page 64 of 698 REJ09B0146-0500

memory. To record that there has been a write to a given page in the address translation memory, an initial page write exception is used.

The C bit in the entry indicates whether the referenced page resides in a cacheable or cacheable area of memory. The PR field specifies the access rights for the page in private the page in pag user modes and is used to protect memory. Attempts at nonpermitted accesses result is protection violation exceptions.

Access states designated by the D, C, and PR bits are shown in table 3.1.

Table 3.1 Access States Designated by D, C, and PR Bits

			• , ,		
		Privi	leged Mode	User	Mode
		Reading	Writing	Reading	Writing
D bit	0	Permitted	Initial page write exception	Permitted	Initial p excepti
	1	Permitted	Permitted	Permitted	Permitt
C bit	0	Permitted (no caching)	Permitted (no caching)	Permitted (no caching)	Permitt (no cad
	1	Permitted (with caching)	Permitted (with caching)	Permitted (with caching)	Permitt (with ca
PR bit	00	Permitted	TLB protection violation exception	TLB protection violation exception	TLB proviolatio
	01	Permitted	Permitted	TLB protection violation exception	TLB proviolatio
	10	Permitted	TLB protection violation exception	Permitted	TLB proviolatio
	11	Permitted	Permitted	Permitted	Permitt

In address translation, the MMU receives page management information from the I
determines the MMU exception and whether the cache is to be accessed (using the
details of the determination method and the hardware processing, see section 3.5, M
Exceptions.

# 3.4.2 MMU Software Management

There are three kinds of MMU software management, as follows.

- 1. MMU register setting. MMUCR setting, in particular, should be performed in areas for which address translation is not performed. Also, since SV and IX bit changes c address translation system changes, in this case, TLB flushing should be performed
  - simultaneously writing 1 to the TF bit also. Since MMU exceptions are not generate MMU disabled state with the AT bit cleared to 0, use in the disabled state must be a with software that does not use the MMU.
- 2. TLB entry recording, deletion, and reading. TLB entry recording can be done in two using the LDTLB instruction, or by writing directly to the memory-mapped TLB. Fentry deletion and reading, the memory allocation TLB can be accessed. See section MMU Instruction (LDTLB), for details of the LDTLB instruction, and section 3.6,
- Configuration of the Memory-Mapped TLB, for details of the memory-mapped TL3. MMU exception processing. When an MMU exception is generated, it is handled o of information set from the hardware side. See section 3.5, MMU Exceptions, for dWhen single virtual memory mode is used, it is possible to create a state in which phys

memory access is enabled in the privileged mode only by clearing the share status bit (specify recording of all TLB entries. This strengthens inter-process memory protection enables special access levels to be created in the privileged mode only.

Recording a 1-kbyte page TLB entry may result in a synonym problem. See section 3.4

Avoiding Synonym Problems.

Rev. 5.00 May 29, 2006 page 66 of 698 REJ09B0146-0500

-0500 Renesas When an MMU exception occurs, the virtual page number of the virtual address that of exception is set in PTEH by hardware. The way is set in the RC bit of MMUCR for exception according to the rules described in section 3.2.5 MMU Control Register (M Consequently, if the LDTLB instruction is issued after setting only PTEL in the MMU processing routine, TLB entry recording is possible. Any TLB entry can be updated by rewriting of PTEH and the RC bits in MMUCR.

As the LDTLB instruction changes address translation information, there is a risk of daddress translation information if this instruction is issued in the P0, U0, or P3 area. In therefore, that this instruction is issued in the P1 or P2 area. Also, an instruction associated as to the P0, U0, or P3 area (such as the RTE instruction) should be issued at least instructions after the LDTLB instruction.




Figure 3.8 Operation of LDTLB Instruction

Rev. 5.00 May 29, 2006 pa



address bits 11 to 4. When a 4-kbyte page is used, virtual address bits 11 to 4 are included offset, and since they are not subject to address translation, they are the same as physic bits 11 to 4. In cache-based address comparison and recording in the address array, since the address is a physical address, physical address bits 31 to 10 are recorded.

When a 1-kbyte page is used, also, a cache index number is created using virtual address. 4. However, in case of a 1-kbyte page, virtual address bits (11, 10) are subject to address translation and therefore may not be the same as physical address bits 11 and 10. Conset the physical address is recorded in a different entry from that of the index number indicates physical address in the cache address array.

For example, assume that, with 1-kbyte page TLB entries, TLB entries for which the fortranslation has been performed are recorded in two TLBs:

Virtual address 1 H'00000000  $\rightarrow$  physical address H'00000C00 Virtual address 2 H'00000C00  $\rightarrow$  physical address H'00000C00

Virtual address 1 is recorded in cache entry H'00, and virtual address 2 in cache entry H two virtual addresses are recorded in different cache entries despite the fact that the phyaddresses are the same, memory inconsistency will occur as soon as a write is performed virtual address. Therefore, when recording a 1-kbyte TLB entry, if the physical address as a physical address already used in another TLB entry, it should be recorded in such a physical address bits (11, 10) are the same.




Figure 3.9 Synonym Problem

REJ0

software operations. Hardware Operations: In a TLB miss, this LSI's hardware executes a set of prescribe

operations, as follows:

compared and no match is found. ILB miss exception processing includes both hardway

- 1. The VPN field of the virtual address causing the exception is written to the PTEH r
- 2. The virtual address causing the exception is written to the TEA register.
- 3. Either exception code H'040 for a load access, or H'060 for a store access, is written EXPEVT register.
- 4. The PC value indicating the address of the instruction in which the exception occur written to the save program counter (SPC). If the exception occurred in a delay slot value indicating the address of the related delayed branch instruction is written to the 5. The contents of the status register (SR) at the time of the exception are written to the
- status register (SSR). 6. The mode (MD) bit in SR is set to 1, and switched to the privileged mode.
- 7. The block (BL) bit in SR is set to 1 to mask any further exception requests.
- 8. The register bank (RB) bit in SR is set to 1.
- 9. The RC field in the MMUCR is incremented by 1 when all entries indexed are valid some entries indexed are invalid, the smallest way number of them is set in RC.
- 10. Execution branches to the address obtained by adding the value of the VBR content H'00000400 to invoke the user-written TLB miss exception handler.

- 2. If using software for way selection for entry replacement, write the desired value t field in MMUCR.
  - 3. Issue the LDTLB instruction to load the contents of PTEH and PTEL into the TLF
    - 4. Issue the return from exception handler (RTE) instruction to terminate the handler return to the instruction stream.

#### 3.5.2 **TLB Protection Violation Exception**

A TLB protection violation exception results when the virtual address and the address selected TLB entry are compared and a valid entry is found to match, but the type of a permitted by the access rights specified in the PR field. TLB protection violation exce processing includes both hardware and software operations.

**Hardware Operations:** In a TLB protection violation exception, this LSI's hardware set of prescribed operations, as follows:

- 1. The VPN field of the virtual address causing the exception is written to the PTEH
- 2. The virtual address causing the exception is written to the TEA register. 3. Either exception code H'0A0 for a load access, or H'0C0 for a store access, is writ
- 4. The PC value indicating the address of the instruction in which the exception occur written into SPC (if the exception occurred in a delay slot, the PC value indicating of the related delayed branch instruction is written into SPC).
- 5. The contents of SR at the time of the exception are written to SSR.
- 6. The MD bit in SR is set to 1, and switched to the privileged mode.
- 7. The BL bit in SR is set to 1 to mask any further exception requests.
- 8. The RB bit in SR is set to 1.

EXPEVT register.

- 9. The way that generated the exception is set in the RC field in MMUCR.
- 10. Execution branches to the address obtained by adding the value of the VBR conter

address array and a match is found but the entry is not valid (the V bit is 0). TLB invalid processing includes both hardware and software operations.

Hardware Operations: In a TLB invalid exception, this LSI's hardware executes a set prescribed operations, as follows:

- 1. The VPN number of the virtual address causing the exception is written to the PTE
- 2. The virtual address causing the exception is written to the TEA register.
- 3. The way number causing the exception is written to RC in MMUCR.
- 4. Either exception code H'040 for a load access, or H'060 for a store access, is written EXPEVT register.

5. The PC value indicating the address of the instruction in which the exception occur

- written to the SPC. If the exception occurred in a delay slot, the PC value indicating address of the delayed branch instruction is written to the SPC.
- 6. The contents of SR at the time of the exception are written into SSR.
- 7. The MD bit in SR is set to 1, and switched to the privileged mode.
- 8. The BL bit in SR is set to 1 to mask any further exception requests.
- 9. The RB bit in SR is set to 1.
- 10. Execution branches to the address obtained by adding the value of the VBR content

in external memory and assigns the required page table entry. Upon retrieving the requi table entry, software must execute the following operations: 1. Write the values of the PPN, PR, SZ, C, D, SH, and V of the page table entry record

**Software (TLB Invalid Exception Handler) Operations:** The software searches the

H'00000100, and the TLB protection violation exception handler starts.

external memory to the PTEL register. 2. If using software for way selection for entry replacement, write the desired value to

3. Issue the LDTLB instruction to load the contents of PTEH and PTEL into the TLB.

- field in MMUCR.

Rev. 5.00 May 29, 2006 page 72 of 698 REJ09B0146-0500

page write exception processing includes both hardware and software operations.

**Hardware Operations:** In an initial page write exception, this LSI's hardware execut prescribed operations, as follows:

1. The VPN field of the virtual address causing the exception is written to the PTEH

written to the SPC. If the exception occurred in a delay slot, the PC value indicating

- 2. The virtual address causing the exception is written to the TEA register.
- 3. Exception code H'080 is written to the EXPEVT register.
- 4. The PC value indicating the address of the instruction in which the exception occur
- address of the related delayed branch instruction is written to the SPC.
- 5. The contents of SR at the time of the exception are written to SSR.
- 6. The MD bit in SR is set to 1, and switched to the privileged mode.
- 7. The BL bit in SR is set to 1 to mask any further exception requests.
- 8. The RB bit in SR is set to 1.
- 9. The way that caused the exception is set in the RC field in MMUCR.
- 10. Execution branches to the address obtained by adding the value of the VBR contents

**Software (Initial Page Write Handler) Operations:** The software must execute the operations:

H'00000100 to invoke the user-written initial page write exception handler.

- 1. Retrieve the required page table entry from external memory.
- 2. Set the D bit of the page table entry in the external memory to 1.
- 3. Write the value of the PPN field and the PR, SZ, C, D, SH, and V bits of the page
- in the external memory to the PTEL register.

  4. If using software for way selection for entry replacement, write the desired value to the control of the co
- field in MMUCR.

  5. Issue the LDTLR instruction to load the contents of PTFH and PTFL into the T
- 5. Issue the LDTLB instruction to load the contents of PTEH and PTEL into the TLF
- Issue the RTE instruction to terminate the handler and return to the instruction street.RTE instruction should be issued after two LDTLB instructions.



Rev. 5.00 May 29, 2006 pa REJ09




Figure 3.10 MMU Exception Generation Flowchart

Rev. 5.00 May 29, 2006 page 74 of 698 REJ09B0146-0500




Figure 3.11 MMU Exception Signals in Instruction Fetch




Figure 3.12 MMU Exception Signals in Data Access

Rev. 5.00 May 29, 2006 page 76 of 698 REJ09B0146-0500

#### 3.6.1 Address Array

The address array is assigned to H'F2000000 to H'F2FFFFFF. To access an address are 32-bit address field (for read/write operations) and 32-bit data field (for write operations) specified. The address field specifies information for selecting the entry to be accessed field specifies the VPN, V bit and ASID to be written to the address array (figure 3.13)

In the address field, specify the entry address for selecting the entry (bits 16 to 12), W the way (bits 9, 8: 00 is way 0, 01 is way 1, 10 is way 2, 11 is way 3) and HF2 to indi array access (bits 31 to 24). The IX bit in MMUCR indicates whether an EX-OR is tal entry address and ASID.

When writing, the write is performed to the entry selected with the index address and

When reading, the VPN, V bit, and ASID of the entry selected with the index address the format of the data field in figure 3.13 without comparing addresses. 0 is written to bits 16 to 12.

To invalidate a specific entry, specify the entry and way, and write 0 to the correspond

#### 3.6.2 **Data Array**

data array (figure 3.13 (2)).

The data array is assigned to H'F3000000 to H'F3FFFFF. To access a data array, the address field (for read/write operations), and 32-bit data field (for write operations) m specified. These are specified in the general register. The address section specifies inf selecting the entry to be accessed; the data section specifies the longword data to be w

In the address section, specify the entry address for selecting the entry (bits 16 to 12), selecting the way (bits 9, 8: 00 is way 0, 01 is way 1, 10 is way 2, 11 is way 3), and H indicate data array access (bits 31 to 24). The IX bit in MMUCR indicates whether an taken of the entry address and ASID.

Rev. 5.00 May 29, 2006 pa

REJ09




Figure 3.13 Specifying Address and Data for Memory-Mapped TLB Acc

```
; corresponding entry association is made from the entry selec
; the VPN(16-12)=B'1 0011 index, the V bit of the hit way is c
; 0,achieving invalidation.
```

**Reading the Data of a Specific Entry:** This example reads the data section of a spec entry. The bit order indicated in the data field in figure 3.14 (2) is read. R0 specifies the

and the data section of a selected entry is read to R1.

```
Way 3
; R0=H'F300 4300
                   VPN(16-12)=B'0 0100
; MOV.L @R0,R1
```

#### 3.7 **Usage Note**

MOV.L R0,@R1

#### 3.7.1 Use of Instructions Manipulating MD and BL Bits in SR

Instructions that manipulate the MD or BL bit in register SR (the LDC Rm, SR instruc-@Rm+, SR instruction, and RTE instruction) and the following instruction, or the LD instruction, should be used with the TLB disabled or in a fixed physical address space P2 space).

VPN is not initialized by a power-on reset or a manual reset. Therefore, two or more V the same values in a single entry. When an entry in this state is registered to way 3, for the state of that entry in the TLB address array becomes as shown below. As a result, the VPN exists in both way 0 and way 3, and condition 2 above is satisfied.

After reset				After re	gistered to	way 3
WAY	VPN	V		WAY	VPN	V
0	12345	0	-	0	12345	0
3	12345	0		3	12345	1

A condition may also be satisfied when the TLB is handled by software. For example, in the TLB address array is registered to way 3 after way 0 is disabled (V bit is changed 0), the state of that entry becomes as shown below. Similar to the above case, the same in both way 0 and way 3, and condition 2 above is satisfied.

After v	way 0 is dis	sabled		After re	gistered to	way 3
WAY	VPN	V		WAY	VPN	V
0	12345	0	<b>→</b>	0	12345	0
3	11111	0		3	12345	1

To avoid this failure, take the following two countermeasures.

- 1. After a reset, initialize the upper four bits in VPN to 1 for all entries in the TLB add until the AT bit in MMUCR is set to 1.
- 2. When disabling a way in the TLB address array, in addition to clearing the V bit to the upper four bits in VPN to 1.

These countermeasures will prevent VPN from being a target of address translation. Accondition 3 is not satisfied, and this failure can be avoided.

Rev. 5.00 May 29, 2006 page 80 of 698 REJ09B0146-0500


the executing instruction. Here, all exceptions other than resets and interrupts will be a general exceptions. There are thus three types of exceptions: resets, general exception interrupts.

# 4.1.1 Exception Processing Flow

In exception processing, the contents of the program counter (PC) and status register (saved in the saved program counter (SPC) and saved status register (SSR), respectivel execution of the exception handler is invoked from a vector address. The return from handler (RTE) instruction is issued by the exception handler routine at the completion routine, restoring the contents of the PC and SR to return to the processor state at the interruption and the address where the exception occurred.

A basic exception processing sequence consists of the following operations:

- 1. The contents of the PC and SR are saved in the SPC and SSR, respectively.
- 2. The block (BL) bit in SR is set to 1, masking any subsequent exceptions.
- 3. The mode (MD) bit in SR is set to 1 to place the SH7706 in the privileged mode.
- 4. The register bank (RB) bit in SR is set to 1.
- 5. An exception code identifying the exception event is written to bits 11 to 0 of the event (EXPEVT) or interrupt event (INTEVT and INTEVT2) register.
- 6. Instruction execution jumps to the designated exception processing vector address the handler routine.



the relationship between the vector base address, the vector offset, and the vector table.

Figure 4.1 Vector Addresses

In table 4.1, exceptions and their vector addresses are listed by exception type, instruction completion state, relative acceptance priority, relative order of occurrence within an insexecution sequence and vector addresses for exceptions and their vector addresses.

**Table 4.1 Exception Event Vectors** 

Exception Type	Current Instruction	Exception Event	Priority*1	Exception Order	Vector Address
Reset	Aborted	Power-on	1	_	H'A00000000 -
		Manual reset	1		H'A00000000 -
		H-UDI reset	1	_	H'A00000000 -
General exception	Aborted and retried	CPU Address error (instruction access)	2	1	
events		TLB miss (instruction access)	2	2	_
		TLB invalid (instruction access)	2	3	

Rev. 5.00 May 29, 2006 page 82 of 698 REJ09B0146-0500



		(data access)	2	6	_	
		TLB miss (data access not in repeat loop)	2	7	_	
		TLB invalid (data access)	2	8	_	
		TLB protection violation (data access)	2	9	_	
		Initial page write	2	10	_	
	Completed	Unconditional trap (TRAPA instruction)	2	5	_	
		User breakpoint trap	2	n*2	_	
		DMA address error	2	12	_	
General	Completed	Nonmaskable interrupt	3	_	_	
interrupt requests		External hardware interrupt		_	_	

H-UDI interrupt

module interrupts (see section 6, Interrupt Controller (INTC)).

# 4.1.3 Acceptance of Exceptions

Processor resets and interrupts are asynchronous events unrelated to the instruction struction exception events are prioritized to establish an acceptance order whenever two or mor events occur simultaneously. If a power-on reset and manual reset occur simultaneous power-on reset takes precedence.

Notes: 1. Priorities are indicated from high to low, 1 being highest and 4 being lowes:

The user defines the break point traps. 1 is a break point before instruction and 11 is a break point after instruction execution. For an operand break point.
 Use software to specify relative priorities of external hardware interrupts an



4\*3




Figure 4.2 Example of Acceptance Order of General Exceptions

Rev. 5.00 May 29, 2006 page 84 of 698 REJ09B0146-0500



# 4.1.4 Exception Codes

Table 4.2 lists the exception codes written to bits 11 to 0 of the EXPEVT register for general exceptions or the INTEVT and INTEVT2 registers for general interrupt reque identify each specific exception event. An additional exception register, the TRAPA (register, is used to hold the 8-bit immediate data in an unconditional trap (TRAPA instable).

**Exception Event** 

**Table 4.2** Exception Codes

**Exception Type** 

	•	•
Reset	Power-on reset	H'000
	Manual reset	H'020
	H-UDI reset	H'000
General exception events	TLB miss/invalid exception (load)	H'040
	TLB miss/invalid exception (store)	H'060
	Initial page write exception	H'080
	TLB protection exception (load)	H'0A0
	TLB protection exception (store)	H'0C0
	CPU Address error (load)	H'0E0
	CPU Address error (store)	H'100
	Unconditional trap (TRAPA instruction)	H'160
	Reserved instruction code exception	H'180
	Illegal slot instruction exception	H'1A0
	User breakpoint trap	H'1E0
	DMA address error	H'5C0

Except

IRL3-IRL0 = 0011
IRL3-IRL0 = 0100
IRL3-IRL0 = 0101
IRL3-IRL0 = 0110
IRL3-IRL0 = 0111
IRL3-IRL0 = 1000
IRL3-IRL0 = 1001
IRL3-IRL0 = 1010
IRL3-IRL0 = 1011
IRL3-IRL0 = 1100
IRL3-IRL0 = 1101

H'260

H'280

H'2A0

H'2C0

H'2E0

H'300

H'320

H'340

H'360

H'380

H'3A0

H'3C0

Note: Exception codes H'120, H'140, and H'3E0 are reserved.

#### 4.1.5 **Exception Request and BL Bit**

to their post-reset state, other module registers retain their contents prior to the general and a branch is made to the same address (H'A0000000) as for a reset.

If a general exception event occurs when the BL bit in SR is 1, the CPU's internal regis

IRL3-IRL0 = 1110

If a general interrupt occurs when BL = 1, the request is masked (held pending) and no until the BL bit is cleared to 0 by software. For reentrant exception processing, the SPC must be saved and the BL bit in SR cleared to 0.

#### 4.1.6 **Returning from Exception Processing**

The RTE instruction is used to return from exception processing. When RTE is execute value is set in the PC, and the SSR value in SR, and the return from exception processi performed by branching to the SPC address.

Rev. 5.00 May 29, 2006 page 86 of 698 REJ09B0146-0500



There are following four registers related to exception processing. Registers with under values (TRAPA exception register, Interrupt event register, and Interrupt event register be initialized by software. Refer to section 23, List of Registers, for more details of the

- Exception event register (EXPEVT)
- Interrupt event register (INTEVT)

and access sizes.

- Interrupt event register 2 (INTEVT2)
- TRAPA exception register (TRA)

# 4.2.1 Exception Event Register (EXPEVT)

The exception event register (EXPEVT) contains a 12-bit exception code. The except in EXPEVT is that for a reset or general exception event. The exception code is set au by hardware when an exception occurs. EXPEVT can also be modified by software.

Bit	Bit Name	Initial Value	R/W	Description
31 to 12	_	All 0	R	Reserved
				These bits are always read write value should always b
11 to 0	_	*	R/W	12-bit exception code

Note: \* H'0000 is set in a power-on reset, and H'020 in a manual reset.

				These bits are always read as 0. The write should always be 0.
11 to 0	_	_	R/W	12-bit interrupt exception code or a code in the interrupt priority

Reserved

R

# **4.2.3** Interrupt Event Register 2 (INTEVT2)

when an exception occurs.

All 0

31 to 12 —

The interrupt event register 2 (INTEVT2) contains a 12-bit exception code. The except in INTEVT2 is that for an interrupt request. The exception code is set automatically by

	_			
Bit	Bit Name	Initial Value	R/W	Description
31 to 12	_	All 0	R	Reserved
				These bits are always read as 0. The writ should always be 0.
11 to 0	_	_	R/W	12-bit exception code

				should always be 0.
9 to 2	imm	_	R/W	8-bit immediate data
1, 0	_	All 0	R	Reserved These bits are always read as 0. The wri should always be 0.

# 4.3 Operation

### **4.3.1** Reset

The reset sequence is used to power up or restart the SH7706 from the initialization st RESETP signal and RESETM signal are sampled every clock cycle, and in the case o reset, all processing being executed (excluding the RTC) is suspended, all unfinished canceled, and reset processing is executed immediately. In the case of a manual reset, reset processing is executed after memory access in progress is completed. The reset sconsists of the following operations:

- 1. The MD bit in SR is set to 1 to place the SH7706 in privileged mode.
- 2. The BL bit in SR is set to 1, masking any subsequent exceptions.
- 3. The RB bit in SR is set to 1.
- 4. An encoded value of H'000 in a power-on reset or H'020 in a manual reset is writte to 0 of the EXPEVT register to identify the exception event.
- 5. Instruction execution jumps to the user-written exception handler at address H'A0

- 4. The RB bit in SR is set to 1.
  - INTEVT2 registers. 6. Instruction execution jumps to the vector location designated by the sum of the value

5. An encoded value identifying the exception event is written to bits 11 to 0 of the IN

contents of the VBR and H'00000600 to invoke the exception handler.

### 4.3.3 **General Exceptions**

When the SH7706 encounters any exception condition other than a reset or interrupt re executes the following operations:

- 1. The contents of the PC and SR are saved in the SPC and SSR, respectively.
- 3. The MD bit in SR is set to 1 to place the SH7706 in privileged mode.

2. The BL bit in SR is set to 1, masking any subsequent exceptions.

- 4. The RB bit in SR is set to 1.
- 5. An encoded value identifying the exception event is written to bits 11 to 0 of the EX register. 6. Instruction execution jumps to the vector location designated by either the sum of the
- base address and offset H'00000400 in the vector table in a TLB miss trap, or by the vector base address and offset H'00000100 for exceptions other than TLB miss trap the exception handler.

- Conditions: RESETP low
  - Operations: EXPEVT set to H'000, VBR and SR initialized, branch to PC = H' Initialization sets the VBR register to H'0000000. In SR, the MD, RB and BL 1 1 and the interrupt mask bits (I3 to I0) are set to B'1111. The CPU and on-chip
    - modules are initialized. For details, refer to section 23, List of Registers. A povential must always be performed when powering on.

A high level is output from the STATUS0 and STATUS1 pins.

- Conditions: RESETM low

Manual Reset

- Operations: EXPEVT set to H'020, VBR and SR initialized, branch to PC = H' Initialization sets the VBR register to H'0000000. In SR, the MD, RB, and BL
  - to 1 and the interrupt mask bits (I3 to I0) are set to B'1111. The CPU and on-cl supporting modules are initialized. For details, refer to section 23, List of Regi A high level is output from the STATUS0 and STATUS1 pins.
- H-UDI Reset
- - Conditions: H-UDI reset command input (see section 21, User Debugging Inte
- - UDI))
  - - Operations: EXPEVT set to H'000, VBR and SR initialized, branch to PC = H'
  - Initialization sets the VBR register to H'0000000. In SR, the MD, RB and BL I

  - 1 and the interrupt mask bits (I3 to I0) are set to B'1111. The CPU and on-chip
  - modules are initialized. For details, refer to section 23, List of Registers.

### 4.4.2 General Exceptions

- TLB miss exception
  - Conditions: Comparison of TLB addresses shows no address match
  - corresponding virtual page number (22 bits) is set in PTEH (31 to 10). The ASI indicates the ASID at the time the exception occurred. The RC bit in MMUCR is incremented by one when all ways are valid, or way-0 is set to the RC with top when there is invalid way.

— Operations: The virtual address (32 bits) that caused the exception is set in TEA

The PC and SR of the instruction that generated the exception are saved to the SPC respectively. If the exception occurred during a read, H'040 is set in EXPEVT; if th occurred during a write, H'060 is set in EXPEVT. The BL, MD and RB bits in SR  $\alpha$  and a branch occurs to PC = VBR + H'0400.

To speed up TLB miss processing, the offset differs from other exceptions.

- TLB invalid exception
  - Conditions: Comparison of TLB addresses shows address match but V = 0.
  - Operations: The virtual address (32 bits) that caused the exception is set in TEA corresponding virtual page number (22 bits) is set in PTEH (31 to 10). The ASI indicates the ASID at the time the exception occurred. The way that generated the exception is set in the RC bits in MMUCR.

The PC and SR of the instruction that generated the exception are saved in the SPC respectively. If the exception occurred during a read, H'040 is set in EXPEVT; if th occurred during a write, H'060 is set in EXPEVT. The BL, MD, and RB bits in SR and a branch occurs to PC = VBR + H'0100.

Rev. 5.00 May 29, 2006 page 92 of 698

REJ09B0146-0500

respectively. H'080 is set in EXPEVT. The BL, MD, and RB bits in SR are set to branch occurs in PC = VBR + H'0100.

## TLB protection exception

— Conditions: When a hit access violates the TLB protection information (PR bit below:

PR	Privileged mode	User mode
00	Only read enabled	No access
01	Read/write enabled	No access
10	Only read enabled	Only read enabled
11	Read/write enabled	Read/write enabled

— Operations: The virtual address (32 bits) that caused the exception is set in TE. corresponding virtual page number (22 bits) is set in PTEH (31 to 10). The AS indicates the ASID at the time the exception occurred. The way that generated exception is set in the RC bits in MMUCR.

The PC and SR of the instruction that generated the exception are saved to the SPO respectively. If the exception occurred during a read, H'0A0 is set in EXPEVT; if

occurred during a write, H'0C0 is set in EXPEVT. The BL, MD, and RB bits in SI and a branch occurs to PC = VBR + H'0100.

# Address error

- Conditions: When corresponded to the following items.
- A. Instruction fetch from odd address (4n + 1, 4n + 3)
- B. Word data accessed from addresses other than word boundaries (4n + 1, 4n + 3)
- 4n + 3

C. Longword accessed from addresses other than longword boundaries (4n + 1, 4

D. Virtual space accessed in user mode in the area H'80000000 to H'FFFFFFF.

- Conditions: TRAPA instruction executed
  - Operations: The exception is a processing-completion type, so the PC of the ins
  - after the TRAPA instruction is saved to the SPC. SR from the time when the TF instruction was executing is saved to SSR. The 8-bit immediate value in the TR

instruction is quadrupled and set in TRA (9 to 0). H'160 is set in EXPEVT. The and RB bits in SR are set to 1 and a branch occurs to PC = VBR + H'0100.

- General illegal instruction exception
- Conditions: When corresponded to the following items.
- A. When undefined code not in a delay slot is decoded
  - Delay branch instructions: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE, B7
  - Undefined instruction: H'Fxxx.(In the case of SR.CL = 1, the value should be
- B'1111111xxxxxxxxxxxx.)
- B. When a privileged instruction not in a delay slot is decoded in user mode
- Privileged instructions: LDC, STC, RTE, LDTLB, SLEEP; instructions that acc with LDC/STC are not privileged instructions.

— Operations: The PC and SR of the instruction that generated the exception are s. SPC and SSR, respectively. H'180 is set in EXPEVT. The BL, MD, and RB bits set to 1 and a branch occurs to PC = VBR + H'0100. When an undefined instruc

- than H'Fxxx is decoded, operation cannot be guaranteed. • Illegal slot instruction exception
- Conditions: When corresponded to the following items.
  - A. When undefined code in a delay slot is decoded

    - Delay branch instructions: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE, BT Undefined instruction: H'Fxxx. (In the case of SR.CL = 1, the value should be
  - B. When an instruction that rewrites the PC in a delay slot is decoded
    - - Instructions that rewrite the PC: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RT BT/S, BF/S, TRAPA, LDC Rm, SR, LDC.L @Rm+, SR

Rev. 5.00 May 29, 2006 page 94 of 698 REJ09B0146-0500

- User break point trap — Conditions: When a break condition set in the user break point controller is sat
  - Operations: When a post-execution break occurs, the PC of the instruction imm
    - after the instruction that set the break point is set in the SPC. If a pre-execution occurs, the PC of the instruction that set the break point is set in the SPC. SR v
      - break occurs is set in SSR. H'1E0 is set in EXPEVT. The BL, MD, and RB bit set to 1 and a branch occurs to PC = VBR + H'0100. See section 7, User Break for more information.
    - DMA Address error
      - Conditions: When corresponded to the following items.
      - A. Word data accessed from addresses other than word boundaries (4n + 1, 4n + 3)
      - B. Longword accessed from addresses other than longword boundaries (4n + 1, 4)
      - 4n + 3) — Operations: The PC of the instruction immediately after the instruction execute exception occurs is saved to the SPC. SR when the exception occurs is saved to H'5C0 is set in EXPEVT. The BL, MD, and RB bits in SR are set to 1 and a br

#### 4.4.3 **Interrupts**

- NMI
  - Conditions: NMI pin edge detection

to PC = VBR + H'0100.

- Operations: The PC and SR after the instruction that receives the interrupt are SPC and SSR, respectively. H'01C0 is set to INTEVT and INTEVT2. The BL,
  - RB bits of the SR are set to 1 and a branch occurs to PC = VBR + H'0600. Thi
    - not masked by SR.IMASK and received with top priority when the SR's BL bi When the BL bit is 1, the interrupt is masked. When BLMSK in ICRI is a logic not masked when BLMSK in ICRI is a logic one. See section 6, Interrupt Cont (INTC), for more information.

not set in the interrupt mask bit of SR. See section 6, Interrupt Controller (INTC information.

# IRQ Pin Interrupts

priority level and the BL bit in SR is 0. The interrupt is accepted at an instructio boundary.
— Operations: The PC after the instruction that accepts the interrupt is saved to the

— Conditions: IRQ pin is asserted and the interrupt mask bit of SR is lower than the

SR at the point the interrupt is accepted is saved to the SSR. The code correspondinterrupt source is set to INTEVT and INTEVT2. The BL, MD, and RB bits of set to 1 and a branch occurs to VBR + H'0600. The received level is not set to the mask bit of SR. See section 6, Interrupt Controller (INTC), for more information

# • On-Chip Peripheral Module Interrupts

for more information.

- Conditions: The interrupt mask bit of SR is lower than the on-chip peripheral m
  (TMU, RTC, SCI0, SCI2, A/D, LCDC, PCC, DMAC, WDT, REF) interrupt lev
  BL bit in SR is 0. The interrupt is accepted at an instruction boundary.
  - Operations: The PC after the instruction that accepts the interrupt is saved to the SR at the point the interrupt is accepted is saved to the SSR. The code correspondinterrupt source is set to INTEVT and INTEVT2. The BL, MD, and RB bits of set to 1 and a branch occurs to VBR + H'0600. See section 6, Interrupt Controlled.
- H-UDI Interrupt
- Conditions: H-UDI interrupt command is input (see section 21.4.4, H-UDI Interrupt)
  - the interrupt mask bit of SR is lower than 15 and the BL bit in SR is 0. The interaccepted at an instruction boundary.
    Operations: The PC after the instruction that accepts the interrupt is saved to the
  - Operations: The PC after the instruction that accepts the interrupt is saved to the SR at the point the interrupt is accepted is saved to the SSR. H'5E0 is set to INT INTEVT2. The BL, MD, and RB bits of the SR are set to 1 and a branch occurs

H'0600. See section 6, Interrupt Controller (INTC), for more information.

Rev. 5.00 May 29, 2006 page 96 of 698 REJ09B0146-0500

— Interrupt: Acceptance is suppressed until the BL bit in SR is set to 0 by softwa a request and the reception conditions are satisfied, the interrupt is accepted af execution of the instruction that sets the BL bit in SR to 0. During the sleep or mode, however, the interrupt will be accepted even when the BL bit in SR is 1

Operation when exception of interrupt occurs while SR.DL = 1

- NMI is accepted when BLMSK in ICR1 is 1. — Exception: No user break point trap will occur even when the break conditions When one of the other exceptions occurs, a branch is made to the fixed address (H'A0000000). In this case, the values of the EXPEVT, SPC, and SSR register
- undefined. Differently from general reset processing, no signal is output from STATUSO STATUS1.
- SPC when an Exception Occurs: The PC saved to the SPC when an exception occ shown below:
- Re-executing-type exceptions: The PC of the instruction that caused the exceptions the SPC and re-executed after return from exception processing. If the exception in a delay slot, however, the PC of the immediately prior delayed branch instru
  - in the SPC. If the condition of the conditional delayed branch instruction is not the delay slot PC is set in SPC. — Completed-type exceptions and interrupts: The PC of the instruction after the caused the exception is set in the SPC. If the exception was caused by a delayer

conditional instruction, however, the branch destination PC is set in SPC. If the of the conditional delayed branch instruction is not satisfied, the delay slot PC

- SPC. Initial register values after reset
- Undefined registers
  - R0 BANK0/1 to R7 BANK0/1, R8 to R15, GBR, SPC, SSR, MACH, MACL
  - Initialized registers
  - VBR = H'000000000

instruction. This occurrence will be identified as multiple exceptions, and may initia processing.

Rev. 5.00 May 29, 2006 page 98 of 698 REJ09B0146-0500

- LRU replacing algorithm
- 1-stage write-back buffer
- A maximum of two ways lockable

#### 5.1.1 **Cache Structure**

The cache uses a 4-way set associative system. It is composed of four ways (banks), e is divided into an address section and a data section. Each of the address and data sect divided into 256 entries. The data section of the entry is called a line. Each line consist bytes (4 bytes  $\times$  4). The data capacity per way is 4 kbytes (16 bytes  $\times$  256 entries), wi 16 kbytes in the cache as a whole (4 ways). Figure 5.1 shows the cache structure.




Figure 5.1 Cache Structure

Rev. 5.00 May 29, 2006 pa

REJ09



The V and U bits are initialized to 0 by a power-on reset, but are not initialized by a match tag address is not initialized by either a power-on or manual reset.

**Data Array:** Holds a 16-byte instruction or data. Entries are registered in the cache in (16 bytes). The data array is not initialized by a power-on or manual reset.

**LRU:** With the 4-way set associative system, up to four instructions or data with the sa address (address bits 11 to 4) can be registered in the cache. When an entry is registered bits show which of the four ways it is recorded in. There are six LRU bits, controlled be A least recently used (LRU) algorithm, which selects the way that has been used least reused to select the way.

The LRU bits also indicate the way to be replaced when a cache miss occurs. Table 5.1

relationship between the LRU bits and the way to be replaced when cache locking mec disabled. (For details on the case when cache locking mechanism is enabled, see sectio Cache Control Register 2 (CCR2)). If a bit pattern other than those listed in table 5.1 is LRU bits by software, the cache will not function correctly. When modifying the LRU software, set one of the patterns listed in table 5.1.

The LRU bits are initialized to B'000000 by a power on reset, but are not initialized by reset.

### Table 5.1 LRU and Way Replacement

LRU (5 to 0)	Way to be Replaced (wh locking mechanism is di
000000, 000100, 010100, 100000, 110000, 110100	3
000001, 000011, 001011, 100001, 101001, 101011	2
000110, 000111, 001111, 010110, 011110, 011111	1
111000, 111001, 111011, 111100, 111110, 111111	0

Rev. 5.00 May 29, 2006 page 100 of 698 REJ09B0146-0500

### 5.2.1 Cache Control Register (CCR)

The cache is enabled or disabled using the CE bit of the cache control register (CCR). has a CF bit (which invalidates all cache entries), and a WT and CB bits (which select through mode or write-back mode). Programs that change the contents of the CCR reg be placed in address space that is not cached.

Bit Name Initial Value R/W Description

Bit	Bit Name	Initial Value	R/W	Description
31 to 4	_	All 0	R	Reserved
				These bits are always read as 0. The writ should always be 0.
3	CF	0	R	Cache Flash
				When 1 is set, the V, U and LRU bits of a entries are cleared to 0 (flush).
				This bit is always read as 0. Write-back to memory is not performed when the cache
2	СВ	0	R/W	Cache Write-back
				Indicates the cache's operating mode for
				0: Write-through mode
				1: Write-back mode
1	WT	0	R/W	Write through
				Indicates the cache's operating mode for and P3.
				0: Write-back mode
				1: Write-through mode
0	CE	0	R/W	Cache enable
				Indicates whether to use the cache function
				0: Cache not used

1: Cache used

Rev. 5.00 May 29, 2006 pag

REJ09

relationship between each bit setting and the way to be replaced when the prefetch instr executed. On the other hand, if a cache hit occurs during prefetch instruction (PREF) ex data is loaded into the cache and entries that have been valid in the cache are maintaine instance, if one line size of data pointed by Rn exists at way 0, and if the prefetch instru executed while the cache lock, W3LOAD, and W3LOCK are set to 1s, a cache hit occu

is not brought to way 3.

**Bit Name** 

Bit

When a cache is accessed by other than the prefetch instruction in cache locking mode, to be replaced are controlled by the W3LOCK and W2LOCK bit settings. Table 5.3 sho relationship between CCR2 bit settings and the way to be replaced.

A program to modify the CCR2 contents should be placed at an address area whose dat cached.

Description

R/W

**Initial Value** 

31 to 10	_	All 0	R	Reserved
				These bits are always read as 0. The wr should always be 0.
9	W3LOAD	0	W	W3LOAD: Way 3 load
8	W3LOCK	0	W	W3LOCK: Way 3 Lock
				When W3LOACK = 1 & W3LOAD = 1 & 1, the prefetched data will always be loa Way3. In all other conditions, the prefetch will be loaded into the way pointed by LF
7 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The wr should always be 0.

Rev. 5.00 May 29, 2006 page 102 of 698 REJ09B0146-0500

Whenever CCR2 bit 8 (W3LOCK) or bit 0 (W2LOCK) is high level the cache is lock

locked data will not be overwritten unless W3LOCK bit and W2LOCK bit are reset or condition during cache locking mode watches. During cache locking mode, the LRU is

Table 5.2 Way to be Replaced when Cache Miss Occurs during PREF Instruc **Execution** 

CL bit	W3LOAD	W3LOCK	W2LOAD	W2LOCK	Way to be Replaced
0	*	*	*	*	According to LRU (table
1	*	0	*	0	According to LRU (table
1	*	0	0	1	According to LRU (table
1	0	1	*	0	According to LRU (table
1	0	1	0	1	According to LRU (table
1	0	*	1	1	Way 2
1	1	1	0	*	Way 3
	- D 1				

Legend: \* Don't care

will be replaced by tables 5.4 to 5.6.

Note: Do not set 1 into W2LOAD and W3LOAD at the same time.

1	*	1	*	1	According to LRU (table
Legend:	: * Don't	t care			
Note:	Do not set	t 1 into W2LOA	AD and W3I	LOAD at the	same time.
Table 5	.4 LRI	U and Way Re	placement	i (When W2)	LOCK = 1)
LRU (5	to 0)				Way to be R
000000	, 000001,	000100, 01010	00, 100000	, 100001, 110	0000, 110100 3
000011	, 000110,	000111, 00101	11, 001111	, 010110, 011	1110, 011111 1
101001	, 101011,	111000, 11100	01, 111011	, 111100, 111	1110, 111111 0
Table 5	.5 LRI	U and Way Re	eplacement	t (When W3)	LOCK = 1)
LRU (5	to 0)				Way to be R
000000	, 000001,	000011, 00101	11, 100000	, 100001, 101	1001, 101011 2
000100	, 000110,	000111, 00111	11, 010100	, 010110, 01	1110, 011111 1
110000	, 110100,	111000, 11100	01, 111011	, 111100, 11	1110, 111111 0
Table 5	.6 LRI	J and Way Re	eplacement	t (When W2)	LOCK = 1 and W3LOCK = 1
LRU (5	to 0)				Way to be R
		000011, 00010		, 000111, 001	1011, 001111, 1
		011110, 01111			
		101001, 10101 111110, 11111		, 110100, 111	1000, 111001, 0

Rev. 5.00 May 29, 2006 page 104 of 698 REJ09B0146-0500

Entries are selected using bits 11 to 4 of the address (virtual) of the access to memory address tag of that entry is read. In parallel to reading of the address tag, the virtual ad translated to a physical address in the MMU. The physical address after translation an physical address read from the address section are compared. The address comparison ways. When the comparison shows a match and the selected entry is valid (V = 1), a c occurs. When the comparison does not show a match or the selected entry is not valid cache miss occurs.

Rev. 5.00 May 29, 2006 pag

REJ09




Figure 5.2 Cache Search Scheme (Normal Mode)

#### 5.3.2 Read Access

**Read Hit:** In a read access, instructions and data are transferred from the cache to the CLRU is updated.

**Read Miss:** An external bus cycle starts and the entry is updated. The way replaced is table 5.3. Entries are updated in 16-byte units. When the desired instruction or data that miss is loaded from external memory to the cache, the instruction or data is transferred in parallel with being loaded to the cache. When it is loaded in the cache, the U bit is cland the V bit is set to 1.

Rev. 5.00 May 29, 2006 page 106 of 698 REJ09B0146-0500

#### 5.5.4 Write Access

**Write Hit:** In a write access in the write-back mode, the data is written to the cache a of the entry written is set to 1. Writing occurs only to the cache; no external memory issued. In the write-through mode, the data is written to the cache and an external mer cycle is issued.

**Write Miss:** In the write-back mode, an external write cycle starts when a write miss the entry is updated. The way to be replaced is shown in table 5.3. When the U bit of the replaced is 1, the cache fill cycle starts after the entry is transferred to the write-back. The write-back unit is 16 bytes. Data is written to the cache and the U bit and V bit are After the cache completes its fill cycle, the write-back buffer writes back the entry to the write-through mode, no write to cache occurs in a write miss; the write is only the external memory.

# 5.3.5 Write-Back Buffer

When the U bit of the entry to be replaced in the write-back mode is 1, it must be write the external memory. To increase performance, the entry to be replaced is first transfe write-back buffer and fetching of new entries to the cache takes priority over writing lexternal memory. After fetching of new entries to the cache is completed, the data in back buffer is write back to the external memory. During the write back cycles, the ca accessed. The write-back buffer can hold one line of the cache data (16 bytes) and its

PA (31 to 4) Longword 0 Longword 1 Longword 2 Longword 3

PA (31 to 4): Physical address written to external memory Longword 0 to 3: The line of cache data to be written to

external memory

address. Figure 5.3 shows the configuration of the write-back buffer.

Figure 5.3 Write-Back Buffer Configuration

Rev. 5.00 May 29, 2006 pag REJ0



#### 5.4 Memory-Mapped Cache

To allow software management of the cache, cache contents can be read and written by MOV instructions in the privileged mode. The cache is mapped onto the P4 area in virt space. The address array is mapped onto addresses H'F0000000 to H'F0FFFFFF, and the array onto addresses H'F1000000 to H'F1FFFFFF. Only longword can be used as the array and data array, and instruction fetches cannot be performed.

# 5.4.1 Address Array

The address array is mapped onto H'F0000000 to H'F0FFFFFF. To access an address a 32-bit address field (for read/write accesses) and 32-bit data field (for write accesses) in specified. The address field specifies information for selecting the entry to be accessed field specifies the tag address, V bit, U bit, and LRU bits to be written to the address ar 5.4 (1)).

In the address field, specify the entry address for selecting the entry (bits 11 to 4), W for the way (bits 13 and 12: 00 is way 0, 01 is way 1, 10 is way 2, and 11 is way 3), A for sthe associative operation (bit 3), and H'F0 to indicate address array access (bits 31 to 24. In data field, specify the tag address (bits 31 to 10), LRU bits (bits 9 to 4), U bit (bit 1).

(bit 0). Upper three bits of the tag address (bits 31 to 29) should always be 0.

The following three operations are enabled for the address array.

**Address Array Read:** Read the tag address, LRU bits, U bit, and V bit of the entry spetthe entry address and the way number. When reading, no associative operation is perforegardless of the value of the associative bit (bit A) specified in the address.

**Address Array Write (without associative operation):** Write the tag address, LRU b and V bit specified in the data field to the entry specified by the entry address and the v number. The associative bit (bit A) should be 0. If data is written to the cache line in w

V bits are set to 1, the cache line is written back, and then the tag address, LRU bits, U

Rev. 5.00 May 29, 2006 page 108 of 698

REJ09B0146-0500

?r

entry is 1, write back is occurs. However, when 0 is written to the V bit, 0 must also be the U bit of that entry.

# 5.4.2 Data Array

The data array is mapped onto H'F1000000 to H'F1FFFFFF. To access a data array, the address field (for read/write accesses) and 32-bit data field (for write accesses) must be The address field specifies information for selecting the entry to be accessed; the data specifies the longword data to be written to the data array.

In the address field, specify the entry address for selecting the entry (bits 11 to 4), L in

longword position within the (16-byte) line (bits 3 and 2: 00 is longword 0, 01 is long longword 2, and 11 is longword 3), W for selecting the way (bits 13 and 12: 00 is way 1, 10 is way 2, and 11 is way 3), and HF1 to indicate data array access (bits 31 to 24)

The access size of the data array is fixed at longword, so 00 should be specified to bits

the address field.

The following two operations are enabled for data array. However, information of the

array is not changed by the following operations.

Data Array Read: Reads data specified by L (bits 3 and 2) in the address field from the second sec

specified by the entry address and the way number.

Data Array Write: Writes a longword data specified by the data field to the position

**Data Array Write:** Writes a longword data specified by the data field to the position L (bits 3 and 2) in the address field from the entry specified by the entry address and t number.

	31	24	23	14	13	12	11		4	3	2	
	1111 0	000	*	*	W	′		Entry add	dress	Α	*	(
Data	a specifica	ation (b	ooth read	and w	rite a	ccess	es)					
	313029						10	9	4	3	2	
	0 0 0	Ad	dress tag	g (28–1	0)			LRU	J	X	Х	
	a array ac ress spec 31 1111 0	ificatio		14	rrite a	12	11	Entry add	4 dress	3	2 L	1 0
Data	a specifica	ation										
	31											
					Lo	ngwo	rd					
	l: r read, do l't care	n't car	e for writ	e								

Figure 5.4 Specifying Address and Data for Memory-Mapped Cache Acc

Rev. 5.00 May 29, 2006 page 110 of 698 REJ09B0146-0500

```
; R1=H'F000 0088; address array access, entry=B'0000 1000, A=1
;
MOV.L R0,@R1
```

2. Reading the Data of a Specific Entry

This example reads the data section of a specific cache entry. The longword indicadata field of the data array in figure 5.6 is read to the register.

```
; R1=H'F100 004C; data array access, entry=B'0000 0100, Way=0, ; longword address=3
```

MOV.L @R0,R1; Longword 3 is read.

Rev. 5.00 May 29, 2006 page 112 of 698 REJ09B0146-0500

## INTC has the following features:

- 16 levels of interrupt priority can be set: By setting the five interrupt-priority regis priorities of on-chip peripheral module, IRQ interrupts can be selected from 16 levindividual request sources.
- NMI noise canceler function: NMI input-level bit indicates NMI pin states. By rea
  in the interrupt exception service routine, the pin state can be checked, enabling it
  a noise canceler.
- External devices can be notified that an interrupt has been received (IRQOUT): WSH7706 has released the bus right, the external bus master can be notified that an interrupt, an on-chip peripheral module interrupt or a memory refresh request has enabling this LSI to request the bus right.




Figure 6.1 INTC Block Diagram

Rev. 5.00 May 29, 2006 page 114 of 698

REJ09B0146-0500



Interrupt input pins	IRQ5 to IRQ0 IRL3 to IRL0	I	Interrupt request signal inp (Maskable by interrupt ma SR)
Interrupt request output pin	ĪRQOUT	0	Output of signal that notified devices that an interrupt somemory refresh has occur

#### 6.3 **Interrupt Sources**

There are 4 types of interrupt sources: NMI, IRQ, IRL, and on-chip peripheral module priority of each interrupt is indicated by a priority level value (16 to 0), with level 16 a highest and level 1 as the lowest. When level 0 is set, the interrupt is masked and inter requests are ignored.

#### 6.3.1 **NMI Interrupts**

register (SR).

control register (ICR1) is 1 or the BL bit of the status register (SR) is 0, NMI interrup accepted when the MAI bit of the ICR1 register is 0. NMI interrupts are edge-detected software standby mode, the interrupt is accepted regardless of the BL. The NMI edge (NMIE) in the interrupt control register 0 (ICR0) is used to select either the rising or f When the NMIE bit of the ICR0 register is changed, the NMI interrupt is not detected cycles after changing the ICR0. NMIE to avoid a false detection of the NMI interrupt.

interrupt exception processing does not affect the interrupt mask level bits (I3 to I0) in

The NMI interrupt has the highest priority level of 16. When the BLMSK bit of the in

When the BL bit is 1 and the BLMSK bit of the ICR1 register is set to 1, only NMI in accepted and the SPC register and SSR register are updated by the NMI interrupt hand it impossible to return to the original processing from exception processing initiated p NMI. Use should therefore be restricted to cases where return is not necessary.

Rev. 5.00 May 29, 2006 pag



which using edge-sching for the interrupts, elear the interrupt source by having softw from the corresponding bit in IRRO, then write 0 to the bit. It is not necessary to clear the when using level-sensing. Instead, the pin corresponding to the interrupt request must be high.

pin states. To prevent this, rewrite the register while interrupts are masked, then release after clearing the illegal interrupt by writing 0 to interrupt request register 0 (IRR0). It is necessary for an edge input interrupt detection to input a pulse width more than tw

When the ICR1 register is rewritten, IRQ interrupts may be mistakenly detected, depen

width by peripheral clock ( $P\phi$ ) basis.

In level detection, keep the level until the CPU accepts an interrupt and starts the interr processing.

The interrupt mask bits (I3 to I0) of the status register (SR) are not affected by IRQ into

processing. Interrupts IRQ4 to IRQ0 can wake the chip up from the software standby state when th interrupt level is higher than I3 to I0 in the SR register (but only when the RTC 32-kHz

Notes: When the IRQ is used in edge sensitive, pay attention to the following:

- 1. If an IRO edge is input immediately before the CPU enters standby mode (t between the SLEEP instruction executed by the CPU to high level of STAT
  - STATUS0 becomes high level, an interrupt is detected. 2. If an IRQ edge is input while the frequency is changed by the FRQCR STC
    - the WDT is counting), an interrupt may not be detected. In this case, when a edge is input again after the WDT halts counting, an interrupt is detected.

interrupt may not be detected. In this case, when an IRQ edge is input again

Rev. 5.00 May 29, 2006 page 116 of 698 REJ09B0146-0500

is used).






Figure 6.2 Example of IRL Interrupt Connection

**Interrupt Priority Level** 

Interrupt Reque

No interrupt requ

**IRLO** 

**IRL1** 

**IRL3** 

IRL2

1

1

1

0	0	0	0	15	Level 15 interrup
0	0	0	1	14	Level 14 interrup
0	0	1	0	13	Level 13 interrup
0	0	1	1	12	Level 12 interrup
0	1	0	0	11	Level 11 interrup
0	1	0	1	10	Level 10 interrup
0	1	1	0	9	Level 9 interrupt
0	1	1	1	8	Level 8 interrupt
1	0	0	0	7	Level 7 interrupt
1	0	0	1	6	Level 6 interrupt
1	0	1	0	5	Level 5 interrupt
1	0	1	1	4	Level 4 interrupt
1	1	0	0	3	Level 3 interrupt
1	1	0	1	2	Level 2 interrupt
1	1	1	0	1	Level 1 interrupt

0

Rev. 5.00 May 29, 2006 pag REJ09



However, the priority level can be changed to a higher one.

The interrupt mask bits (I3 to I0) in the status register (SR) are not affected by IRL inte processing.

#### 6.3.4 **On-Chip Peripheral Module Interrupts**

On-chip peripheral module interrupts are generated by the following eight modules:

- Timer unit (TMU)
- Realtime clock (RTC)
- Serial communication interface (SCI, SCIF)
- Bus state controller (BSC)
- Watchdog timer (WDT)
- Direct memory access controller (DMAC)
- A/D converter (ADC)
- User debugging interface (H-UDI)

Not every interrupt source is assigned a different interrupt vector, but sources are reflect interrupt event registers (INTEVT and INTEVT2), so it is easy to identify sources by b with the INTEVT or INTEVT2 register value as an offset.

The priority level (from 0 to 15) can be set for each module except for H-UDI by writing interrupt priority setting registers A, B and E (IPRA, IPRB and IPRE). The priority lev UDI interrupt is 15 (fixed).

The interrupt mask bits (I3 to I0) of the SR are not affected by the on-chip peripheral m interrupt processing.

TMU and RTC interrupts can restore the chip from the software standby state when the interrupt level is higher than I3 to I0 in the SR (but only when the RTC 32-kHz oscillat

Rev. 5.00 May 29, 2006 page 118 of 698 REJ09B0146-0500



priority levels 0 to 15 at will by using the interrupt priority level set to registers A to F IPRE). The order of priority of the on-chip peripheral module, IRQ, and PINT interru zero by RESET.

When the order of priorities for multiple interrupt sources are set to the same level and

interrupts are generated at the same time, they are processed according to the default of in tables 6.3 and 6.4.

**Table 6.3 Interrupt Exception Handling Sources and Priority (IRQ Mode)** 

Interrupt Source		INTEVT Code (INTEVT2 Code)	Interrupt Priority (Initial Value)	IPR (Bit Numbers)	Priority within IP Setting I
NMI		H'1C0 (H'1C0)	16	_	
H-UDI		H'5E0 (H'5E0)	15	_	_
IRQ	IRQ0	H'200 to 3C0* (H'600)	0 to 15 (0)	IPRC (3 to 0)	_

0 to 15 (0)

RENESAS

H'200 to 3C0\* (H'620)

H'200 to 3C0\* (H'640)

H'200 to 3C0\* (H'660)

H'200 to 3C0\* (H'680)

H'200 to 3C0\* (H'6A0)

H'200 to 3C0\* (H'800)

H'200 to 3C0\* (H'820)

H'200 to 3C0\* (H'840)

H'200 to 3C0\* (H'860)

H'200 to 3C0\* (H'900)

H'200 to 3C0\* (H'920)

H'200 to 3C0\* (H'940)

H'200 to 3C0\* (H'960)

IRQ1

IRQ2

IRQ3

IRQ4

IRQ5

DEI0

DEI1

DEI2

DEI3

ERI2

RXI2 BRI2

TXI2

**DMAC** 

**SCIF** 

(SCI2)

Low

High

Low

REJ09

IPRC (7 to 4)

IPRC (11 to 8)

IPRD (3 to 0)

IPRD (7 to 4)

IPRE (7 to 4)

Rev. 5.00 May 29, 2006 pag

IPRC (15 to 12) -

IPRE (15 to 12) High

RTC	ATI	H'480 (H'480)	0 to 15 (0)	IPRA (3 to 0)
	PRI	H'4A0 (H'4A0)		
	CUI	H'4C0 (H'4C0)		
SCI	ERI	H'4E0 (H'4E0)	0 to 15 (0)	IPRB (7 to 4)
(SCI0)	RXI	H'500 (H'500)		
	TXI	H'520 (H'520)		
	TEI	H'540 (H'540)		
WDT	ITI	H'560 (H'560)	0 to 15 (0)	IPRB (15 to 12)
BSC	RCMI	H'580 (H'580)	0 to 15 (0)	IPRB (11 to 8)

H'5A0 (H'5A0)

High

Low

High

Low

High

Low

Note: \* The code corresponding to an interrupt level shown in table 6.5 is set.

Rev. 5.00 May 29, 2006 page 120 of 698 REJ09B0146-0500

(REF)

ROVI

	$\overline{IRL(3:0)} = 0110$	H'2C0 (H'2C0)	9	_
	IRL(3:0) = 0111	H'2E0 (H'2E0)	8	_
	IRL(3:0) = 1000	H'300 (H'300)	7	_
	IRL(3:0) = 1001	H'320 (H'320)	6	_
	IRL(3:0) = 1010	H'340 (H'340)	5	_
	IRL(3:0) = 1011	H'360 (H'360)	4	_
	IRL(3:0) = 1100	H'380 (H'380)	3	_
	IRL(3:0) = 1101	H'3A0 (H'3A0)	2	_
	IRL(3:0) = 1110	H'3C0 (H'3C0)	1	_
IRQ	IRQ4	H'200 to 3C0* (H'680)	0 to 15 (0)	IPRD (3 to 0)
	IRQ5	H'200 to 3C0* (H'6A0)	0 to 15 (0)	IPRD (7 to 4)
DMAC	DEI0	H'200 to 3C0* (H'800)	0 to 15 (0)	IPRE (15 to 12
	DEI1	H'200 to 3C0* (H'820)	_	
	DEI2	H'200 to 3C0* (H'840)	<del>_</del>	
	DEI3	H'200 to 3C0* (H'860)	_	
SCIF	ERI2	H'200 to 3C0* (H'900)	0 to 15 (0)	IPRE (7 to 4)
(SCI2)	RXI2	H'200 to 3C0* (H'920)	_	
	BRI2	H'200 to 3C0* (H'940)	_	
	TXI2	H'200 to 3C0* (H'960)	_	

IRL(3:0) = 0001

 $\overline{IRL(3:0)} = 0010$ 

 $\overline{\mathsf{IRL}(3:0)} = 0011$ 

IRL(3:0) = 0100

IRL(3:0) = 0101

H<sup>2</sup>220 (H<sup>2</sup>220)

H'240 (H'240)

H'260 (H'260)

H'280 (H'280)

H'2A0 (H'2A0)

14

13

12

11

10

May 29, 2006 pag REJ0

(15 to 12)

High

Low

High

Low

	PRI	H'4A0 (H'4A0)			I
	CUI	H'4C0 (H'4C0)			Low
SCI	ERI	H'4E0 (H'4E0)	0 to 15 (0)	IPRB (7 to 4)	High
(SCI0)	RXI	H'500 (H'500)			1
	TXI	H'520 (H'520)			$\downarrow$
	TEI	H'540 (H'540)			Low
WDT	ITI	H'560 (H'560)	0 to 15 (0)	IPRB (15 to 12)	_
BSC	RCMI	H'580 (H'580)	0 to 15 (0)	IPRB (11 to 8)	High
(REF)	ROVI	H'5A0 (H'5A0)			Low

Note: \* The code corresponding to an interrupt level shown in table 6.5 is set.

Rev. 5.00 May 29, 2006 page 122 of 698 REJ09B0146-0500



10	H'2A0	
9	H'2C0	
8	H'2E0	
7	H'300	
6	H'320	
5	H'340	
4	H'360	
3	H'380	
2	H'3A0	
1	H'3C0	

# 6.4 Register Description

The INTC has the following registers. Refer to section 23, List of Registers, for more addresses and access sizes.

- Interrupt control register 0 (ICR0)
- Interrupt control register 1 (ICR1)
- Interrupt priority level setting register A (IPRA)
   Interrupt priority level setting register B (IPRB)
- Interrupt priority level setting register C (IPRC)
- Interrupt priority level setting register D (IPRD)
- Interrupt priority level setting register E (IPRE)
- Interrupt request register 0 (IRR0)
- Interrupt request register 1 (IRR1)
- Interrupt request register 1 (Inter-
- Interrupt request register 2 (IRR2)

Table 6.6 **Interrupt Request Sources and IPRA to IPRE** 

Bits 15 to 12

Register

IPRA	TMU0	TMU1	TMU2	RTC
IPRB	WDT	REF	SCI0	Reserve
IPRC	IRQ3	IRQ2	IRQ1	IRQ0
IPRD	Reserved*	Reserved*	IRQ5	IRQ4
IPRE	DMAC	Reserved*	SCIF	ADC

Bits 11 to 8

Bits 7 to 4

Bits 3 to

These bits are always read as 0. The write value should be 0.

As shown in table 6.6, four sets of on-chip peripheral module, IRQ interrupts are assign register. 4-bit groups (bits 15 to 12, bits 11 to 8, bits 7 to 4, and bits 3 to 0) are set with from H'0 (0000) to H'F (1111). Setting H'0 means priority level 0 (masking is requested priority level 15 (the highest level). A reset initializes IPRA to IPRE to H'0000.

H'0 should be set into bits corresponding to an unused interrupt.

Rev. 5.00 May 29, 2006 page 124 of 698 REJ09B0146-0500

				bit can be read to determine the NMI pin I cannot be modified.
				0: NMI input level is low
				1: NMI input level is high
14 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The writ should always be 0.
8	NMIE	0	R/W	NMI Edge Select
				Selects whether the interrupt request sign detected on the falling or rising edge of N
				0: Interrupt request signal is detected on to find the of NMI input

R

When NMI input is high: 1; when NMI input is low: 0.

All 0

7 to 0

Note:

Rev. 5.00 May 29, 2006 pag

REJ0

Sets the level of the signal input at the NN

1: Interrupt request signal is detected on

These bits are always read as 0. The writ

of NMI input

should always be 0.

Reserved

		interrupts in standby mode.
		0: All interrupt requests are not masked level is being input to the NMI pin
		All interrupt requests are masked whe level is being input to the NMI pin
IRQLVL 1	R/W	Interrupt Request Level Detect
		Selects whether the IRQ3 to IRQ0 pins a four independent interrupt pins or as 15-interrupt pins encoded as IRL3 to IRL0.
		0: Used as four independent interrupt red IRQ3 to IRQ0
		1: Used as encoded 15-level interrupt pin to IRL0
BLMSK 0	R/W	BL Bit Mask
		Specifies whether NMI interrupts are ma the BL bit of the SR register is 1.
		0: NMI interrupts are masked when the E
		1: NMI interrupts are accepted regardles

R

bit setting

This bit is always read as 0. The write va

Reserved

always be 0.

Rev. 5.00 May 29, 2006 page 126 of 698 REJ09B0146-0500

14

13

12



				at low level.
				00: An interrupt request is detected at I falling edge
				01: An interrupt request is detected at I rising edge
				10: An interrupt request is detected at I low level
				11: Reserved (Setting prohibited)
7	IRQ31S	0	R/W	IRQ3 Sense Select
6	IRQ30S	0	R/W	Select whether the interrupt signal to the is detected at the rising edge, at the fall at low level.
				00: An interrupt request is detected at I falling edge
				01: An interrupt request is detected at I rising edge

R/W

R/W

IRQ41S

IRQ40S

0

0

9

8

level

10: interrupt request is detected at IRQ

11: Reserved (Setting prohibited)

10: An interrupt request is detected at I

Select whether the interrupt signal to the is detected at the rising edge, at the fal

REJ0

11: Reserved (Setting prohibited)

low level

**IRQ4 Sense Select** 

			11: Reserved (Setting prohibited)
IRQ11S	0	R/W	IRQ1 Sense Select
IRQ10S	0	R/W	Select whether the interrupt signal to the is detected at the rising edge, at the fallir at low level.
			00: An interrupt request is detected at IR falling edge
			01: An interrupt request is detected at IR rising edge
			<ol> <li>An interrupt request is detected at IR low level</li> </ol>
			11: Reserved (Setting prohibited)
IRQ01S	0	R/W	IRQ0 Sense Select
IRQ00S	0	R/W	Select whether the interrupt signal to the is detected at the rising edge, at the fallir at low level.
			00: An interrupt request is detected at IR falling edge
			01: An interrupt request is detected at IR rising edge
-	IRQ10S	IRQ10S 0  IRQ01S 0	IRQ10S 0 R/W  IRQ01S 0 R/W

rising eage

low level

10: An interrupt request is detected at IR

10: An interrupt request is detected at IR

11: Reserved (Setting prohibited)

RENESAS

Rev. 5.00 May 29, 2006 page 128 of 698

REJ09B0146-0500

low level

				an interrupt request is cleared by clearing t bit. It is not necessary to clear the flag whe level-sensing, because this bit merely show of the IRQ5 pin.
				0: An interrupt request is not input to IRQ5
				1: An interrupt request is input to IRQ5 pin
4	IRQ4R	0	R/W	IRQ4 Interrupt Request
				Indicates whether an interrupt request is in IRQ4 pin. When edge detection mode is se an interrupt request is cleared by clearing t bit. It is not necessary to clear the flag whe level-sensing, because this bit merely show of the IRQ4 pin.
				0: An interrupt request is not input to IRQ4
				1: An interrupt request is input to IRQ4 pin
3	IRQ3R	0	R/W	IRQ3 Interrupt Request
				Indicates whether an interrupt request is in IRQ3 pin. When edge detection mode is se an interrupt request is cleared by clearing t bit. It is not necessary to clear the flag whe level-sensing, because this bit merely show of the IRQ3 pin.
				0: An interrupt request is not input to IRQ3
				1: An interrupt request is input to IRQ3 pin

Initial Value R/W

R

R/W

All 0

0

Description

should always be 0.

IRQ5 Interrupt Request

These bits are always read as 0. The write

Indicates whether an interrupt request is in IRQ5 pin. When edge detection mode is se

REJ09

Reserved

Bit

7, 6

5

**Bit Name** 

IRQ5R



Rev. 5.00 May 29, 2006 pag

				1: An interrupt request is input to IRQ2 pin
1	IRQ1R	0	R/W	IRQ1 Interrupt Request
				Indicates whether an interrupt request is inp IRQ1 pin. When edge detection mode is see an interrupt request is cleared by clearing the bit. It is not necessary to clear the flag when level-sensing, because this bit merely show of the IRQ1 pin.
				0: An interrupt request is not input to IRQ1
				1: An interrupt request is input to IRQ1 pin
0	IRQ0R	0	R/W	IRQ0 Interrupt Request (IRQ0R)
				Indicates whether an interrupt request is inp IRQ0 pin. When edge detection mode is set an interrupt request is cleared by clearing the bit. It is not necessary to clear the flag wher level-sensing, because this bit merely show of the IRQ0 pin.
				0: An interrupt request is not input to IRQ0
				1: An interrupt request is input to IRQ0 pin

Rev. 5.00 May 29, 2006 page 130 of 698 REJ09B0146-0500



					1 1
					1: A DEI3 interrupt request is generated
-	2	DEI2R	0	R	DEI2 Interrupt Request
					Indicates whether a DEI2 (DMAC) interrupt generated.
					0: A DEI2 interrupt request is not generated
					1: A DEI2 interrupt request is generated
_	1	DEI1R	0	R	DEI1 Interrupt Request
					Indicates whether a DEI1 (DMAC) interrupt generated.
					0: A DEI1 interrupt request is not generated
					1: A DEI1 interrupt request is generated
-	0	DEI0R	0	R	DEI0 Interrupt Request
					Indicates whether a DEI0 (DMAC) interrupt generated.
					0: A DEI0 interrupt request is not generated

R

3

DEI3R

0

aiways be o.

generated.

**DEI3 Interrupt Request** 

Indicates whether a DEI3 (DMAC) interrupt

0: A DEI3 interrupt request is not generated

1: A DEI0 interrupt request is generated

Rev. 5.00 May 29, 2006 pag REJ09

				•
				0: An ADI interrupt request is not generated
				1: An ADI interrupt request is generated
3	TXI2R	0	R	TXI2 Interrupt Request
				Indicates whether a TXI2 (SCIF) interrupt regenerated.
				0: TXI2 interrupt request is not generated
				1: A TXI2 interrupt request is generated
2	BRI2R	0	R	BRI2 Interrupt Request
				Indicates whether a BRI2 (SCIF) interrupt regenerated.
				0: A BRI2 interrupt request is not generated
				1: A BRI2 interrupt request is generated
1	RXI2R	0	R	RXI2 Interrupt Request
				Indicates whether an RXI2 (SCIF) interrupt r generated.
				0: An RXI2 interrupt request is not generated
				1: An RXI2 interrupt request is generated
0	ERI2R	0	R	ERI2 Interrupt Request
				Indicates whether an ERI2 (SCIF) interrupt r generated.
				0: An ERI2 interrupt request is not generated
				1: An ERI2 interrupt request is generated

R

**ADIR** 

0

aiways be 0.

generated.

**ADI Interrupt Request** 

Indicates whether an ADI (ADC) interrupt red

REJ09B0146-0500 RENESAS

Rev. 5.00 May 29, 2006 page 132 of 698

following the priority levels set in interrupt priority registers A to E (IPRA to IPR) priority interrupts are held pending. If two of these interrupts have the same priori multiple interrupts occur within a single module, the interrupt with the highest def or the highest priority within its IPR setting unit (as indicated in table 6.3 and table selected.

The interrupt controller selects the highest priority interrupt from the interrupt required

3. The priority level of the interrupt selected by the interrupt controller is compared to interrupt mask bits (I3 to I0) in the status register (SR) of the CPU. If the request p is higher than the level in bits I3 to I0, the interrupt controller accepts the interrupt an interrupt request signal to the CPU. When the interrupt controller receives an ir

interrupt source. This enables it to branch to the processing routine for the individual

- low level is output from the  $\overline{\text{IRQOUT}}$  pin. 4. Detection timing: The INTC operates in synchronization with the peripheral clock reports the interrupt request to the CPU. The CPU receives an interrupt at a break instruction. 5. The interrupt source code is set in the interrupt event registers (INTEVT and INTE
  - 6. The SR and PC are saved to SSR and SPC, respectively.

  - 7. The BL, MD, and RB in SR are set to 1. 8. The CPU jumps to the start address of the interrupt handler (the sum of the value s vector base register (VBR) and H'00000600). This jump is not a delayed branch. T handler may branch with the INTEVT register value as its offset in order to identify
- Notes: 1. The interrupt mask bits (I3 to I0) in the SR are not changed by acceptance interrupt in this LSI.

source.

- 2. IRQOUT outputs a low level until the interrupt request is cleared. However
  - interrupt source is masked by an interrupt mask bit, the IRQOUT pin retur
  - high level. The level is output without regard to the BL bit. 3. The interrupt source flag should be cleared in the interrupt handler. The interrupt handler in the interrupt handler. source flag should be cleared in the interrupt handler. To ensure that an int

request that should have been cleared is not inadvertently accepted again, a

Rev. 5.00 May 29, 2006 pag




Figure 6.3 Interrupt Operation Flowchart

Rev. 5.00 May 29, 2006 page 134 of 698

REJ09B0146-0500



- Cical the cause of the interrupt in cach specific handler.
- 3. Save SSR and SPC to the memory.
- 4. Clear the BL bit in SR, and set the accepted interrupt level in the interrupt mask bit
- 5. Handle the interrupt.
- 6. Execute the RTE instruction.

When these procedures are followed in order, an interrupt of higher priority than the o handled can be accepted after clearing BL in step 4.

#### 6.6 **Interrupt Response Time**

The time from generation of an interrupt request until interrupt exception processing i and fetching of the first instruction of the exception handler is started (the interrupt reis shown in table 6.7. Figure 6.4 shows an example of pipeline operation when an IRI accepted. When SR.BL is 1, interrupt exception processing is masked, and is kept was completion of an instruction that clears BL to 0.

The response time is represented by the clock number of I\phi. Depending on the P\phi pha interrupt is occurred, one clock period of P\psi may vary from the contents of this table.

Wait time until end of sequence being executed by CPU	X (≥ 0) × lcyc	Interrupt exprocessing waiting until executing in ends. If the instruction estates is S* maximum w X = S - 1. HBL is set to tion execution exception, if exception p deferred uncompletion instruction tBL to 0. If the instruction r interrupt exceptoessing, processing further defe			
Time from interrupt exception processing (save of SR and PC) until fetch of first instruction of exception service routine is	5 × lcyc	5 × lcyc	5 × lcyc	5 × lcyc	

Rev. 5.00 May 29, 2006 page 136 of 698 REJ09B0146-0500

started

	Minimum case	7	9	9.5	7*3/8.5*4	Ιφ:Βφ:Ρφ =
	Maximum case	10.5 + S	15.5 + S		10.5 + S*3 16.5 + S*4	Ιφ:Βφ:Ρφ =
Icyc: Dui	ration of on	e cycle of I.		•		

memory access is slow, the number of instruction execution cycles will incr

Bcyc: Duration of one cycle of Bφ.

Pcyc: Duration of one cycle of  $P\phi$ .

Notes: 1. S also includes the memory access wait time.

The processing requiring the maximum execution time is LDC.L @Rm+, SI memory access is a cache-hit, this requires seven instruction execution cyc

the external access is performed, the corresponding number of cycles mus There are also instructions that perform two external memory accesses; if t

accordingly.

2. Edge detection.

- 3. Extended modules: TMU, RTC, SCI, WDT, REFC
- 4. Extended modules: DMAC, ADC, SCIF




Figure 6.4 Example of Pipeline Operations when IRL Interrupt Is Accep

Rev. 5.00 May 29, 2006 page 138 of 698 REJ09B0146-0500

#### 7.1 **Feature**

The UBC has the following features:

The following break comparison conditions can be set.

Number of break channels: (channels A and B)

Address: comparison bits are masked in units of 32 bits.

One of the two address buses (the virtual address bus (LAB) and the internal address (IAB)) can be selected

Data: only on channel B, 32-bit maskable

One of two data buses (the virtual data bus (LDB) or the internal data bus (IDB)) or selected.

Bus master: CPU cycle or DMAC cycle

Bus cycle: instruction fetch or data access

Read/write

Operand size: byte, word, or longword

- A user-designed user-break condition exception processing routine can be run.
- In an instruction fetch cycle, it can be selected that a break is set before or after an is executed.
- The number of repeat times can be specified as a break condition (It is only for ch Maximum repeat times for the break condition:  $2^{12} - 1$  times.
- Eight pairs of branch source/destination buffers.

Rev. 5.00 May 29, 2006 pag

REJ09






Figure 7.1 Block Diagram of User Break Controller

Rev. 5.00 May 29, 2006 page 140 of 698 REJ09B0146-0500



- Break address register B (BARB)
- Break address mask register B (BAMRB)
- Break bus cycle register B (BBRB)
- Break data register B (BDRB)
  - Break data mask register B (BDMRB)
- Break control register (BRCR)
- Execution count break register (BETR)
- Branch source register (BRSR)
- Branch destination register (BRDR) Break ASID register A (BASRA)
- Break ASID register B (BASRB)

channel A.

#### 7.2.1 Break Address Register A (BARA)

BARA is a 32-bit read/write register. BARA specifies the address used as a break con

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BAA31 to	All 0	R/W	Break Address
	BAA0			Stores the address on the LAB or IAE specifies break conditions of channel

BAA0).

0: Break address bit BAAn of channel included in the break condition

condition

1: Break address bit BAAn of channel masked and is not included in the b

Note: n = 31 to 0.

## 7.2.3 Break Bus Cycle Register A (BBRA)

Break bus cycle register A (BBRA) is a 16-bit read/write register, which specifies (1) Or DMAC cycle, (2) instruction fetch or data access, (3) read or write, and (4) operand break conditions of channel A.

Rev. 5.00 May 29, 2006 page 142 of 698

REJ09B0146-0500

5	IDA1	0	R/W	Instruction Fetch/Data Access Select
4	IDA0	0	R/W	Selects the instruction fetch cycle or cycle as the bus cycle of the channel condition.
				00: Condition comparison is not perfo
				01: The break condition is the instruction cycle
				10: The break condition is the data a
				11: The break condition is the instruction cycle or data access cycle
3	RWA1	0	R/W	Read/Write Select A
2	RWA0	0	R/W	Selects the read cycle or write cycle cycle of the channel A break condition
				00: Condition comparison is not perfo
				01: The break condition is the read c
				10: The break condition is the write of
				<ol> <li>The break condition is the read c cycle</li> </ol>
1	SZA1	0	R/W	Operand Size Select A
0	SZA0	0	R/W	Selects the operand size of the bus channel A break condition.
				00: The break condition does not include operand size
				11: The break condition is byte acces
				10: The break condition is word acce
				11: The break condition is longword
Legen	d: X: Don't car	·e		

X1: The break condition is the CPU of 10: The break condition is the DMAC

RENESAS

Rev. 5.00 May 29, 2006 pag

REJ0

the break conditions of charmer b

1: Break address BABn of channel B i and is not included in the break con

### 7.2.5 Break Address Mask Register B (BAMRB)

BAMRB is a 32-bit read/write register. BAMRB specifies bits masked in the break add specified by BARB.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BAMB31 to	All 0	R/W	Break Address Mask
	BAMB0			Specifies bits masked in the channel E address bits specified by BARB (BAB3 BAB0).
				0: Break address BABn of channel B is in the break condition

Note: n = 31 to 0

### 7.2.6 Break Data Register B (BDRB)

BDRB is a 32-bit read/write register.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BDB31 to BDB0	All 0	R/W	Break Data Bit

Rev. 5.00 May 29, 2006 page 144 of 698 REJ09B0146-0500

- DIGAN CONGIN
- Break data BDBn of channel B is mannot included in the break condition

#### Notes: n = 31 to 0

Specify an operand size when including the value of the data bus in the break of When a byte size is selected as a break condition, the break data must be set in BDRB for an even break address and bits 7 to 0 for an odd break address.

# 7.2.8 Break Bus Cycle Register B (BBRB)

Break bus cycle register B (BBRB) is a 16-bit read/write register, which specifies, (1) or DMAC cycle, (2) instruction fetch or data access, (3) read/write, and (4) operand si break conditions of channel B.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0. These always read as 0.
7	CDB1	0	R/W	CPU Cycle/DMAC Cycle Select B
6	CDB0	0	R/W	Select the CPU cycle or DMAC cycle as cycle of the channel B break condition.
				00: Condition comparison is not perform

X1: The break condition is the CPU cycl 10: The break condition is the DMAC cy

				11: The break condition is the instruction or data access cycle
3	RWB1	0	R/W	Read/Write Select B
2	RWB0	0	R/W	Select the read cycle or write cycle as the of the channel B break condition.
				00: Condition comparison is not performe
				01: The break condition is the read cycle
				10: The break condition is the write cycle
				11: The break condition is the read cycle cycle
1	SZB1	0	R/W	Operand Size Select B
0	SZB0	0	R/W	Select the operand size of the bus cycle f channel B break condition.

Legend: X: Don't care

Rev. 5.00 May 29, 2006 page 146 of 698 REJ09B0146-0500



00: The break condition does not include

01: The break condition is byte access10: The break condition is word access11: The break condition is longword acce

size

- 4. Determine whether to include data bus on channel B in comparison conditions. 5. Enable PC trace.
- 6. Enable the ASID check.

20

19 to 16 —

**BASMB** 

The break control register (BRCR) is a 32-bit read/write register that has break condit flags and bits for setting a variety of break conditions.

Bit	Bit Name	Initial Value	R/W	Description
31 to 22	_	All 0	R	Reserved
				These bits are always read as 0. The should always be 0.
21	BASMA	0	R/W	Break ASID Mask A
				Specifies whether the bits of the cha ASID7 to ASID0 (BASA7 to BASA0) BASRA are masked or not.
				<ol> <li>All BASRA bits are included in bre condition, ASID is checked</li> </ol>
				1: No BASRA bits are included in bre

R/W

R

should always be 0. RENESAS

All 0

0

condition, ASID is not checked

Specifies whether the bits of channe ASID7 to ASID0 (BASB7 to BASB0)

0: All BASRB bits are included in bre condition, ASID is checked 1: No BASRB bits are included in bro condition, ASID is not checked

These bits are always read as 0. The

Rev. 5.00 May 29, 2006 pag

REJ09

Break ASID Mask B

Reserved

BASRB are masked or not.

When the CPU bus cycle co conditions set for channel B is set to 1 (not cleared to 0). flag, write 0 into this bit.  0: The CPU cycle condition in not match  1: The CPU cycle condition matches  13 SCMFDA 0 R/W DMAC Condition Match Flag When the on-chip DMAC bu					
conditions set for channel B is set to 1 (not cleared to 0). flag, write 0 into this bit.  0: The CPU cycle condition in not match  1: The CPU cycle condition in matches  13 SCMFDA 0 R/W DMAC Condition Match Flag When the on-chip DMAC bu	14	SCMFCB	0	R/W	CPU Condition Match Flag B
not match  1: The CPU cycle condition of matches  13 SCMFDA 0 R/W DMAC Condition Match Flag When the on-chip DMAC bu					When the CPU bus cycle condition in conditions set for channel B is satisfic is set to 1 (not cleared to 0). In order flag, write 0 into this bit.
matches  13 SCMFDA 0 R/W DMAC Condition Match Flag When the on-chip DMAC bu					0: The CPU cycle condition for chann not match
When the on-chip DMAC bu					The CPU cycle condition for chann matches
	13	SCMFDA	0	R/W	DMAC Condition Match Flag A
satisfied, this flag is set to 1					When the on-chip DMAC bus cycle of the break conditions set for channel A satisfied, this flag is set to 1 (not clea order to clear this flag, write 0 into this
0: The DMAC cycle condition not match					0: The DMAC cycle condition for char not match
1: The DMAC cycle condition matches					The DMAC cycle condition for char matches
12 SCMFDB 0 R/W DMAC Condition Match Flag	12	SCMFDB	0	R/W	DMAC Condition Match Flag B
·					When the on-chip DMAC bus cycle of the break conditions set for channel E

1. The CPU cycle condition for chann

satisfied, this flag is set to 1 (not clear order to clear this flag, write 0 into this 0: The DMAC cycle condition for char

1: The DMAC cycle condition for char

not match

matches

matches

Rev. 5.00 May 29, 2006 page 148 of 698 REJ09B0146-0500

				1: PC break of channel A is set after execution
9, 8	_	All 0	R	Reserved
				These bits are always read as 0. The should always be 0.
7	DBEB	0	R/W	Data Break Enable B
				Selects whether or not the data bus included in the break condition of characteristics.
				0: No data bus condition is included condition of channel B
				The data bus condition is included condition of channel B
6	PCBB	0	R/W	PC Break Select B
				Selects the break timing of the instrucycle for channel B as before or afte execution.

R

execution.

execution

0: PC break of channel A is set befo

0: PC break of channel B is set befo

1: PC break of channel B is set after

These bits are always read as 0. The

Rev. 5.00 May 29, 2006 pag

REJ0

execution

execution

should always be 0.

Reserved

All 0

5, 4

2, 1	_	All 0	R	Reserved
				These bits are always read as 0. The should always be 0.
0	ETBE	0	R/W	The Number of Execution Times Brea
				Enable the execution-times break con on channel B. If this bit is 1 (break enauser break is issued when the number conditions matches with the number of times that is specified by the BETR re
				0: The execution-times break condition masked on channel B
				The execution-times break condition     enabled on channel B

#### 7.2.10 **Execution Times Break Register (BETR)**

condition is satisfied after the BETR becomes H'0001.

When the execution-times break condition of channel B is enabled, this register specifi number of execution times to make the break. The maximum number is  $2^{12} - 1$  times. Example 1. the break condition is satisfied, BETR is decremented by 1. A break is issued when the

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	_	All 0	R	Reserved
				These bits are always read as 0. The should always be 0.
11 to 0	_	All 0	R/W	Number of execution times

				0: The value of BRSR register is inva
				1: The value of BRSR register is valid
30 to 28	PID2 to	_	R	Instruction Decode Pointer
	PID0			PID is a 3-bit binary pointer (0 to 7). indicate the instruction buffer number stores the last executed instruction b
				Even: PID indicates the instruction b
				Odd: PiD+2 indicates the instruction number
27 to 0	BSA27 to BSA0	_	R	Branch Source Address
				These bits store the last fetched add branch.

**Initial Value** 

0

R/W

R

Bit

31

**Bit Name** 

SVF

**Description** 

**BRSR Valid Flag** 

0 in reading BRSR.

Indicates whether the address and th which the branch source address can calculated. When a branch source ad fetched, this flag is set to 1. This flag

RENESAS

Rev. 5.00 May 29, 2006 pag

REJ0

			Indicates whether a branch destination a stored. When a branch destination addre fetched, this flag is set to 1. This flag is s reading BRDR.	
				0: The value of BRDR register is invalid
				1: The value of BRDR register is valid
30 to 28	_	_	R	Reserved
				These bits are always read as 0. The wrishould always be 0.
27 to 0	BDA27 to		R	Branch Destination Address
	BDA0			These bits store the first fetched address

branch.

Description

**Break ASID** 

These bits store the ASID (bits 7 to 0) that

channel A break condition.

### 7.2.13 Break ASID Register A (BASRA)

Break ASID register A (BASRA) is an 8-bit read/write register that specifies the ASID as the break condition for channel A. It is not initialized by resets. It is located in CCN

**Initial Value** 

R/W

R/W

**Bit Name** 

BASA7 to

BASA0

REJ09B0146-0500

Bit

7 to 0

ev. 5.00	May 29, 2006	page 152 of 698	

#### 7.3 **Operation**

bits of the BRCR.

#### 7.3.1 Flow of the User Break Operation

The flow from setting of break conditions to user break exception processing is descri

- 1. The break addresses and the corresponding ASIDs are loaded in the BARA, BARI and BASRB. The masked addresses are set in the BAMRA and BAMRB. The brein the BDRB. The masked data is set in the BDMRB. The breaking bus conditions the BBRA and BBRB. Three groups of the BBRA and BBRB (CPU cycle/DMAC instruction fetch/data access select, and read/write select) are each set. No user bre generated if even one of these groups is set with 00. The respective conditions are
- 2. When the break conditions are satisfied, the UBC sends a user break request to the controller. The break type will be sent to CPU indicating the instruction fetch, preinstruction break, or data access break. When conditions match up, the CPU condi flags (SCMFCA and SCMFCB) and DMAC condition match flags (SCMFDA and for the respective channels are set.
- 3. The appropriate condition match flags (SCMFCA, SCMFDA, SCMFCB, and SCM be used to check if the set conditions match or not. The matching of the conditions but they are not reset. 0 must first be written to them before they can be used again
- 4. There is a chance that the data access break and its following instruction fetch brea around the same time, there will be only one break request to the CPU, but these t channel match flags could be both set.

Rev. 5.00 May 29, 2006 pag

REJ09

be executed). When this kind of break is set for the delay slot of a delay branch inst break is generated prior to execution of the instruction that then first accepts the break meanwhile, the break set for pre-instruction-break on delay slot instruction and pos instruction-break on SLEEP instruction are also prohibited.

- 3. When the condition is specified to be occurred after execution, the instruction set w break condition is executed and then the break is generated prior to the execution of instruction. As with pre-execution breaks, this cannot be used with overrun fetch in When this kind of break is set for a delay branch instruction, the break is generated instruction that then first accepts the break.
  - 4. When an instruction fetch cycle is set for channel B, break data register B (BDRB) There is thus no need to set break data for the break of the instruction fetch cycle.

# 7.3.3 Break by Data Access Cycle

- 1. The memory cycles in which CPU data access breaks occur are from instructions.
- 2. The relationship between the data access cycle address and the comparison condition operand size are listed in table 7.1:

Table 7.1 Data Access Cycle Addresses and Operand Size Comparison Condition

Access Size	Address Compared
Longword	Compares break address register bits 31 to 2 to address bus bits
Word	Compares break address register bits 31 to 1 to address bus bits
Byte	Compares break address register bits 31 to 0 to address bus bits

This means that when address H'00001003 is set without specifying the size condition example, the bus cycle in which the break condition is satisfied is as follows (where

Rev. 5.00 May 29, 2006 page 154 of 698

conditions are met).

REJ09B0146-0500

data conditions both match. To specify byte data for this case, set the same data in bits 15 to 8 and bits 7 to 0 of the break data register B (BDRB) and break data mas (BDMRB). When word or byte is set, bits 31 to 16 of BDRB and BDMRB are ign

4. When the DMAC data access is included in the break condition:

When the address is included in the break condition on DMAC data access, the op the break bus cycle registers (BBRA and BBRB) should be byte, word or no speci size. When the data value is included, select either byte or word.

### 7.3.4 Sequential Break

- By specifying SEQ in BRCR is set to 1, the sequential break is issued when channel condition matches after channel A break condition matches. A user break is ignore channel B break condition matches before channel A break condition matches. WI A and B condition match at the same time, the sequential break is not issued.
- 2. In sequential break specification, logical or internal bus can be selected and the extimes break condition can be also specified. For example, when the execution time condition is specified, the break condition is satisfied at channel B condition match

= H'0001 after channel A condition match.

# 7.3.5 Value of Saved Program Counter

depending on the type of break.1. When instruction fetch (before instruction execution) is specified as a break condi

The PC when a break occurs is saved to the SPC in user breaks. The PC value saved i

The value of the program counter (PC) saved is the address of the instruction that break condition. The fetched instruction is not executed, and a break occurs before

break occurs before the next instruction is executed.

4. When data access (address + data) is specified as a break condition:

The PC value is the start address of the instruction that follows the instruction alrea when break processing started up. When a data value is added to the break conditional place where the break will occur cannot be specified exactly. The break will occur execution of an instruction fetched around the data access where the break occurred

### 7.3.6 PC Trace

interrupt) is generated, the address from which the branch source address can be call the branch destination address are stored in BRSR and BRDR, respectively. The branch address and the pointer, which corresponds to the branch, are included in BRSR.

1. Setting PCTE in BRCR to 1 enables PC traces. When branch (branch instruction, re

2. The branch address before branch occurs can be calculated from the address and the stored in BRSR. The expression from BSA (the address in BRSR), PID (the pointer and IA (the instruction address before branch occurs) is as follows: IA = BSA – 2 \* Notes are needed when an interrupt (a branch) is issued before the branch destination instruction is executed. In case of the next figure, the instruction "Exec" executed in before branch is calculated by IA = BSA – 2 \* PID. However, when branch "branch slot and the destination address is 4n + 2 address, the address "Dest" which is speci

only to this case and then some cases are classified as follows:

branch instruction is stored in BRSR (Dest = BSA). Therefore, as IA = BSA - 2 \* I applied to this case, this PID is invalid. The case where BSA is 4n + 2 boundary is

Exec:branch Dest
Dest:instr (not executed)

interrupt

Int: interrupt routine

Rev. 5.00 May 29, 2006 page 156 of 698 REJ09B0146-0500

- b. Interrupt
  - The last instruction executed before interrupt

The top address of interrupt routine is stored in BRDR.

but the trace pointer restart at the bottom of the queues.

- BRSR and BRDR have eight pairs of queue structures. The top of queues is read f address stored in the PC trace register is read. BRSR and BRDR share the read por
- BRSR and BRDR in order, the queue only shifts after BRDR is read. When reading longword access should be used. Also, the PC trace has a trace pointer, which inition to the bottom of the queues. The first pair of branch addresses will be stored at the the queues, then push up when next pairs come into the queues. The trace pointer the next branch address to be executed, unless it got push out of the queues. When address has been executed, the trace pointer will shift down to next pair of address reaches the bottom of the queues. After switching the PCTE bit (in BRCR) off and values in the queues are invalid. The read pointer stay at the position before PCTE

Specified conditions: Channel A/channel B independent mode

Channel A

Address: H'00000404, Address mask: H'00000000

Bus cycle: CPU/instruction fetch (after instruction execution)/read (operand si

included in the condition)

No ASID check is included

Channel B

H'00008010, Address mask: H'00000006 Address:

Data: H'00000000. Data mask: H'00000000

Bus cycle: CPU/instruction fetch (before instruction execution)/read (operand

included in the condition)

No ASID check is included

A user break occurs after an instruction of address H'00000404 is executed or before

instructions of adresses H'00008010 to H'00008016 are executed.

2. Register specifications

BARA = H'00037226, BAMRA = H'00000000, BBRA = H'0056, BARB = H'0003' BAMRB = H'000000000, BBRB = H'0056, BDRB = H'000000000, BDMRB = H'000

BRCR = H'000000008, BASRA = H'80, BASRB = H'70

Specified conditions: Channel A/channel B sequence mode

Channel A

Address: H'00037226, Address mask: H'00000000, ASID = H'80

Bus cycle: CPU/instruction fetch (before instruction execution)/read/word

Channel B

H'0003722E, Address mask: H'00000000, ASID = H'70

An instruction with ASID = H'80 and address H'00037226 is executed, and a user b

Address:

Data: H'00000000. Data mask: H'00000000 Bus cycle: CPU/instruction fetch (before instruction execution)/read/word

before an instruction with ASID = H'70 and address H'0003722E is executed.

Rev. 5.00 May 29, 2006 page 158 of 698 REJ09B0146-0500

No ASID check is included

Channel B

Address: H'00031415, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: CPU/instruction fetch (before instruction execution)/read (operand

included in the condition)

No ASID check is included

On channel A, no user break occurs since instruction fetch is not a write cycle. On no user break occurs since instruction fetch is performed for an even address.

BAMRB = H'00000000, BBRB = H'0056, BDRB = H'00000000, BDMRB = H'00

H'00037226, Address mask: H'00000000, ASID: H'80

H'0003722E, Address mask: H'00000000, ASID: H'70

H'00000000, Data mask: H'00000000

### 4. Register specifications

BARA = H'00037226, BAMRA = H'00000000, BBRA = H'005A, BARB = H'000

BRCR = H'000000008, BASRA = H'80, BASRB = H'70

Specified conditions: Channel A/channel B sequence mode

- Channel A

Address:

Bus cycle: CPU/instruction fetch (before instruction execution)/write/word

Channel B

- Address:

Data:

Bus cycle: CPU/instruction fetch (before instruction execution)/read/word

Since instruction fetch is not a write cycle on channel A, a sequence condition doe Therefore, no user break occurs.

RENESAS

Rev. 5.00 May 29, 2006 pag REJ09

- Channel B
  - Address: H'00001000, Address mask: H'00000000
  - Data: H'00000000, Data mask: H'00000000
  - Bus cycle: CPU/instruction fetch (before instruction execution)/read/longword
  - The number of execution-times break enable (5 times)
  - On channel A, a user break occurs before an instruction of address H'00000500 is e On channel B, a user break occurs before the fifth instruction execution after instruc-
  - 6. Register specifications

  - BARA = H'00008404, BAMRA = H'00000FFF, BBRA = H'0054, BARB = H'0000
    - BAMRB = H'00000006, BBRB = H'0054, BDRB = H'00000000, BDMRB = H'000 BRCR = H'00000400, BASRA = H'80, BASRB = H'70

address H'00001000 are executed four times.

- Specified conditions: Channel A/channel B independent mode
- Channel A
- Address: H'00008404, Address mask: H'00000FFF, ASID: H'80
  - Bus cycle: CPU/instruction fetch (after instruction execution)/read (operand si included in the condition)
  - Channel B
  - Address: H'00008010, Address mask: H'00000006, ASID: H'70
  - Data: H'00000000. Data mask: H'00000000
  - Bus cycle: CPU/instruction fetch (before instruction execution)/read (operand
- included in the condition) A user break occurs after an instruction with ASID = H'80 and address H'00008000
- H'00008FFE is executed or before instructions with ASID = H'70 and addresses H'0 to H'00008016 are executed.

Rev. 5.00 May 29, 2006 page 160 of 698 REJ09B0146-0500

Address: H'00123456, Address mask: H'00000000

Bus cycle: CPU/data access/read (operand size is not included in the condition Channel B

Address: H'000ABCDE, Address mask: H'000000FF, ASID: H'70 H'0000A512, Data mask: H'00000000

Data:

Bus cycle: CPU/data access/write/word

On channel A, a user break occurs with ASID = H'80 during longword read to add H'00123454, word read to address H'00123456, or byte read to address H'0012345 channel B, a user break occurs with ASID = H'70 when word H'A512 is written in H'000ABC00 to H'000ABCFE.

## **Break Condition Specified to a DMAC Data Access Cycle**

1. Register specifications:

BARA = H'00314156, BAMRA = H'00000000, BBRA = H'0094, BARB = H'000

Channel A Address:

Channel B Address:

address H'00055555.

Data:

Bus cycle: DMAC/data access/write/byte

H'00000078, Data mask: H'0000000F

On channel A, no user break occurs since instruction fetch is not performed in DM

BRCR = H'00000080, BASRA = H'80, BASRB = H'70

Specified conditions: Channel A/channel B independent mode

H'00314156, Address mask: H'00000000, ASID: H'80

Bus cycle: DMAC/instruction fetch/read (operand size is not included in the

H'00055555, Address mask: H'00000000, ASID: H'70

On channel B, a user break occurs with ASID = H'70 when the DMAC writes byte

RENESAS

Rev. 5.00 May 29, 2006 pag REJ09

- simultaneously, is set.
  - instruction fetch cycle and a memory cycle. Therefore, when a channel conditio in the order of bus cycles, a sequential condition is satisfied.

B. Since the CPU has a pipeline configuration, the pipeline determines the order of

- C. When the bus cycle condition for channel A is specified as a break before execu (PCBA = 0 in BRCR) and an instruction fetch cycle (in BBRA), the attention is A break is issued and condition match flags in BRCR are set to 1, when the bus
- 4. The change of a UBC register value is executed in MA (memory access) stage. The even if the break condition matches in the instruction fetch address following the in which the pre-execution break is specified as the break condition, no break occurs. know the timing UBC register is changed, read the last written register. Instructions
  - are valid for the newly written register value. 5. The branch instruction should not be executed as soon as PC trace register BRSR as are read.

conditions both for channels A and B match simultaneously.

- 6. When PC breaks and TLB exceptions or errors occur in the same instruction. The p follows:
- A. Break and instruction fetch exceptions: Instruction fetch exception occurs first.
  - B. Break before execution and operand exception: Break before execution occurs f C. Break after execution and operand exception: Operand exception occurs first.

Rev. 5.00 May 29, 2006 page 162 of 698

Figure 8.1 shows the block diagram of the BSC.

### 8.1 Feature

The BSC has the following features:

- Physical address space is divided into six areas
  - A maximum 64 Mbytes for each of the six areas, 0, 2 to 6
  - Area bus width can be selected by register (area 0 is set by external pin)
  - Wait states can be inserted using the WAIT pin
  - specify the insertion of 1 to 10 cycles independently for each area (1 to 38 cycles and 6 and the PCMCIAT interface only)

    The type of memory connected can be specified for each area, and control sign

— Wait state insertion can be controlled through software. Register settings can b

- The type of memory connected can be specified for each area, and control sign output for direct memory connection
- Wait cycles are automatically inserted to avoid data bus conflict for continuous accesses to different areas or writes directly following reads of the same area
- Direct interface to synchronous DRAM (except when clock ratio becomes I\phi:B\phi
   Multiplexes row/column addresses according to synchronous DRAM capacity
  - Supports burst operation
  - Supports bank active mode
  - Has both auto-refresh and self-refresh functions
  - Controls timing of synchronous DRAM direct-connection control signals acco
- register settingBurst ROM interface
  - Insertion of wait states controllable through software
  - Register setting control of burst transfers
- PCMCIA interface
  - Insertion of wait states controllable through software

Rev. 5.00 May 29, 2006 pag

REJ0






Figure 8.1 BSC Functional Block Diagram

Rev. 5.00 May 29, 2006 page 164 of 698

REJ09B0146-0500



Chip select 0, 2 to 4	CS0, CS2 to CS4	0	Chip select signal to indicate area bei
Chip select 5, 6	CS5/CE1A, CS6/CE1B	0	Chip select signal to indicate area bei CS5/CE1A and CS6/CE1B can also be CE1A and CE1B of PCMCIA.
PCMCIA card select	CE2A, CE2B	0	When PCMCIA is used, CE2A and CE
Read/write	RD/WR	0	Data bus direction indicator signal. Sy DRAM write indicator signal.
Row address strobe L	RASL	0	When synchronous DRAM is used, Rallower 32-Mbyte address.
Row address strobe U	RASU	0	When synchronous DRAM is used, Rupper 32-Mbyte address.
Column address strobe	CASL	0	When synchronous DRAM is used, Confor lower 32-Mbyte address.
Column address strobe	CASU	0	When synchronous DRAM is used, Confort upper 32-Mbyte address.
Data enable 0	WE0/DQMLL	0	When memory other than synchronou used, selects D7 to D0 write strobe significant synchronous DRAM is used, selects [

WE1/DQMLU/

WE

D31 to D16

BS

Bus cycle start

Data enable 1

I/O

0

When 32-bit bus width, data I/O

asserts every data cycle.

Shows start of bus cycle. During burst

When memory other than synchronou

used, selects D15 to D8 write strobe s synchronous DRAM is used, selects D When PCMCIA is used, strobe signal

Rev. 5.00 May 29, 2006 pag

REJ09

indicates the write cycle.

			indicating I/O write.
Read	RD	0	Strobe signal indicating read cycle
Wait	WAIT	I	Wait state request signal
Clock enable	CKE	0	Clock enable control signal of synchro
IOIS16	IOIS16	I	Signal indicating PCMCIA 16-bit I/O. \ little-endian mode.
Bus release request	BREQ		Bus release request signal
Bus release	BACK	0	Bus release acknowledge signal

D24. When PCMCIA is used, strobe sign

# 8.3 Area Overview

acknowledgment

bit address spaces. The logical space is divided into five areas by the value of the upper address. The physical space is divided into eight areas.


**Space Allocation:** In the architecture of this LSI, both logical spaces and physical space

Logical space can be allocated at physical spaces using a memory management unit (M details, refer to section 3, Memory Management Unit (MMU), which describes area all physical spaces.

As listed in table 8.2, this LSI can be connected directly to six areas of memory/PCMC interface, and it outputs chip select signals ( $\overline{CS0}$ ,  $\overline{CS2}$  to  $\overline{CS6}$ ,  $\overline{CE2A}$ ,  $\overline{CE2B}$ ) for each of  $\overline{CS0}$  is asserted during area 0 access;  $\overline{CS6}$  is asserted during area 6 access. When PCMC interface is selected in area 5 or 6, in addition to  $\overline{CS5/CS6}$ ,  $\overline{CE2A/CE2B}$  are asserted for

Rev. 5.00 May 29, 2006 page 166 of 698 REJ09B0146-0500

corresponding bytes accessed.



Note: For logical address spaces P0 and P3, when the memory management unit (MMU) is on, it cooptionally generate a physical address for the logical address. It can be applied when the MMU off and when the MMU is on and each physical address for the logical address is equal except upper three bits.

See table 8.2, for information on converting logical addresses into user-defined physical addresses.

Figure 8.2 Corresponding to Logical Address Space and Physical Address

3	0	ordinary memory*1,	H'0C000000 to H'0FFFFFF	64 Mbytes	8,		
	S	ynchronous DRAM	H'0C000000 + H'20000000 × n to H'0FFFFFF + H'20000000 × n	Shadow	n:		
4	0	ordinary memory*1	H'10000000 to H'13FFFFFF	64 Mbytes	8,		
			H'10000000 + H'20000000 × n to H'13FFFFFF + H'20000000 × n	Shadow	n:		
5		ordinary memory*1,	H'14000000 to H'15FFFFF	32 Mbytes	8,		
	Ρ	CMCIA, burst ROM	H'16000000 to H'17FFFFF	32 Mbytes	_		
			H'14000000 + H'20000000 × n to H'17FFFFF + H'20000000 × n	Shadow	n:		
6		ordinary memory*1,	H'18000000 to H'19FFFFF	32 Mbytes	8,		
	Р	CMCIA, burst ROM	H'1A000000 to H'1BFFFFF	=			
			H'18000000 + H'20000000 × n to H'1BFFFFF + H'20000000 × n	Shadow	n:		
7*7	R	eserved area	H'1C000000 + H'20000000 × n to H'1FFFFFF + H'20000000 × n		n: (		
Notes:	1.	Memory with interface	e such as SRAM or ROM.				
	2.	Use external pin to sp	pecify memory bus width.				
	3.	Use register to specif	y memory bus width.				
	4.	With synchronous DF	RAM interfaces, bus width must be 16	6 or 32 bits.			
	5.	With synchronous DRAM interfaces, bus width must be 16 or 32 bits.					
	6.	With PCMCIA interfac	ce, bus width must be 8 or 16 bits.				
	7.	<ol><li>Do not access the reserved area. If the reserved area is accessed, the corre operation cannot be guaranteed.</li></ol>					

Ordinary memory\*1,

synchronous DRAM

2

H'0/FFFFFFFFFFFH

 $H'08000000 + H'20000000 \times n$  to

 $H'OBFFFFFF + H'200000000 \times n$ 

H'08000000 to H'0BFFFFF

64 Mbytes

Shadow

8,

n:

REJ09B0146-0500 **₹ENES∆S** 

Rev. 5.00 May 29, 2006 page 168 of 698

8. When the control register in area 1 is not used for address translation by the the top three bits of the logical address to 101 to allocate in the P2 space.

Area 4: H'10000000	Ordinary memory
Area 5: H'14000000	Ordinary memory/ burst ROM/PCMCIA
Area 6: H'18000000	Ordinary memory/ burst ROM/PCMCIA

Figure 8.3 Physical Space Allocation

synchronous DRAM

**Memory Bus Width:** The memory bus width in this LSI can be set for each area. In a external pin can be used to select byte (8 bits), word (16 bits), or longword (32 bits) o reset. The correspondence between the external pins (MD4 and MD3) and memory six table below.

Table 8.3 Correspondence between External Pins (MD4 and MD3) and Memo

MD4	MD3	Memory Size
0	0	Reserved (Setting prohibited)
0	1	8 bits
1	0	16 bits
1	1	32 bits

For areas 2 to 6, byte, word, and longword may be chosen for the bus width using bus register 2 (BCR2) whenever ordinary memory, ROM, or burst ROM are used. When the synchronous DRAM interface is used, word or longword can be chosen as the bus width.

When the PCMCIA interface is used, set the bus width to byte or word. When synchrope DRAM is connected to both area 2 and area 3, set the same bus width for areas 2 and using port A or B, set a bus width of 8 or 16 bits for all areas. For more information, s 8.4.2, Bus Control Register 2 (BCR2).

Rev. 5.00 May 29, 2006 pag REJ09

The PCMCIA interface is shared by the memory and I/O card

The PCMCIA interface is shared by the memory and I/O card



#### 8.3.1 **PCMCIA Support**

This LSI supports PCMCIA standard interface specifications in physical space areas 5 (except for WP).

The interfaces supported are basically the "IC memory card interface" and "I/O card in stipulated in JEIDA Specifications Ver. 4.2 (PCMCIA2.1).

**PCMCIA Interface Characteristics** Table 8.4

Item	Feature					
Access	Random	access				
Data bus 8/16 bits						
Memory type	Mask ROM, OTPROM, EPROM, EEPROM, flash memory					
Memory capacity Maximum 32 Mbytes						
I/O space capacity Maximum 32 Mbytes						
Others  Note: * Dynamic bus siz	bus sizing of I/O bus width* MCIA interface can be accessed from the anon-address translation area. bus width is supported only in the little en					
Area 5: H	1'14000000	Commom memory/Attribute memory				
Area 5: H	1'16000000	I/O space				
Area 6: H	1'18000000	Commom memory/Attribute memory				
Area 6: H	'1A000000	I/O space				

Figure 8.4 PCMCIA Space Allocation

Rev. 5.00 May 29, 2006 page 170 of 698

REJ09B0146-0500

RENESAS

13	A13	I	Address	A13	I
14	A14	I	Address	A14	I
15	WE/PGM	I	Write enable	WE/PGM	I
16	RDY/BSY	0	Ready/Busy	ĪREQ	0
17	V <sub>cc</sub>		Operation power	V <sub>cc</sub>	
18	$V_{PP1}$		Program power	$V_{PP1}$	
19	A16	I	Address	A16	I
20	A15	I	Address	A15	I
21	A12	I	Address	A12	I
22	A7	I	Address	A7	I
23	A6	I	Address	A6	I
24	A5	I	Address	A5	ı
25	A4	I	Address	A4	I
26	A3	I	Address	A3	I
27	A2	I	Address	A2	I
28	A1	I	Address	A1	I
29	A0	I	Address	A0	I

6

7

8

9

10

11

12

D6

D7

CE1

A10

ŌE

A11

Α9

Α8

I/O

I/O

I

ı

ı

I

I

I

Data

Data

Card enable

Output enable

Address

Address

Address

Address

D6

D7

CE1

A10

ΘĒ

A11

A9

**A8** 

I/O

I/O

Ī

ı

Data

Data

Card enable

Output enable

Address

Address

Address

Address

Address

Address

Program/ peripheral power

Address

Address

Address

Address

Address

Address Address

Address

Address Address

Address

Rev. 5.00 May 29, 2006 pag

Write enable
Ready/Busy
Operation power

D6

D7

CE

A1

RD

A1

Α9

**8**A

A1:

A1

A10

A1:

A1:

A7 A6

Α5

A4

A3 A2

Α1

A0

REJ09



40	D14	I/O	Data	D14	I/O	
41	D15	I/O	Data	D15	I/O	
42	CE2	I	Card enable	CE2	I	
43	VS1	I	Voltage sense 1	VS1	I	
44	RFU		Reserved	IORD	I	
45	RFU		Reserved	IOWR	I	
46	A17	I	Address	A17	I	
47	A18	I	Address	A18	I	
48	A19	I	Address	A19	I	
49	A20	I	Address	A20	I	
50	A21	I	Address	A21	I	
51	V <sub>cc</sub>		Power supply	V <sub>cc</sub>		
52	$V_{PP2}$		Program power	$V_{PP2}$		
53	A22	I	Address	A22	I	
54	A23	I	Address	A23	I	
55	A24	I	Address	A24	I	
56	A25	I	Address	A25	I	
57	VS2	I	Voltage sense 2	VS2	I	
58	RESET	I	Reset	RESET	I	
59	WAIT	0	Wait request	WAIT	0	

Ground

Data

Data

Data

Card detection

0

I/O

I/O

I/O

GND

CD1

D11

D12

D13

Ground

Data

Data

Data

Data

Data

Card enable Voltage sense 1

I/O read I/O write

Address

Address

Address Address

Address

Address

Address

Address

Address

Reset

Voltage sense 2

Wait request

Power supply Program/ peripheral power

Card detection

D11

D12

D13

D14 D15

CE2

ICIC

ICIC

A17

A18 A19

A20

A21

A22

A23

A24

A25

0

I/O

I/O

I/O



RENESAS

**GND** 

CD1

D11

D12

D13

35

36

37

38

39

						3 -	
64	D8	I/O	Data	D8	I/O	Data	D8
65	D9	I/O	Data	D9	I/O	Data	D9
66	D10	I/O	Data	D10	I/O	Data	D1
67	CD2	0	Card detection	CD2	0	Card detection	_
68	GND		Ground	GND		Ground	_

Note: \* This LSI does not support WP.

detection

## 8.4 Register Description

The BSC has 11 registers. The synchronous DRAM also has a built-in synchronous D register. These registers control direct connection interfaces to memory, wait states an

Refer to section 23, List of Registers, for more details of the addresses and access size

- Bus control register 1 (BCR1)
- Bus control register 2 (BCR2)
- Wait state control register 1 (WCR1)
- Wait state control register 2 (WCR2)
- Individual memory control register (MCR)
- PCMCIA control register (PCR)
- Synchronous DRAM mode register (SDMR)
- Refresh timer control/status register (RTCSR)
- Refresh timer counter (RTCNT)
- Refresh time constant register (RTCOR)
- Refresh count register (RFCR)

change

				WE/DQM, RD, CE2A, CE2B and DRAK0/1 mode.
				0: High-impedance state in standby mode.
				1: Driven in standby mode.
12	HIZCNT	0	R/W	Hi-Z Control
				Specifies the state of the $\overline{RAS}$ and the $\overline{CAS}$ standby and bus right release.
				0: High-impedance state at standby and burelease.
				1: Driven at standby and bus right release.
11	ENDIAN	0/1*1	R	Endian Flag
				Samples the value of the external pin designed and upon a power-on reset. Endian for spaces is decided by this bit, which is read
				0: (On reset) Endian setting external pin (Machine Indicates the SH7706 is set as big endia
				1: (On reset) Endian setting external pin (No Indicates the SH7706 is set as little end

13

**PULD** 

**HIZMEM** 

REJ09B0146-0500

0

0

1 111 AZ3 10 A0 1 U11-UP

Pin D31 to D0 Pull-Up

0: Not pulled up 1: Pulled up

when not in use. 0: Not pulled up 1: Pulled up

Hi-Z memory control

RENESAS

R/W

R/W

Specifies whether or not pins A25 to A0 are for 4 cycles immediately after BACK is asse

Specifies whether or not pins D31 to D0 are

Specifies the state of A25 to 0, BS, CS, RD

				01: Access area 0 as burst ROM (16 cons accesses). Can be used only when bu
8	A5BST1	0	R/W	Area 5 Burst Enable
7	A5BST0	0	R/W	Specify whether to use burst ROM and PO mode in physical space area 5. When burst PCMCIA burst mode are used, set the nur transfers.
				00: Access area 5 as ordinary memory
				01: Burst access of area 5 (4 consecutive Can be used when bus width is 8, 16,
				10: Burst access of area 5 (8 consecutive Can be used when bus width is 8 or 16
				11: Burst access of area 5 (16 consecutive Can be used only when bus width is 8.
6	A6BST1	0	R/W	Area 6 Burst Enable
5	A6BST0	0	R/W	Specify whether to use burst ROM and PC

Or 32.

16.

10: Access area 0 as burst ROM (8 conse accesses). Can be used when bus wid

mode in physical space area 6. When burs PCMCIA burst mode are used, set the nur

00: Access area 6 as ordinary memory 01: Burst access of area 6 (4 consecutive Can be used when bus width is 8, 16, 10: Burst access of area 6 (8 consecutive Can be used when bus width is 8 or 16 11: Burst access of area 6 (16 consecutive Can be used only when bus width is 8

REJ09

Rev. 5.00 May 29, 2006 pag RENESAS

transfers.

				DRAM*3
				011: Areas 2 and 3 are synchronous DRAM
				100: Reserved (Setting prohibited)
				101: Reserved (Setting prohibited)
				110: Reserved (Setting prohibited)
				111: Reserved (Setting prohibited)
1	A5PCM	0	R/W	Area 5 Bus Type
				Designates whether to access physical spa

	as PCMCIA space.
	0: Access physical space area 6 as ordinar
	1: Access physical space area 6 as PCMC
Notes: 1.	Samples the value of the external pin (MD5) designating endian at power-or

R/W

0

A6PCM

0

the value of the external pin (MD5) designating endian at power-or

as PCMCIA space.

Area 6 Bus Type

0: Access physical space area 5 as ordinary 1: Access physical space area 5 as PCMCI

Designates whether to access physical spa

3. Do not access to the SRAM when the clock ratio is I  $\phi$ : B  $\phi$  = 1:1.

2. When selecting this mode, set the same bus width for areas 2 and 3.

REJ09B0146-0500

Rev. 5.00 May 29, 2006 page 176 of 698

				<ul> <li>When port A/B is unused.</li> <li>00: Reserved (Setting prohibited)</li> <li>01: Byte (8-bit) size</li> <li>10: Word (16-bit) size</li> <li>11: Longword (32-bit) size</li> </ul>
				<ul> <li>When port A/B is used.</li> <li>00: Reserved (Setting prohibited)</li> <li>01: Byte (8-bit) size</li> <li>10: Word (16-bit) size</li> <li>11: Reserved (Setting prohibited)</li> </ul>
11	A5SZ1	1	R/W	Area 5 Bus Size Specification
10	A5SZ0	1	R/W	Specify the bus sizes of physical spa
				<ul> <li>When port A/B is unused.</li> <li>00: Reserved (Setting prohibited)</li> <li>01: Byte (8-bit) size</li> <li>10: Word (16-bit) size</li> <li>11: Longword (32-bit) size</li> </ul>
				<ul> <li>When port A/B is used.</li> <li>00: Reserved (Setting prohibited)</li> <li>01: Byte (8-bit) size</li> <li>10: Word (16-bit) size</li> <li>11: Reserved (Setting prohibited)</li> </ul>

12

A6SZ1

A6SZ0

1

1

R/W

R/W

RENESAS

These bits are always read as 0. The

Specify the bus sizes of physical space

Rev. 5.00 May 29, 2006 pag

REJ0

Area 6 Bus Size Specification

should always be 0.

			<ul> <li>When port A/B is used.</li> <li>00: Reserved (Setting prohibited)</li> <li>01: Byte (8-bit) size</li> <li>10: Word (16-bit) size</li> <li>11: Reserved (Setting prohibited)</li> </ul>
A3SZ1 A3SZ0	1	R/W R/W	Area 3 Bus Size Specification Specify the bus sizes of physical s
			<ul> <li>When port A/B is unused.</li> <li>00: Reserved (Setting prohibited)</li> <li>01: Byte (8-bit) size</li> <li>10: Word (16-bit) size</li> <li>11: Longword (32-bit) size</li> <li>When port A/B is used.</li> </ul>

11. Luligwold (32-bit) size

00: Reserved (Setting prohibited)

11: Reserved (Setting prohibited)

01: Byte (8-bit) size 10: Word (16-bit) size space

REJ09B0146-0500

Rev. 5.00 May 29, 2006 page 178 of 698

RENESAS

				<ul><li>When port A/B is used.</li><li>00: Reserved (Setting prohibited)</li></ul>
				01: Byte (8-bit) size
				10: Word (16-bit) size
				11: Reserved (Setting prohibited)
3 to 0	_	All 0	R	Reserved

11: Longword (32-bit) size

should always be 0.

These bits are always read as 0. The

### 8.4.3 Wait State Control Register 1 (WCR1)

not be turned off quickly even when the read signal from the external device is turned can result in conflicts between data buses when consecutive memory accesses are to dememories or when a write immediately follows a memory read. This LSI automatically states equal to the number set in WCR1 in those cases.

Wait state control register 1 (WCR1) is a 16-bit read/write register that specifies the n idle (wait) state cycles inserted for each area. For some memories, the drive of the dat

WCR1 is initialized to H'3FF3 by a power-on reset. It is not initialized by a manual restandby mode.

			01: 1 idle cycle inserted
			10: 2 idle cycles inserted
			11: 3 idle cycles inserted
A5IW1	1	R/W	Area 5 Intercycle Idle Specification
A5IW0	1	R/W	Specify the number of idles inserted better cycles when switching between physical 5 to another space or between a read acceptable access in the same physical space
			00: 1 idle cycle inserted
			01: 1 idle cycle inserted
			10: 2 idle cycles inserted
			11: 3 idle cycles inserted
A4IW1	1	R/W	Area 4 Intercycle Idle Specification
A4IW0	1	R/W	Specify the number of idles inserted bet cycles when switching between physical 4 to another space or between a read at write access in the same physical space
			00: 1 idle cycle inserted
			01: 1 idle cycle inserted
			10: 2 idle cycles inserted
			11: 3 idle cycles inserted
	A5IW0	A5IW0 1  A4IW1 1	A5IW0 1 R/W  A4IW1 1 R/W

12

A6IW1

A6IW0

1

1

R/W

R/W

REJ09B0146-0500 **₹ENES∆S** 

Rev. 5.00 May 29, 2006 page 180 of 698

should always be 0.

00: 1 idle cycle inserted

Area 6 Intercycle Idle Specification

Specify the number of idles inserted between switching between physical 6 to another space or between a read ac write access in the same physical space

7	AZIVVO	•	1000	cycles when switching between physica 2 to another space or between a read a write access in the same physical space
				00: 1 idle cycle inserted
				01: 1 idle cycle inserted
				10: 2 idle cycles inserted
				11: 3 idle cycles inserted
3, 2	_	All 0	R	Reserved
				These bits are always read as 0. The w should always be 0.
1	A0IW1	1	R/W	Area 0 Intercycle Idle Specification
0	AOIWO	1	R/W	Specify the number of idles inserted be cycles when switching between physica 0 to another space or between a read a write access in the same physical space.
				00: 1 idle cycle inserted
				01: 1 idle cycle inserted
				10: 2 idle cycles inserted
				11: 3 idle cycles inserted

R/W

R/W

5

4

A2IW1

A2IW0

1

1

10: 2 idle cycles inserted 11: 3 idle cycles inserted

Area 2 Intercycle Idle Specification

Specify the number of idles inserted be

Rev. 5.00 May 29, 2006 pag

REJ0

						-
12	A5W2	1	R/W	Area 5	Wait Control	
11	A5W1	1	R/W		the number of wait	
10	A5W0	1	R/W		I space area 5 in co Iso specify the burst	
				Refer to	table 8.7 for details	i.
9	A4W2	1	R/W	Area 4	Wait Control	
8	A4W1	1	R/W		the number of wait	states inserted
7	A4W0	1	R/W	physica	ıl space area 4.	
				Refer to	table 8.8 for details	<b>5.</b>
6	A3W1	1	R/W	Area 3	Wait Control	
5	A3W0	1	R/W		the number of wait	states inserted
				• Fo	r Ordinary memory	
				Ins	erted Wait States	WAIT Pin
				00:	0	Ignored
				01:	1	Enable
				10:	2	Enable
				11:	3	Enable
				• Fo	r Synchronus DRAM	
				Sy	nchronus DRAM: CA	AS Latency
				00:	1	
				01:	1	
				10:	2	
				11:	3	

A6W0

R/W

RENESAS

Specify the number of walt states inserted physical space area 6 in combination with

PCR. Also specify the burst pitch for burst

Refer to table 8.6 for details.

Rev. 5.00 May 29, 2006 page 182 of 698

REJ09B0146-0500

			01:	1	Enabled
			10:	2	Enabled
			11:	3	Enabled
			• F	or Synchronus D	RAM
			5	Synchronus DRAM	M: CAS Latency
			00:	1	
			01:	1	
			10:	2	
			11:	3	
A0W2	1	R/W	Area	0 Wait Control	
A0W1	1	R/W	Speci	ify the number of	wait states inserte
A0W0	1	R/W	physical space area 0. Also specify the burst transfer.		

0

Refer to table 8.9 for details.

		1	1	Enable	2	En
	1	0	2	Enable	3	En
		1	3	Enable	4	En
1	0	0	4	Enable	4	En
		1	6	Enable	6	En
	1	0	8	Enable	8	En
		1	10	Enable	10	En

Table 8.7 Area 5 Wait Control (Normal Memory I/F)

				D	escription	
WCR2's bits			Firs	t Cycle	Burst C (Excluding Fi	-
Bit 12: A5W2	Bit 11: A5W1	Bit 10: A5W0	Inserted Wait States	WAIT Pin	Number of States Per Data Transfer	W
0	0	0	0	Ignored	2	En
		1	1	Enable	2	En
	1	0	2	Enable	3	En
		1	3	Enable	4	En
1	0	0	4	Enable	4	En
		1	6	Enable	6	En
	1	0	8	Enable	8	En
		1	10	Enable	10	En



1	0	0	4	Enable
		1	6	Enable
	1	0	8	Enable
		1	10	Enable

Table 8.9 Area 0 Wait Control

				D	escription	
,	WCR2's b	oits	Firs	t Cycle	Burst ( (Excluding F	-
Bit 2: A0W2	Bit 1: A0W1	Bit 0: A0W0	Inserted Wait States	WAIT Pin	Number of States Per Data Transfer	_
0	0	0	0	Ignored	2	Е
		1	1	Enable	2	Е
	1	0	2	Enable	3	Е
		1	3	Enable	4	Е
1	0	0	4	Enable	4	Е
		1	6	Enable	6	Е
	1	0	8	Enable	8	Е
		1	10	Enable	10	Е

and AMX3 to AMX0 are written to at the initialization after a power-on reset and are n modified again. When RFSH and RMODE are written to, write the same values to the When using synchronous DRAM, do not access areas 2 and 3 until this register is initia

Bit	Bit Name	Initial Value	R/W	Description		
15	TPC1	0	R/W	RAS Precharge	e Time	
14	TPC0	0	R/W	connected mer	nous DRAM interfact mory, they set the m put of the next bank e.	inimum
				after issuing a in auto-refresh bank-active mo	cycles to be inserted precharge all banks or a precharge (PR ode is one cycle less active mode, neither red to 0.	(PALL) E) comi than th
				Normal Operation	Immediately after* Precharge Command	Immed after Self-Re
				00: 1 cycle	0 cycle	2 cycle
				01: 2 cycles	1 cycle	5 cycle
				10: 3 cycles	2 cycles	8 cycle
				11: 4 cycles	3 cycles	11 cycl
				command	tely after a precharge and	prechar

Rev. 5.00 May 29, 2006 page 186 of 698 REJ09B0146-0500



				precharge delay time. This designates the between the end of a write cycle and the active command. This is valid only when synchronous DRAM is connected. After the cycle, the next bank-active command is refor the period TPC + TRWL.
				00: 1 cycle
				01: 2 cycles
				10: 3 cycles
				11: Reserved (Setting prohibited)
9	TRAS1	0	R/W	CAS-Before-RAS Refresh RAS Assert Ti
8	TRAS0	0	R/W	When synchronous DRAM interface is seconnected memory, no bank-active comr issues during the period TPC + TRAS afterefresh command.
				00: 2 cycles
				01: 3 cycles
				10: 4 cycles
				11: 5 cycles
7	RASD	0	R/W	Synchronous DRAM Bank Active
				Specifies whether synchronous DRAM is bank active mode or auto-precharge mode
				When both areas 2 and 3 are to be conn synchronous DRAM, select auto-prechar

R/W

R/W

11

10

TRWL1

TRWL0

0

0

11: 4 cycles

Write-Precharge Delay

The TRWL bits set the synchronous DRA

RENESAS

0: Auto-precharge mode1: Bank active mode

- 0001: Reserved (Setting prohibited) 0010: Reserved (Setting prohibited)
  - 0011: Reserved (Setting prohibited)
  - - 0100: The row address begins with A9. (T value is output at A1 when the row
    - output. 64 M (1 M × 16 bits × 4 bank 0101: The row address begins with A10. (
      - value is output at A1 when the row output. 128 M (2 M  $\times$  16 bits  $\times$  4 bar  $(2 \text{ M} \times 8 \text{ bits} \times 4 \text{ banks}))$
    - 0110: Cannot be set.

    - 0111: The row address begins with A9. (T
    - value is output at A1 when the row
      - output. 64 M (512 k  $\times$  32 bits  $\times$  4 ba

      - 1000: Reserved (Setting prohibited) 1001: Reserved (Setting prohibited)
      - 1010: Reserved (Setting prohibited)
      - 1011: Reserved (Setting prohibited) 1100: Reserved (Setting prohibited)
    - 1101: The row address begins with A10. ( value is output at A1 when the row output. 256 M (4 M  $\times$  16 bits  $\times$  4 bar
      - 1110: The row address begins with A11. ( value is output at A1 when the row output. 512 M (8 M  $\times$  16 bits  $\times$  4 bar
      - 1111: Reserved (Setting prohibited) Notes: 1. Cannot be set when using a 32 width.

2. Cannot be set when using a 10

width.

RENESAS

			before-RAS refresh or an auto-refresh is on synchronous DRAM at the period set refresh-related registers RTCNT, RTCOF RTCSR. When a refresh request occurs external bus cycle, the bus cycle will be at the refresh cycle performed. When the R and this bit is also 1, the synchronous DF wait for the end of any executing external before going into a self-refresh. All refres to memory that is in the self-refresh state ignored.
			0: CAS-before-RAS refresh (RFSH must
			1: Self-refresh (RFSH must be 1)
0	 0	R/W	Reserved
			This bit is always read as 0. The write va always be 0.

R/W

RMODE

1: Refresh

Refresh Mode

The RMODE bit selects whether to perfo ordinary refresh or a self-refresh when th is 1. When the RFSH bit is 1 and this bit

RENESAS

Rev. 5.00 May 29, 2006 pag

REJ0

				The relationship between the setting vanumber of waits is the same as A6W3.
13, 12	_	All 0	R	Reserved
				These bits are always read as 0. The w should always be 0.
11	A5TED2	0	R/W	Area 5 Address OE/WE Assert Delay
7	A5TED1	0	R/W	The A5TED bits specify the address to
6	A5TED0	0	R/W	assert delay time for the PCMCIA inter- connected to area 5.
				000: 0.5-cycle delay 001: 1.5-cycle delay 010: 2.5-cycle delay 011: 3.5-cycle delay 100: 4.5-cycle delay 101: 5.5-cycle delay 110: 6.5-cycle delay
				111: 7.5-cycle delay

Rev. 5.00 May 29, 2006 page 190 of 698

REJ09B0146-0500

14

A5W3

0

R/W

RENESAS

The A6W3 bit specifies the number of it wait states for area 6 combined with bit A6W0 in WCR2. It also specifies the nutransfer states in burst transfer. Set this when area 6 is not set to PCMCIA.

Refer to table 8.10 for details.

The A5W3 bit specifies the number of in wait states for area 5 combined with bit A5W0 in WCR2. It also specifies the nutransfer states in burst transfer. Set this when area 5 is not set to PCMCIA.

Area 5 Wait Control

				111: 7.5-cycle delay
9	A5TEH2	0	R/W	Area 5 OE/WE Negate Address Delay
3	A5TEH1	0	R/W	The A5TEH bits specify the OE/WE no
2	A5TEH0	0	R/W	address delay time for the PCMCIA int connected to area 5.
				000: 0.5-cycle delay
				001: 1.5-cycle delay
				010: 2.5-cycle delay
				011: 3.5-cycle delay
				100: 4.5-cycle delay
				101: 5.5-cycle delay
				110: 6.5-cycle delay
				111: 7.5-cycle delay
8	A6TEH2	0	R/W	Area 6 OE/WE Negate Address Delay
1	A6TEH1	0	R/W	The A6TEH bits specify the OE/WE ne
0	A6TEH0	0	R/W	address delay time for the PCMCIA int connected to area 6.
				000: 0.5-cycle delay 001: 1.5-cycle delay 010: 2.5-cycle delay 011: 3.5-cycle delay 100: 4.5-cycle delay
				100. T.J-cycle delay

The bit numbers are out of sequence.

Note:

.14C\_3/2

Rev. 5.00 May 29, 2006 pag

REJ0

101: 5.5-cycle delay 110: 6.5-cycle delay 111: 7.5-cycle delay

100: 4.5-cycle delay 101: 5.5-cycle delay 101: 6.5-cycle delay

0	1	0	2	Enabled
0	1	1	3	Enabled
1	0	0	4	Enabled
1	0	1	6	Enabled
1	1	0	8	Enabled
1	1	1	10	Enabled
0	0	0	12	Enabled
0	0	1	14	Enabled
0	1	0	18	Enabled
0	1	1	22	Enabled
1	0	0	26	Enabled
1	0	1	30	Enabled
1	1	0	34	Enabled
1	1	1	38	Enabled

1

0

2

3

4

5

7

9

11 13

15

19

23

27

31

35

39

Enabled

Eı

Eı

Εı

Eı

Eı

Eı Eı

Eı

Eı

Eı

Εı

Eı

Eı

0

0

Rev. 5.00 May 29, 2006 page 192 of 698

REJ09B0146-0500

RENESAS

DRAM is connected to A2 of the chip and A1 of the synchronous DRAM is connected the chip, the value actually written to the synchronous DRAM is the X value shifted to With a 16-bit bus width, the value written is the X value shifted one bit right. For exact 32-bit bus width, when H'0230 is written to the SDMR register of area 2, random datasethe address H'FFFFD000 (address Y) + H'08C0 (value X), or H'FFFFD8C0. As a result written to the SDMR register. The range for value X is H'0000 to H'0FFC. When H'020 written to the SDMR register of area 3, random data is written to the address H'FFFFF (address Y) + H'08C0 (value X), or H'FFFFE8C0. As a result, H'0230 is written to the register. The range for value X is H'0000 to H'0FFC.

### 8.4.8 Refresh Timer Control/Status Register (RTCSR)

The refresh timer control/status register (RTCSR) is a 16-bit read/write register that sprefresh cycle, whether to generate an interrupt, and that interrupt's cycle. It is initialized by a power-on reset, but is not initialized by a manual reset or standby mode and hold unchanged. Make the RTCOR setting before setting bits CKS2 to CKS0 in RTCSR.

Note: Writing to the RTCSR differs from that to general registers to ensure the RTC rewritten incorrectly. Use the word-transfer instruction to set the upper byte as B'10100101 and the lower byte as the write data. For the byte-transfer instruction is disabled. Read data in 16 bits. 0 is read from undefined bits.

				1: The values of RTCNT and RTCOR m Set condition: RTCNT = RTCOR*
				Note: * Contents don't change when 1 i CMF.
6	CMIE	0	R/W	Compare Match Interrupt Enable
				Enables or disables an interrupt reques when the CMF of RTCSR is set to 1. Do this bit to 1 when using auto-refresh.
				0: Disables an interrupt request caused
				1: Enables an interrupt request caused
5	CKS2	0	R/W	Clock Select Bits
4	CKS1	0	R/W	Select the clock input to RTCNT. The se
3	CKS0	0	R/W	is the external bus clock (CKIO). The Ricount clock is CKIO divided by the special RTCOR should be set before setting CkCKSO.
				000: Disables clock input
				001: Bus clock (CKIO)/4
				010: CKIO/16
				011: CKIO/64
				100: CKIO/256
				101: CKIO/1024
				110: CKIO/2048
				111: CKIO/4096

RENESAS

Rev. 5.00 May 29, 2006 page 194 of 698

REJ09B0146-0500

match.

Clear condition: When a refresh is pe After 0 has been written in CMF and and RMODE = 0 (to perform a CBR I

				1: RFCR has exceeded the count limit
				LMTS Set Conditions: When the RFCR va exceeded the count limit value set in
				Note: * Contents don't change when 1 OVF.
1	OVIE	0	R/W	Refresh Count Overflow Interrupt Enal
				OVIE selects whether to suppress ger interrupt requests by OVF when the O RTCSR is set to 1.

R/W

0: Disables interrupt requests from the1: Enables interrupt requests from the

Refresh Count Overflow Limit Select Indicates the count limit value to be co the number of refreshes indicated in the count register (RFCR). When the value overflows the value specified by LMTS

Rev. 5.00 May 29, 2006 pag

REJ09

0: Count limit value is 10241: Count limit value is 512

0

**LMTS** 

0

RENESAS

flag is set.

rewritten incorrectly. Use the word-transfer instruction to set the upper byte as B'10100101 and the lower byte as the write data. For the byte-transfer instructi

is disabled. Read data in 16 bits. 0 is read from undefined bits.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0.
7 to 0	_	All 0	R/W	8-bit counter

#### 8.4.10 **Refresh Time Constant Register (RTCOR)**

before setting bits CKS2 to CKS0 in RTCSR.

and RTCNT (bottom 8 bits) are constantly compared. When the values match, the CMI RTCSR is set and RTCNT is cleared to 0. When the refresh bit (RFSH) of the individu control register (MCR) is set to 1 and the refresh mode is set to auto refresh, a memory cycle occurs when the CMF bit is set. RTCOR is initialized to H'00 by a power-on rese initialized by a manual reset or standby mode, but holds its contents. Make the RTCOR

The refresh time constant register (RTCOR) is a 16-bit read/write register. The values of

Writing to the RTCOR differs from that to general registers to ensure the RTCO rewritten incorrectly. Use the word-transfer instruction to set the upper byte as B'10100101 and the lower byte as the write data. For the byte-transfer instructi is disabled. Read data in 16 bits. 0 is read from undefined bits.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	_	All 0	R	Reserved
				These bits are always read as 0.
7 to 0	_	All 0	R/W	Upper limit of the counter (8 bits)

Rev. 5.00 May 29, 2006 page 196 of 698

REJ09B0146-0500



rewritten incorrectly. Use the word-transfer instruction to set the MSB and fol bits of upper bytes as B'101001 and remaining bits as the write data. For the b instruction, writing is disabled. Read data in 16 bits. 0 is read from undefined

Bit	Bit Name	Initial Value	R/W	Description
15 to 10	_	All 0	R	Reserved
				These bits are always read as 0.
9 to 0	_	All 0	R/W	10-bit counter

# 8.5 Operation

## 8.5.1 Endian/Access Size and Data Alignment

data, and little endian, in which the 0 address is the least significant byte. This switched designated by an external pin (MD5 pin) at the time of a power-on reset. After a power big endian is engaged when MD5 is low; little endian is engaged when MD5 is high.

Three data bus widths are available for ordinary memory (byte, word, longword) and widths (word and longword) for synchronous DRAM. For the PCMCIA interface, cho

This LSI supports both big endian, in which the 0 address is the most significant byte

widths (word and longword) for synchronous DRAM. For the PCMCIA interface, che byte and word. This means data alignment is done by matching the device's data width. The access unit must also be matched to the device's bus width. This also means that volongword data is read from a byte-width device, the read operation must happen 4 tim LSI, data alignment and conversion of data length is performed automatically between respective interfaces.

Tables 8.11 through 8.16 show the relationship between endian, device data width, an unit.

? Pence ae



Byte access at 2	_	_	Data 7 to 0	_			Assert
Byte access at 3	_	_	_	Data 7 to 0			
Word access at 0	Data 15 to 8	Data 7 to 0	_	_	Assert	Assert	
Word access at 2	_	_	Data 15 to 8	Data 7 to 0			Assert
Longword access at 0	Data 31 to 24	Data 23 to 16	Data 15 to 8	Data 7 to 0	Assert	Assert	Assert

Table 8.12 16-Bit External Device/Big Endian Access and Data Alignment

		Data Bus					Strobe Signals		
Operation		D31 to D24	D23 to D16	D15 to D8	D7 to D0	WE3, DQMUU	WE2, DQMUL	WE1, DQMLU	
Byte access	s at 0	_	_	Data 7 to 0	_			Assert	
Byte access	s at 1	_	_	_	Data 7 to 0				
Byte access	s at 2	_	_	Data 7 to 0	_			Assert	
Byte access	s at 3	_	_	_	Data 7 to 0				
Word acces	ss at 0	_	_	Data 15 to 8	Data 7 to 0			Assert	
Word acces	ss at 2	_	_	Data 15 to 8	Data 7 to 0			Assert	
Longword access	1st time at 0	_	_	Data 31 to 24	Data 23 to 16			Assert	
at 0	2nd time at 2	_	_	Data 15 to 8	Data 7 to 0			Assert	

Rev. 5.00 May 29, 2006 page 198 of 698 REJ09B0146-0500



Byte access at 2		_	_	_	Data 7 to 0
Byte access at 3		_	_	_	Data 7 to 0
Word access at 0	1st time at 0				Data 15 to 8
	2nd time at 1				Data 7 to 0
Word access at 2	1st time at 2				Data 15 to 8
	2nd time at 3				Data 7 to 0
Longword access at 0	1st time at 0				Data 31 to 24
	2nd time at 1	_	_	_	Data 23 to 16
	3rd time at 2	_			Data 15 to 8
	4th time at 3	_	_	_	Data 7 to 0

Byte access at 2	_	Data 7 to 0	_	_		Assert	
Byte access at 3	Data 7 to 0	_	_	_	Assert		
Word access at 0	_	_	Data 15 to 8	Data 7 to 0			Assert
Word access at 2	Data 15 to 8	Data 7 to 0	_	_	Assert	Assert	
Longword access at 0	Data 31 to 24	Data 23 to 16	Data 15 to 8	Data 7 to 0	Assert	Assert	Assert

Table 8.15 16-Bit External Device/Little Endian Access and Data Alignment

Operation			Dat	a Bus		Strobe Signals		
		D31 to D24	D23 to D16	D15 to D8	D7 to D0	WE3, DQMUU	WE2, DQMUL	WE1, DQMLU
Byte access	s at 0	_	_	_	Data 7 to 0			
Byte access	s at 1	_	_	Data 7 to 0	_			Assert
Byte access	s at 2	_	_	_	Data 7 to 0			
Byte access	s at 3	_	_	Data 7 to 0	_			Assert
Word acces	ss at 0	_	_	Data 15 to 8	Data 7 to 0			Assert
Word acces	ss at 2	_	_	Data 15 to 8	Data 7 to 0			Assert
Longword access	1st time at 0	_	_	Data 15 to 8	Data 7 to 0			Assert
at 0	2nd time at 2	_	_	Data 31 to 24	Data 23 to 16	}		Assert

Rev. 5.00 May 29, 2006 page 200 of 698

REJ09B0146-0500



Byte access at 2		_	_	_	Data 7 to 0
Byte access at 3		_	_	_	Data 7 to 0
Word access at 0	1st time at 0	_	_	_	Data 7 to 0
	2nd time at 1		_		Data 15 to 8
Word access at 2	1st time at 2	_	_	_	Data 7 to 0
	2nd time at 3	_	_	_	Data 15 to 8
Longword access at 0	1st time at 0	_	_	_	Data 7 to 0
	2nd time at 1	_	_	_	Data 15 to 8
	3rd time at 2	_	_	_	Data 23 to 16
	4th time at 3	_	_	_	Data 31 to 24

WE0 to WE3 signals for write control are also asserted. The number of bus cycles is see between 0 and 10 wait cycles using the A0W2 to A0W0 bits of WCR2. In addition, any waits can be inserted in each bus cycle by means of the external wait pin (WAIT). When function is used, the bus cycle pitch of the burst cycle is determined within a range of 2

**Area 1:** Area 1 physical addresses A28 to A26 are 001. Addresses A31 to A29 are ignorable address range is  $H'04000000 + H'20000000 \times n$  to  $H'07FFFFFF + H'200000000 \times n$  (n = n = 1 to 6 are the shadow spaces).

Area 1 is the area specifically for the internal peripheral modules. The external memoribe connected.

Control registers of peripheral modules shown below are mapped to this area 1. Their a

are physical address, to which logical addresses can be mapped with the MMU enabled

DMAC, PORT, SCIF, ADC, DAC, INTC (except INTEVT, IPRA, IPRB)

Those registers must be set not to be cached.

according to the number of waits.

Area 2: Area 2 physical addresses A28 to A26 are 010. Addresses A31 to A29 are igno

this space. Byte, word, or longword can be selected as the bus width using the A2SZ1 this of BCR2 for ordinary memory.

When the area 2 space is accessed, a CS2 signal is asserted. When ordinary memories a

When the area 2 space is accessed, a  $\overline{CS2}$  signal is asserted. When ordinary memories a connected, an  $\overline{RD}$  signal that can be used as  $\overline{OE}$  and the  $\overline{WE0}$  to  $\overline{WE3}$  signals for write also asserted and the number of bus cycles is selected between 0 and 3 wait cycles usin A2W1 to A2W0 bits of WCR2.

Rev. 5.00 May 29, 2006 page 202 of 698 REJ09B0146-0500

RENESAS

Ordinary memories like SRAM and ROM, as well as synchronous DRAM, can be conthis space. Byte, word or longword can be selected as the bus width using the A3SZ1 bits of BCR2 for ordinary memory.

When area 3 space is accessed,  $\overline{CS3}$  is asserted.

When ordinary memories are connected, an RD signal that can be used as  $\overline{OE}$  and the  $\overline{WE3}$  signals for write control are asserted and the number of bus cycles is selected be 3 wait cycles using the A3W1 to A3W0 bits of WCR2.

When synchronous DRAM is connected, the RASU, RASL signal, CASU, CASL signal, and byte controls DQMHH, DQMHL, DQMLH, and DQMLL are all asserted addresses multiplexed. Control of RAS, CAS, and data timing and of address multiple with MCR.

**Area 4:** Area 4 physical addresses A28 to A26 are 100. Addresses A31 to A29 are ign address range is  $H'10000000 + H'20000000 \times n$  to  $H'13FFFFFF + H'20000000 \times n$  (n n = 1 to 6 are the shadow spaces).

Only ordinary memories like SRAM and ROM can be connected to this space. Byte, to longword can be selected as the bus width using the A4SZ1 to A4SZ0 bits of BCR2. Warea 4 space is accessed, a CS4 signal is asserted. An RD signal that can be used as OWE0 to WE3 signals for write control are also asserted. The number of bus cycles is so

**Area 5:** Area 5 physical addresses A28 to A26 are 101. Addresses A31 to A29 are ign address range is the 64 Mbytes at  $H'14000000 + H'200000000 \times n$  to H'17FFFFFF + H n (n = 0 to 6 and n = 1 to 6 are the shadow spaces).

between 0 and 10 wait cycles using the A4W2 to A4W0 bits of WCR2.

Ordinary memories like SRAM and ROM as well as burst ROM and PCMCIA interfaceonnected to this space. When the PCMCIA interface is used, the IC memory card introduces range comprises the 32 Mbytes at H'14000000 + H'20000000 × n to H'15FFF

H'20000000  $\times$  n (where n = 0 to 6, and n = 1 to 6 represents shadow space), and the I/



When the PCMCIA interface is used, the  $\overline{CE1A}$  signal,  $\overline{CE2A}$  signal,  $\overline{RD}$  signal as  $\overline{OE}$  WE1,  $\overline{ICIORD}$ , and  $\overline{ICIOWR}$  signals are asserted.

A5TEH2 to A5TEH0 bits of the PCR register.

WE, ICIORD, and ICIOWR signals are asserted.

Rev. 5.00 May 29, 2006 page 204 of 698

REJ09B0146-0500

of WCR2. With the PCMCIA interface, from 0 to 38 wait cycles can be selected using to A5W0 bits of WCR2 and the A5W3 bit of PCR. In addition, any number of waits ca inserted in each bus cycle by means of the external wait pin (WAIT). When a burst fun used, the bus cycle pitch of the burst cycle is determined within a range of 2 to 11 (2 to PCMCIA interface) according to the number of waits. The setup and hold times of add for the read/write strobe signals can be set in the range 0.5 to 7.5 using A5TED2 to A5'

The number of bus cycles is selected between 0 and 10 wait cycles using the A5W2 to

**Area 6:** Area 6 physical addresses A28 to A26 are 110. Addresses A31 to A29 are ignoral address range is the 64 Mbytes at H'18000000 + H'200000000  $\times$  n – H'1BFFFFFF + H'2 n (n = 0 to 6 and n = 1 to 6 are the shadow spaces).

connected to this space. When the PCMCIA interface is used, the IC memory card inte address range is 32 Mbytes at H'18000000 + H'20000000  $\times$  n – H'19FFFFFF + H'2000 and the I/O card interface address range is 32 Mbytes at H'1A000000 + H'20000000  $\times$  H'1BFFFFFF + H'20000000  $\times$  n (n = 0 to 6 and n = 1 to 6 are the shadow spaces).

using the A6SZ1 to A6SZ0 bits of BCR2. For the PCMCIA interface, byte, and word of

Ordinary memories like SRAM and ROM as well as burst ROM and PCMCIA interfac

selected as the bus width using the A6SZ1 to A6SZ0 bits of BCR2.

When the area 6 space is accessed and ordinary memory is connected, a  $\overline{\text{CS6}}$  signal is a  $\overline{\text{RD}}$  signal that can be used as  $\overline{\text{OE}}$  and the  $\overline{\text{WE0}}$  to  $\overline{\text{WE3}}$  signals for write control are als When the PCMCIA interface is used, the  $\overline{\text{CE1B}}$  signal,  $\overline{\text{CE2B}}$  signal,  $\overline{\text{RD}}$  signal as  $\overline{\text{OE}}$ 

The number of bus cycles is selected between 0 and 10 wait cycles using the A6W2 to of WCR2. With the PCMCIA interface, from 0 to 38 wait cycles can be selected using

of WCR2. With the PCMCIA interface, from 0 to 38 wait cycles can be select

Basic Timing: The basic interface of this LSI uses strobe signal output in consideration that mainly static RAM will be directly connected. Figure 8.5 shows the basic timing space accesses. A no-wait normal access is completed in two cycles. The BS signal is one cycle to indicate the start of a bus cycle. The CSn signal is negated on the T2 closed edge to secure the negation period. Therefore, in case of access at minimum pitch, the cycle negation period.

There is no access size specification when reading. The correct access start address is least significant bit of the address, but since there is no access size specification, 32 bit read in case of a 32-bit device, and 16 bits in case of a 16-bit device. When writing, or signal for the byte to be written is asserted. For details, see section 8.5.1, Endian/Acces Data Alignment.

Read/write for cache fill or write-back follows the set bus width and transfers a total of continuously. The bus is not released during this transfer. For cache misses that occur or word operand accesses or branching to odd word boundaries, the fill is always perfolongword accesses on the chip-external interface. Write-through-area write access and cacheable read/write access are based on the actual address size.




Figure 8.5 Basic Timing of Basic Interface

Rev. 5.00 May 29, 2006 page 206 of 698 REJ09B0146-0500




Figure 8.6 Example of 32-Bit Data-Width Static RAM Connection




Figure 8.7 Example of 16-Bit Data-Width Static RAM Connection




Figure 8.8 Example of 8-Bit Data-Width Static RAM Connection

Rev. 5.00 May 29, 2006 page 208 of 698 REJ09B0146-0500




Figure 8.9 Basic Interface Wait Timing (Software Wait Only)

When software wait insertion is specified by WCR2, the external wait input  $\overline{WAIT}$  signal sampled.  $\overline{WAIT}$  pin sampling is shown in figure 8.10. A 2-cycle wait is specified as a wait. Sampling is performed at the transition from the Tw state to the T2 state; therefore  $\overline{WAIT}$  signal has no effect if asserted in the T1 cycle or the first Tw cycle.

When the WAITSEL bit in the WCR1 register is set to 1, the WAIT signal is sampled falling edge of the clock. If the setup time and hold times with respect to the falling edge clock are not satisfied, the value sampled at the next falling edge is used.






Figure 8.10 Basic Interface Wait State Timing (Wait State Insertion by WAIT Signal WAITSEL = 1)

Rev. 5.00 May 29, 2006 page 210 of 698

REJ09B0146-0500

With this LSI, burst length 1 burst read/single write mode is supported as the synchronic operating mode. A data bus width of 16 or 32 bits can be selected. A 16-byte burst tra performed in a cache fill/write-back cycle, and only one access is performed in a write

area write or a non-cacheable area read/write.

performed, and is always asserted (high) at other times.

The control signals for direct connection of synchronous DRAM are RASL, RASU, O CASU, RD/WR, CS2 or CS3, DQMUU, DQMUL, DQMLU, DQMLU, and CKE. All other than CS2 and CS3 are common to all areas, and signals other than CKE are valid to the synchronous DRAM only when  $\overline{CS2}$  or  $\overline{CS3}$  is asserted. Synchronous DRAM c be connected in parallel to a number of areas. CKE is negated (low) only when self-re

In the refresh cycle and mode-register write cycle, RASU and RASL or CASU and C. output.

Commands for synchronous DRAM are specified by RASL, RASU, CASL, CASU, R special address signals. The commands are NOP, auto-refresh (REF), self-refresh (SE precharge all banks (PALL), row address strobe bank active (ACTV), read (READ), r precharge (READA), write (WRIT), write with precharge (WRITA), and mode registe (MRS).

Byte specification is performed by  $\overline{DQMUU}$ ,  $\overline{DQMUL}$ ,  $\overline{DQMLU}$ , and  $\overline{DQMLL}$ . A res performed for the byte for which the corresponding DQM is low. In big-endian mode, specifies an access to address 4n, and DQMLL specifies an access to address 4n + 3. endian mode, DQMUU specifies an access to address 4n + 3, and DQMLL specifies a

address 4n. Figures 8.11 shows examples of the connection of two  $1M \times 16$ -bit  $\times 4$ -bank synchron


DRAMs and figure 8.12 shows one  $1M \times 16$ -bit  $\times 4$ -bank synchronous DRAM, respectively.

RENESAS

Rev. 5.00 May 29, 2006 pag

REJ0





 $\overline{\mathsf{CS}}$ 

Figure 8.11 Example of 64-Mbit Synchronous DRAM Connection (32-Bit Bus

 $\overline{\text{CSn}}$ 

CKE		CKE
CSn		CS
RASX		RAS
CASX		CAS
RD/WR		WE
D15		DQ15
:	:	:
DO		DQ0
DQMLU		DQMU
DQMLL		DQML
		ı

Figure 8.12 Example of 64-Mbit Synchronous DRAM (16-Bit Bus Wid

# Address Multiplexing

the address multiplex specification bits AMX3-AMX0 in MCR. Table 8.17 shows the between the address multiplex specification bits and the bits output at the address pins

Synchronous DRAM can be connected without external multiplexing circuitry in acco

A25 to A17 and A0 are not multiplexed; the original values are always output at these

When A0, the LSB of the synchronous DRAM address, is connected to this LSI, it pellongword address specification. Connection should therefore be made in the following

connect pin A0 of the synchronous DRAM to pin A2 of this LSI, then connect pin A1 Table 8.18 shows an example of the connection of address pins when AMX[3:0] = 01 bit bus width.

4 banks"					Row address	A11 to A18	A19	A20	A21	A22	A23	A24*4
4M × 16 bits ×	1	1	0	1	Column address	A1 to A8	A9	A10	L/H*3	A12	A22	A23*4
4 banks*2					Row address	A10 to A17	A18	A19	A20	A21	A22	A23*4
2M × 16 bits ×	0	1	0	1	Column address	A1 to A8	A9	A10	L/H*3	A12	A22*4	A23*4
4 banks*2					Row address	A10 to A17	A18	A19	A20	A21	A22*4	A23*4
1M × 16 bits ×	0	1	0	0	Column address	A1 to A8	A9	A10	L/H*3	A12	A21*4	A22*4
4 banks*2					Row address	A9 to A16	A17	A18	A19	A20	A21*4	A22*4
2M × 8 bits ×	0	1	0	1	Column address	A1 to A8	A9	A10	L/H*3	A12	A22*4	A23*4
4 banks*2					Row address	A10 to A17	A18	A19	A20	A21	A22*4	A23*4
: 1. C	nly F	RASL/C	CASL a	are outp	ut.							
		and C		are outp	ut for upp	er 32-Mby	te add	dresses	s, and Ī	RASL	and CA	SL for
3. L	/H is	a bit u	sed in	the con	nmand sp	ecification	it is f	ixed at	L or H	accor	ding to	the ac

Row

0

0

1

1

1

1

1

1

0

1

0

1M ×

2M x

8 bits x

512k ×

16 bits 8M x

Notes

32 bits x

4 banks\*2

16 bits x

4 banks\*2

16 bits x

4 banks\*2

address

Column

address

address

Column

address

address

Column

address

address

Column

address

Row

Row

Row

A10 to A17 A18

A17

Α9

A18

A9

A17

A9

A1 to A8

A9 to A16

A1 to A8

A10 to A17

A1 to A8

A9 to A16

A1 to A8

A19

A10

A18

A10

A19

A10

A18

A10

A20

A11

A19

A11

A20

A11

A19

L/H\*3

A21

L/H\*3

A20

L/H\*3

A21

L/H\*3

A20

A12

A22

A13

A21

A13

A22

A21\*4

A21\*4

A23

A23\*4

A22\*4

A22\*4

A23\*4

A23\*4

A22\*4

A22\*4

A24\*4

4. Bank address specification

Rev. 5.00 May 29, 2006 page 214 of 698

REJ09B0146-0500

A12	A20	L/H	A10	Address/precha
A11	A19	A11	A9	Address
A10	A18	A10	A8	
A9	A17	A9	A7	
A8	A16	A8	A6	
A7	A15	A7	A5	
A6	A14	A6	A4	
A5	A13	A5	А3	
A4	A12	A4	A2	
A3	A11	A3	A1	
A2	A10	A2	A0	
A1	A9	A1	Not used	
A0	A8	A0	Not used	

## **Burst Read**

Figure 8.13 shows the timing chart for a burst read. In the example below, it is assume  $2M \times 8$ -bit synchronous DRAMs are connected and a 32-bit data width is used, and the length is 1. Following the Tr cycle in which ACTV command output is performed, a I command is issued in the Tc1, Tc2, and Tc3 cycles, and a READA command in the T the read data is accepted on the rising edge of the external command clock (CKIO) from to cycle Td4. The Tpc cycle is used to wait for completion of auto-precharge based or READA command inside the synchronous DRAM; no new access command can be is same bank during this cycle, but access to synchronous DRAM for another area is pos this LSI, the number of Tpc cycles is determined by the TPC bit specification in MCR

commands cannot be issued for the same synchronous DRAM during this interval.

WCR2. This number of cycles corresponds to the number of synchronous DRAIM CAS cycles.




Figure 8.13 Basic Timing for Synchronous DRAM Burst Read

Rev. 5.00 May 29, 2006 page 216 of 698 REJ09B0146-0500






Figure 8.14 Synchronous DRAM Burst Read Wait Specification Timi




Figure 8.15 Basic Timing for Synchronous DRAM Single Read

#### **Burst Write**

The timing chart for a burst write is shown in figure 8.16. In this LSI, a burst write occur the event of cache write-back or 16-byte transfer by DMAC. In a burst write operation, the Tr cycle in which ACTV command output is performed, a WRIT command is issue

Rev. 5.00 May 29, 2006 page 218 of 698

REJ09B0146-0500



on in McK.




Figure 8.16 Basic Timing for Synchronous DRAM Burst Write



Trwl is also added as a wait interval until precharging is started following the write cor Issuance of a new command for the same bank is postponed during this interval. The new Trwl cycles can be specified by the TRWL bit in MCR.




Figure 8.17 Basic Timing for Synchronous DRAM Single Write

Rev. 5.00 May 29, 2006 page 220 of 698 REJ09B0146-0500

issued to precharge the relevant bank, then when precharging is completed, the access performed by issuing an ACTV command followed by a READ or WRIT command. I followed by an access to a different row address, the access time will be longer becauprecharging performed after the access request is issued.

In a write, when auto-precharge is performed, a command cannot be issued for a period Tpc cycles after issuance of the WRITA command. When bank active mode is used, I WRIT commands can be issued successively if the row address is the same. The number can thus be reduced by Trwl + Tpc cycles for each write. The number of cycles between of the precharge command and the row address strobe command is determined by the

MCR.

Whether faster execution speed is achieved by use of bank active mode or by use of b determined by the probability of accessing the same row address (P1), and the average cycles from completion of one access to the next access (Ta). If Ta is greater than Tpc due to the precharge wait when reading is imperceptible. If Ta is greater than Trw1 + delay due to the precharge wait when writing is imperceptible. In this case, the access

bank active mode and basic access is determined by the number of cycles from the state to issuance of the read/write command:  $(Tpc + Trcd) \times (1 - P1)$  and Trcd, respectively

There is a limit on Tras, the time for placing each bank in the active state. If there is no that there will not be a cache hit and another row address will be accessed within the purchase the which this value is maintained by program execution, it is necessary to set auto-refrest refresh cycle to no more than the maximum value of Tras. In this way, it is possible to

refresh cycle to no more than the maximum value of Tras. In this way, it is possible to restrictions on the maximum active state time for each bank. If auto-refresh is not used must be taken in the program to ensure that the banks do not remain active for longer prescribed time.

A burst read cycle without auto-precharge is shown in figure 8.18, a burst read cycle frow address in figure 8.19, and a burst read cycle for different row addresses in figure Similarly, a burst write cycle without auto-precharge is shown in figure 8.21, a burst v for the same row address in figure 8.22, and a burst write cycle for different row address figure 8.23.



considered, as long as accesses to the same row address continue, the operation starts we cycle in figure 8.18 or 8.21, followed by repetition of the cycle in figure 8.19 or 8.22. As a different area 3 space during this time has no effect. If there is an access to a different address in the bank active state, after this is detected the bus cycle in figure 8.19 or 8.22.

after a refresh cycle or after the bus is released as the result of bus arbitration.

If an external bus access request (in order to perform 2) below conflicts with an auto-request, self-refresh request, or bus release request internal to the LSI under the following conditions, SDRAM all-bank precharge may not be executed properly in the first cycle refresh or bus release cycle. In this case, precharging of the selected bank is executed in all-bank precharge.

2. long-word access is performed to any 16-bit bus width area (areas 0 to 6) or word/le

executed instead of that in figure 8.19 or 8.22. In bank active mode, too, all banks beco

- 1. The RASD bit in the individual memory control register (MCR) is set to 1 and
  - access is performed to any 8-bit bus width area (areas 0 to 6).

The problem may be avoided by either of the following measures.

- 1. Use the auto-precharge mode.
- 2. Use 32-bit bus width for all areas.

Rev. 5.00 May 29, 2006 page 222 of 698 REJ09B0146-0500

140-0300




Figure 8.18 Burst Read Timing (No Precharge)






Figure 8.19 Burst Read Timing (Same Row Address)

Rev. 5.00 May 29, 2006 page 224 of 698 REJ09B0146-0500




Figure 8.20 Burst Read Timing (Different Row Addresses)




Figure 8.21 Burst Write Timing (No Precharge)

Rev. 5.00 May 29, 2006 page 226 of 698 REJ09B0146-0500




Figure 8.22 Burst Write Timing (Same Row Address)

Rev. 5.00 May 29, 2006 pag

REJO






Figure 8.23 Burst Write Timing (Different Row Addresses)

## Refreshing

The bus state controller is provided with a function for controlling synchronous DRAM refreshing. Auto-refreshing can be performed by clearing the RMODE bit to 0 and setti RFSH bit to 1 in MCR. If synchronous DRAM is not accessed for a long period, self-remode, in which the power consumption for data retention is low, can be activated by set the RMODE bit and the RFSH bit to 1.

Rev. 5.00 May 29, 2006 page 228 of 698 REJ09B0146-0500

and if the two values are the same, a refresh request is generated and an auto-refre performed. At the same time, RTCNT is cleared to zero and the count-up is restart 8.25 shows the auto-refresh cycle timing.

All-bank precharging is performed in the Tp cycle, then an REF command is issue cycle following the interval specified by the TPC bits in MCR. After the TRr cycle command output cannot be performed for the duration of the number of cycles specified by the TPC bits in MCR. The and TPC bits must be set so as to satisfy the synchronous DRAM refresh cycle time (active/active command delay time).

Auto-refreshing is performed in normal operation, in sleep mode, and in case of a reset.




Figure 8.24 Auto-Refresh Operation




Figure 8.25 Synchronous DRAM Auto-Refresh Timing

Self-refresh mode is a kind of standby mode in which the refresh timing and refresh are generated within the synchronous DRAM. Self-refreshing is activated by setting RMODE bit and the RFSH bit to 1. The self-refresh state is maintained while the C is low. Synchronous DRAM cannot be accessed while in the self-refresh state. Self-

### 2. Self-Refreshing

mode is cleared by clearing the RMODE bit to 0. After self-refresh mode has been command issuance is disabled for the number of cycles specified by the TPC bits in Self-refresh timing is shown in figure 8.26. Settings must be made so that self-refresh and data retention are performed correctly, and auto-refreshing is performed at the cintervals. When self-refreshing is activated from the state in which auto-refreshing when exiting standby mode other than through a power-on reset, auto-refreshing is RFSH is set to 1 and RMODE is cleared to 0 when self-refresh mode is cleared. If transition from clearing of self-refresh mode to the start of auto-refreshing takes tim should be taken into consideration when setting the initial value of RTCNT. Making RTCNT value 1 less than the RTCOR value will enable refreshing to be started impact of the self-refreshing has been set, the self-refresh state continues even if the chip started using the this LSI standby function, and is maintained even after recovery standby mode other than through a power-on reset. In case of a power-on reset, the controller's registers are initialized, and therefore the self-refresh state is cleared.

Rev. 5.00 May 29, 2006 page 230 of 698 REJ09B0146-0500

of a manual reset.

RENESAS

Self-refreshing is performed in normal operation, in sleep mode, in standby mode, a




Figure 8.26 Synchronous DRAM Self-Refresh Timing

3. Relationship between Refresh Requests and Bus Cycle Requests

If a refresh request is generated during execution of a bus cycle, execution of the r
deferred until the bus cycle is completed. If a refresh request occurs when the bus
released by the bus arbiter, refresh execution is deferred until the bus is acquired. I
between RTCNT and RTCOR occurs while a refresh is waiting to be executed, so
refresh request is generated, the previous refresh request is eliminated. In order for

 $\overline{IRQOUT}$  pin is asserted (driven low). Therefore, normal refreshing can be perform having the  $\overline{IRQOUT}$  pin monitored by a bus master other than this LSI requesting the bus arbiter, and returning the bus to this LSI. When refreshing is started, and if interrupt request has been generated, the  $\overline{IRQOUT}$  pin is negated (driven high).

to be performed normally, care must be taken to ensure that no bus cycle or bus m occurs that is longer than the refresh interval. When a refresh request is generated,



DRAM. In this operation the data is ignored, but the mode write is performed as a byte access. To set burst read/single write, CAS latency 1 to 3, wrap type = sequential, and l 1 supported by this LSI, arbitrary data is written in a byte-size access to the following a

32-bit Bus width	CAS latency 1 CAS latency 2 CAS latency 3	Area 2 FFFFD840 FFFFD880 FFFFD8C0	Area 3 FFFFE840 FFFFE880 FFFFE8C0
16-bit Bus width	CAS latency 1 CAS latency 2 CAS latency 3	Area 2 FFFFD420 FFFFD440 FFFFD460	Area 3 FFFFE420 FFFFE440 FFFFE460

Mode register setting timing is shown in figure 8.27.

As a result of the write to address H'FFFFD000 + X or H'FFFFE000 + X, a precharge a (PALL) command is first issued in the TRp1 cycle, then a mode register write comman in the TMw1 cycle.

Address signals, when the mode-register write command is issued, are as follows:

32-bit Bus width	A15 to A9 A8 to A6 A5 A4 to A2	0000100 (burst read and single write) CAS latency 0 (burst type = sequential) 000 (burst length 1)
16-bit Bus width	A14 to A8 A7 to A5 A4 A3 to A1	0000100 (burst read and single write) CAS latency 0 (burst type = sequential) 000 (burst length 1)

Rev. 5.00 May 29, 2006 page 232 of 698 REJ09B0146-0500






Figure 8.27 Synchronous DRAM Mode Write Timing



consecutive accesses can be set as 4, 0, or 10 by bits Abbot (1 to 0), Abbot (1 to 0), (1 to 0). When 16-bit ROM is connected, 4 or 8 can be set in the same way. When 32-b connected, only 4 can be set.

WAIT pin sampling is performed in the first access if one or more wait states are set, a always performed in the second and subsequent accesses.

The second and subsequent access cycles also comprise two cycles when a burst ROM made and the wait specification is 0. The timing in this case is shown in figure 8.29.

However, the  $\overline{\text{WAIT}}$  signal is ignored in the following cases:

- In 16-byte DMA transfer or dual addressing mode, or when writing data to the exte
- In 16-byte DMA transfer or single addressing mode, or when transferring data from external device with DACK to the external bus area
- When accessing cache for write back

Rev. 5.00 May 29, 2006 page 234 of 698 REJ09B0146-0500




Figure 8.28 Burst ROM Wait Access Timing

Rev. 5.00 May 29, 2006 pag REJ09




Figure 8.29 Burst ROM Basic Access Timing

#### 8.5.6 PCMCIA Interface

In this LSI, setting the A5PCM bit in BCR1 to 1 makes the bus interface for physical span IC memory card and I/O card interface as stipulated in JEIDA version 4.2 (PCMCIA Setting the A6PCM bit to 1 makes the bus interface for physical space area 6 an IC me and I/O card interface as stipulated in JEIDA version 4.2.

Figure 8.30 shows the PCMCIA space allocation.

When the PCMCIA interface is used, a bus size of 8 or 16 bits can be set by bits A5SZ A5SZ0, or A6SZ1 and A6SZ0, in BCR2.

Rev. 5.00 May 29, 2006 page 236 of 698 REJ09B0146-0500

- In 16-byte DMA transfer or dual addressing mode, or when writing data to the ex address area
  - In 16-byte DMA transfer or single addressing mode, or when transferring data from external device with DACK to the external bus area

    Will a single addressing mode, or when transferring data from external device with DACK to the external bus area.
    - When accessing cache for write back




Figure 8.30 PCMCIA Space Allocation






Figure 8.31 Example of PCMCIA Interface

Rev. 5.00 May 29, 2006 page 238 of 698 REJ09B0146-0500

pin can be inserted in the same way as for the basic interface. Figure 8.33 shows the P memory bus wait timing.




Figure 8.32 Basic Timing for PCMCIA Memory Card Interface

Rev. 5.00 May 29, 2006 pag REJ0




Figure 8.33 Wait Timing for PCMCIA Memory Card Interface

Rev. 5.00 May 29, 2006 page 240 of 698 REJ09B0146-0500






Figure 8.34 Basic Timing for PCMCIA Memory Card Interface Burst A

Rev. 5.00 May 29, 2006 pag REJ09




Figure 8.35 Wait Timing for PCMCIA Memory Card Interface Burst Ac

When the entire 32-Mbyte memory space is used as IC memory card interface space, the memory/attribute memory switching signal  $\overline{REG}$  is generated using a port, etc. If 16-M less of memory space is sufficient, using 16 Mbytes of memory space as common memory and 16 Mbytes as attribute memory space enables the A24 pin to be used for the  $\overline{REG}$  states.

Rev. 5.00 May 29, 2006 page 242 of 698 REJ09B0146-0500

When accessing a PCMCIA I/O card, the access should be performed using a non-cac in virtual space (P2 or P3 space) or an area specified as non-cacheable by the MMU.

when an I/O card interface access is made to a PCMCIA card in little-endian mode, d

sizing of the I/O bus width is possible using the  $\overline{IOIS16}$  pin. When a 16-bit bus width area 5 or 6, if the  $\overline{IOIS16}$  signal is high during a word-size I/O bus cycle, the I/O port recognized as being 8 bits in width. In this case, a data access for only 8 bits is perform I/O bus cycle being executed, followed automatically by a data access for the remaining

Figure 8.38 shows the basic timing for dynamic bus sizing.

In big-endian mode, the  $\overline{\text{IOIS16}}$  signal is not supported.

In big-endian mode, the  $\overline{IOIS16}$  signal should be fixed low.




Figure 8.36 Basic Timing for PCMCIA I/O Card Interface

Rev. 5.00 May 29, 2006 page 244 of 698 REJ09B0146-0500




Figure 8.37 Wait Timing for PCMCIA I/O Card Interface

REJO




Figure 8.38 Dynamic Bus Sizing Timing for PCMCIA I/O Card Interfa

performs consecutive write cycles, the data transfer direction is fixed (from this LSI to memory) and there is no problem. With read accesses to the same area, in principle, d from the same data buffer, and wait cycle insertion is not performed. Bits AnIW1 and 0, 2 to 6) in WCR1 specify the number of idle cycles to be inserted between access cy physical space area access is followed by an access to another area, or when this LSI write access after a read access to physical space area n. If there is originally space be accesses, the number of idle cycles inserted is the specified number of idle cycles min

There are two cases in which a wait cycle is inserted, when an access is followed by a different area, and when a read access is followed by a write access from this LSI. Wh

Waits are not inserted between accesses when bus arbitration is performed, since emp inserted for arbitration purposes.

number of empty cycles.

REJ09




Figure 8.39 Waits between Access Cycles

## 8.5.8 Bus Arbitration

When a bus release request (BREQ) is received from an external device, buses are released to the bus cycle being executed is completed and a bus grant signal (BACK) is output. The released during burst transfers for cache fills or a write back and TAS instruction executed between the read cycle and write cycle. Bus arbitration is not executed in multiple bus are generated when the data bus width is shorter than the access size; i.e. in the bus cyclongword access is executed for the 8-bit memory. At the negation of BREQ, BACK is and bus use is restarted. See Appendix B, Pin Functions, for the pin state when the bus

This LSI sometimes needs to retrieve a bus it has released. For example, when memory a refresh request or an interrupt request internally, this LSI must perform the appropria processing. This LSI has a bus request signal ( $\overline{IRQOUT}$ ) for this purpose. When it must the bus, it asserts the  $\overline{IRQOUT}$  signal. Devices asserting an external bus release request assertion of the  $\overline{IRQOUT}$  signal and negate the  $\overline{BREQ}$  signal to release the bus. This LS the bus and carries out the processing.

Rev. 5.00 May 29, 2006 page 248 of 698 REJ09B0146-0500

With this LSI, address pin pull-up can be performed when the bus is released by settin bit in BCR1 to 1. The address pins are pulled up for a 4-clock period after  $\overline{BACK}$  is as Figure 8.40 shows the address pin pull-up timing. Similarly, data pin pull-up can be posetting the PULD bit in BCR1 to 1. The data pins should be pulled up when the data be use. The data pin pull-up timing for a read cycle is shown in figure 8.41, and the timin cycle in figure 8.42.




Figure 8.40 Pins A25 to A0 Pull-Up Timing




Figure 8.41 Pins D31 to D0 Pull-Up Timing (Read Cycle)




Figure 8.42 Pins D31 to D0 Pull-Up Timing (Write Cycle)

Rev. 5.00 May 29, 2006 page 250 of 698

REJ09B0146-0500



Figure 9.1 shows a block diagram of the DMAC.

#### 9.1 Feature

The DMAC has the following features.

- Four channels
- Address space: Architecturally 4-Gbytes
- 8-bit, 16-bit, 32-bit, or 16-byte transfer (In 16-byte transfer, four 32-bit reads are e followed by four 32-bit writes.)
- Maximum transfer counter: 16 Mbytes (16777216 transfers)
- Supports dual address mode
  - Direct address transfer mode: The values specified in the DMAC registers indi transfer source and transfer destination. Two bus cycles are required for one da
  - Indirect address transfer mode: Data is transferred with the address stored prio address specified in the transfer source address in the DMAC. Other operations same as those of direct address transfer mode. This function is only valid in ch bus cycles are required for one data transfer.
- Supports single address mode
  - means of the DACK signal, and the other device is accessed by address. One b required for one data transfer.

— Either the transfer source or transfer destination peripheral device is accessed (

- Channel functions: Transfer mode that can be specified is different in each channel
  - Channel 0: External request can be accepted. — Channel 1: External request can be accepted.
  - Channel 2: This channel has a source address reload function, which reloads a
  - address for each 4 transfers.
  - Channel 3: In this channel, direct address transfer mode or indirect address tra can be specified.

Rev. 5.00 May 29, 2006 pag

REJ09



- Auto request: The transfer request is generated automatically within the DMAC
- Selectable bus modes: Cycle-steal mode or burst mode
- Selectable channel priority levels
  - Fixed mode: The channel priority is fixed.
  - Round-robin mode: The priority of the channel in which the execution request v
  - accepted is made the lowest.
- Interrupt request: An interrupt request can be generated to the CPU after transfers e specified counts.

Rev. 5.00 May 29, 2006 page 252 of 698 REJ09B0146-0500




Figure 9.1 DMAC Block Diagram

Rev. 5.00 May 29, 2006 pag

REJ09

			transfer request from externa channel 0
DMA request acknowledge	DRAK0	0	Output showing that DREQ0 accepted
DMA transfer request	DREQ1	I	DMA transfer request input freexternal device to channel 1
DREQ acknowledge	DACK1	0	Strobe output to an external transfer request from externa channel 1
DMA request acknowledge	DRAK1	0	Output showing that DREQ1 accepted

DACK0

0

Strobe output to an external

# 9.3 Register Description

DMAC has a total of 17 registers. Each channel has four control registers. One other coregister is shared by all channels.

Refer to section 23, List of Registers, for more details of the addresses and access sizes

DREQ acknowledge

## Channel 0

1

- DMA source address register 0 (SAR0)
- DMA destination address register 0 (DAR0)
- DMA transfer count register 0 (DMATCR0)
- DMA channel control register 0 (CHCR0)
- . . .

## Channel 1

- DMA source address register 1 (SAR1)

  DMA destination address register 1 (DAR1)
- DMA 4 ..... Communication of the state of th
- DMA transfer count register 1 (DMATCR1)
- DMA channel control register 1 (CHCR1)
- Rev. 5.00 May 29, 2006 page 254 of 698

REJ09B0146-0500

- DIVIA destination address register 5 (DAR5)
  - DMA transfer count register 3 (DMATCR3)
  - DMA channel control register 3 (CHCR3)

Any Channel

• DMA operation register (DMAOR)

#### 9.3.1 DMA Source Address Registers 0 to 3 (SAR 0 to SAR 3)

DMA source address registers 0 to 3 (SAR\_0 to SAR\_3) are 32-bit read/write register specify the source address of a DMA transfer. These registers include count functions a DMA transfer, these registers indicate the next source address.

To transfer data in 16 bits or in 32 bits, specify the address with 16-bit or 32-bit addre When transferring data in 16-byte units, a 16-byte boundary (address 16n) must be set source address value. Specifying other addresses does not guarantee operation.

The initial value is undefined by resets. The previous value is held in standby mode.

When accessed in 16 bits, the other 16-bit data which has not been accessed is held.

### 9.3.2 DMA Destination Address Registers 0 to 3 (DAR 0 to DAR 3)

specify the destination address of a DMA transfer. These registers include count funct during a DMA transfer, these registers indicate the next destination address.

DMA destination address registers 0 to 3 (DAR\_0 to DAR\_3) are 32-bit read/write re

To transfer data in 16 bits or in 32 bits, specify the address with 16-bit or 32-bit addre When transferring data in 16-byte units, a 16-byte boundary (address 16n) must be set source address value. Specifying other addresses does not guarantee operation.

The initial value is undefined by resets. The previous value is held in standby mode.

When accessed in 16 bits, the other 16-bit data which has not been accessed is held.

Rev. 5.00 May 29, 2006 pag



REJ09

Upper eight bits in DMATCR are reserved. These bits are always read as 0. The write should always be 0.

When using 16-byte transfer, an integral multiple of 4 (4n) must be set for the number to ensure normal operation.

The initial value is undefined by resets. The previous value is held in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	_	_	R	Reserved
				These bits are always read as 0. The should always be 0.
23 to 0	_	_	R/W	24-bit register
1				

## 9.3.4 DMA Channel Control Registers 0 to 3 (CHCR\_0 to CHCR\_3)

DMA channel control registers 0 to 3 (CHCR\_0 to CHCR\_3) are 32-bit read/write registers operation mode, transfer method, or others in each channel.

These register values are initialized to 0s by resets. The previous value is held in standle

When accessed in 16 bits, the other 16-bit data which has not been accessed is held.

Rev. 5.00 May 29, 2006 page 256 of 698 REJ09B0146-0500

19	RO	0	(R/W)*2	Source Address Reload
				RO selects whether the source addrevalue is reloaded in channel 2.
				This bit is only valid in CHCR_2 and i CHCR_0 to CHCR_1, or CHCR_3. Whit is invalid in CHCR_0, CHCR_1, are 0 is read if this bit is read. When using transfer, this bit must be cleared to 0, non-reloading. Operation is not guara reloading is specified.
				0: A source address is not reloaded
				1: A source address is reloaded
18	RL	0	(R/W)*2	Request Check Level
				RL specifies the DRAK (acknowledge signal output is high active or low acti
				This bit is only valid in CHCR_0 and 0 Writing to this bit is invalid in CHCR_1 CHCR_3: 0 is read if this bit is read.

CHCR\_0 to CHCR\_2. Writing to this b in CHCR\_0 to CHCR\_2; 0 is read if th read. When using 16-byte transfer, di mode must be specified. Operation is guaranteed if indirect address mode is

0: Direct address mode 1: Indirect address mode

0: Low-active output of DRAK 1: High-active output of DRAK

Rev. 5.00 May 29, 2006 pag

REJ09

			1 0
			This bit is only valid in CHCR_0 and CI Writing to this bit is invalid in CHCR_2 CHCR_3; 0 is read if this bit is read.
			0: Low-active output of DACK
			1: High-active output of DACK
DM1	0	R/W	Destination Address Mode
DM0	0	R/W	DM1 and DM0 select whether the DMA destination address is incremented, de or left fixed.
			00: Fixed destination address (Initial va
			01: Destination address is incremented bit transfer, +2 in 16-bit transfer, +4 transfer, +16 in 16-byte transfer)
			<ol> <li>Destination address is decremente bit transfer, –2 in 16-bit transfer, –4 transfer; illegal setting in 16-byte tra</li> </ol>
			11: Reserved (Setting prohibited)
		-	

(R/W)\*2

1: DACK output in write cycle

AL specifies the DACK (acknowledge) output is high active or low active.

Acknowledge Level

Rev. 5.00 May 29, 2006 page 258 of 698

16

AL

0

transfer, +16 in 16-byte transfer) 10: Source address is decremented (transfer, -2 in 16-bit transfer, -4 in transfer; illegal setting in 16-byte t

> Notes: If the transfer source is specific address, specify the address, i data to be transferred is stored is stored as data (indirect addr

11: Reserved (Setting prohibited)

SAR\_3. Specification of SAR\_3 increm

decrement in indirect address depends on SM1 and SM0 set case, however, the SAR\_3 inc decrement value is +4, -4, or f regardless of the transfer data

specified in TS1 and TS0.

Rev. 5.00 May 29, 2006 pag

REJ09

with DACK 0011: External request / Single address External device with DACK → ex

address space

0100: Auto request

0101: Reserved (Setting prohibited)

0110: Reserved (Setting prohibited)

0111: Reserved (Setting prohibited) 1000: Reserved (Setting prohibited)

1001: Reserved (Setting prohibited)

1010: Reserved (Setting prohibited) 1011: Reserved (Setting prohibited)

1100: SCIF transmission 1101: SCIF reception

1110: Internal A/D

1111: CMT

2.

Notes: 1. External request specification only in channels 0 and 1. No

channels 2 and 3.

request sources can be sele

When using 16-byte transfe following settings must not be

1100 SCIF transmission

1101 SCIF reception

1110 A/D converter 1111 CMT Operation is not guaranteed

settings are made.

Rev. 5.00 May 29, 2006 page 260 of 698

REJ09B0146-0500

	· ·		transferred.
			00: Byte size (8 bits)
			01: Word size (16 bits)
			10: Longword size (32 bits)
			11: 16-byte unit (4 longword transfers
2 IE	0	R/W	Interrupt Enable Bit
			Setting this bit to 1 generates an inter when data transfer end (TE = 1) by th specified in DMATCR.
			<ol> <li>Interrupt request is not generated e transfer ends by the specified coun</li> </ol>
			<ol> <li>Interrupt request is generated if dat ends by the specified count</li> </ol>
			Rev. 5.00 May 29, 2006 pag
		RE	REJOS NESAS

5

4

3

TM

TS1

TS<sub>0</sub>

0

0

0

This bit is only valid in CHCR\_0 and 0 Writing to this bit is invalid in CHCR\_2 CHCR 3: 0 is read if this bit is read. In channel 0 and 1, if an on-chip perip module is specified as a transfer requ or an auto request is specified, specif this bit is ignored and detection at the is fixed except in an auto-request. 0: DREQ detected in low level 1: DREQ detected at falling edge

TM specifies the bus mode when tran

TS1 and TS0 specify the size of data

Transmit Mode

0: Cycle steal mode 1: Burst mode

Transmit Size Bits 1 and 0

R/W

R/W

R/W

				while this bit is set to 1, transfer is not e
				<ol> <li>Data transfer does not end by the co specified in DMATCR</li> </ol>
				Clear condition: Writing 0 after TE = power-on reset or manual reset
				1: Data transfer ends by the specified of
0	DE	0	R/W	DMAC Enable
				DE enables channel operation.
				DE enables channel operation.  0: Disables channel operation
				Į.

RS3 to RS0), transfer starts wh is set to 1. In an external reques internal module request, transfer transfer request is generated af is set to 1. Clearing this bit during

can terminate transfer.

Even if the DE bit is set, transfer
enabled if the TE bit is 1, the DI
DMAOR is 0, or the NMIF bit in
1.

Notes: 1. Only 0 can be written to the TE bit after 1 is read.

2. DI, RO, RL, AM, AL, and DS bits are not included in some channels.

Rev. 5.00 May 29, 2006 page 262 of 698 REJ09B0146-0500

				01: CH0 > CH2 > CH3 > CH1
				10: CH2 > CH0 > CH1 > CH3
				11: Round-robin
7 to 3	_	All 0	R	Reserved
				These bits are always read as 0. The should always be 0.
2	AE	0	R/(W)*	Address Error Flag
				AE indicates that an address error occ DMA transfer. If this bit is set during d transfers on all channels are suspende CPU cannot write 1 to this bit.
				0: No DMAC address error. DMA transenabled.
				Clearing conditions: Writing AE = 0 read, power-on reset, manual reset
				1: DMAC address error. DMA transfer
				Setting condition: This bit is set by of a DMAC address error.

R/W

R/W

9

8

PR1

PR0

0

0

Rev. 5.00 May 29, 2006 pag

REJ0

These bits are always read as 0. The

PR1 and PR0 select the priority level channels when there are transfer requ multiple channels simultaneously. 00: CH0 > CH1 > CH2 > CH3

should always be 0.

Priority Mode

				0: No NMI input. DMA transfer is enable value)
				Clearing condition: Writing NMIF = 0 = 1 read, power-on reset, manual res
				1: NMI input. DMA transfer is disabled.
				Setting condition: This bit is set by or of an NMI interrupt.
0	DME	0	R/W	DMA Master Enable
				DME enables or disables DMA transfer channels. If the DME bit and the DE bit corresponding to each channel in CHC

channel. If this bit is cleared during transfers on all the channels can be sure transfers on all the channels can be sure the DME bit is set, transfer is not if the TE bit is 1 or the DE bit is 0 in CHAE bit is 1 or the NMIF bit is 1 in DMACO. Disable DMA transfers on all channels

1: Enable DMA transfers on all channe

1s, transfer is enabled in the correspon

Note: \* Only 0 can be written to the AE and NMIF bits after 1 is read.

Rev. 5.00 May 29, 2006 page 264 of 698 REJ09B0146-0500

1-0-050




### 9.4.1 DMA Transfer Flow

After the DMA source address registers (SAR\_0 to SAR\_3), DMA destination addres (DAR\_0 to DAR\_3), DMA transfer count registers (DMATCR\_0 to DMATCR\_3), D control registers (CHCR\_0 to CHCR\_3), and DMA operation register (DMAOR) are DMAC transfers data according to the following procedure:

- Checks to see if transfer is enabled (DE = 1, DME = 1, TE = 0, AE = 0, NMIF = 0
   When a transfer request comes and transfer is enabled, the DMAC transfers 1 tran
- data (depending on the TS0 and TS1 settings). For an auto request, the transfer begautomatically when the DE bit and DME bit are set to 1. The DMATCR value will decremented for each transfer. The actual transfer flows vary by address mode and
- 3. When the specified number of transfer have been completed (when DMATCR rea transfer ends normally. If the IE bit of the CHCR is set to 1 at this time, a DEI into to the CPU.
- 4. When an NMI interrupt is generated or an address error occurs during DMA transfers are suspended. Transfers are also suspended when the DE bit of the CHC DME bit of the DMAOR are changed to 0.

Figure 9.2 is a flowchart of this procedure.



Notes: 1. In auto-request mode, transfer begins when NMIF and TE are all 0 and the DE and DME bits are set to 1.

- 2. DREQ = level detection in burst mode (external request) or cycle-steal mode.
- 3. DREQ = edge detection in burst mode (external request), or auto-request mode in burst mode.

Figure 9.2 DMAC Transfer Flowchart

Rev. 5.00 May 29, 2006 page 266 of 698 REJ09B0146-0500

memory-to-memory transfer or a transfer between memory and an on-chip peripheral unable to request a transfer, the auto-request mode allows the DMAC to automatically transfer request signal internally. When the DE bits of CHCR\_0 to CHCR\_3 and the I the DMAOR are set to 1, the transfer begins so long as the TE bits of CHCR\_0 to CH

**External Request Mode:** In this mode a transfer is performed at the request signal ( $\overline{\mathbb{D}}$  external device. Choose one of the modes shown in table 9.2 according to the applicant When this mode is selected, if the DMA transfer is enabled (DE = 1, DME = 1, TE = NMIF = 0), a transfer is performed upon a request at the  $\overline{\text{DREQ}}$  input. Choose to determine the falling edge or low level of the signal input with the DS bit of CHCR\_0 to  $\overline{\text{CHCR}}$  is edge detection). The source of the transfer request does to be the data transfer source or destination.

**Address Mode** 

**Dual address** 

mode

Source

Any\*

Table 9.2 Selecting External Request Modes with the RS Bits

RS<sub>0</sub>

0

the AE but and NMIF bit of DMAOR are all 0.

RS<sub>3</sub>

0

RS<sub>2</sub>

0

RS<sub>1</sub>

0

1	0	Single address mode	External memory, memory-mapped external device	External DACK
	1		External device with DACK	External memory-external

Note: \* External memory, memory-mapped external device, on-chip memory, on-comperipheral module (excluding DMAC, UBC, and BSC)

RENESAS

Destinati

Any\*

destination. When KAI is set as the transfer request, nowever, the transfer source must receive data register (RDR). Likewise, when TXI is set as the transfer request, the trans must be the SCI's transmit data register (TDR). And if the transfer requester is the A/D the data transfer source must be the A/D data register (ADDR).

**Table 9.3** Selecting On-Chip Peripheral Module Request Modes with the RS Bi

RS3	RS2	RS1	RS0	DMA Transfer Request Source	DMA Transfer Request Signal	Source	Desti- nation
1	0	1	0				
1	0	1	1				
1	1	0	0	SCIF transmitter	TXI2 (SCIF transmit data empty interrupt transfer request)	Any*	TDR2
1	1	0	1	SCIF receiver	RXI2 (SCIF receive data full interrupt transfer request)	RDR1	Any*
1	1	1	0	A/D converter	ADI (A/D conversion end interrupt)	ADDR	Any*
1	1	1	1	CMT	CMI (Compare match timer interrupt)	Any*	Any*

Legend:

ADDR: A/D data register of A/D converter

External memory, memory-mapped external device, on-chip peripheral mod (excluding DMAC, UBC, and BSC)

When outputting transfer requests from on-chip peripheral modules, the appropriate int

If the interrupt request signal of the on-chip peripheral module is used as a DMA transf

signal, an interrupt is not generated to the CPU.

Rev. 5.00 May 29, 2006 page 268 of 698 REJ09B0146-0500

enable bits must be set to output the interrupt signals.

mode) are selected by the priority bits PR1 and PR0 in the DMA operation register (D

**Fixed Mode:** In this mode, the priority levels among the channels remain fixed. There kinds of fixed modes as follows:

- CH0 > CH1 > CH2 > CH3
- CH0 > CH2 > CH3 > CH1
- CH2 > CH0 > CH1 > CH3

These are selected by the PR1 and the PR0 bits in the DMA operation register (DMA

**Round-Robin Mode:** Each time one word, byte, or longword, or 16-byte data is transone channel, the priority order is rotated. The channel on which the transfer was just frotates to the bottom of the priority order. The round-robin mode operation is shown in The priority of the round-robin mode is CH0 > CH1 > CH2 > CH3 immediately after




Figure 9.3 Round-Robin Mode

Rev. 5.00 May 29, 2006 page 270 of 698 REJ09B0146-0500

waiting)

- 4. When the channel 0 transfer ends, channel 0 becomes lowest priority.
  - 5. At this point, channel 1 has a higher priority than channel 3, so the channel 1 trans
  - (channel 3 waits for transfer).
  - 6. When the channel 1 transfer ends, channel 1 becomes lowest priority.
  - 7. The channel 3 transfer begins.
  - 8. When the channel 3 transfer ends, channels 3 and 2 shift downward in priority so 3 becomes the lowest priority.




Figure 9.4 Changes in Channel Priority in Round-Robin Mode

Source	External Device with DACK	External Memory	Memory- Mapped External Device	On- Peri Mod			
External device with DACK	Not available	Dual, single	Dual, single	Not			
External memory	Dual, single	Dual	Dual	Dua			
Memory-mapped external device	Dual, single	Dual	Dual	Dua			
On-chip peripheral module	Not available	Dual	Dual	Dua			

**Destination** 

Notes: 1. Dual: Dual address mode

- 2. Single: Single address mode
- 3. The dual address mode includes the direct address mode and the indirect admode.
- 4. 16-byte transfer is not available for on-chip peripheral modules.

Rev. 5.00 May 29, 2006 page 272 of 698

REJ09B0146-0500

transfer between external memories as shown in figure 9.5, data is read to the lone external memory in a data read cycle, and then that data is written to the or memory in a write cycle. Figures 9.6 to 9.8 show examples of the timing at this




Figure 9.5 Operation in the Direct Address Mode in the Dual Address M

Rev. 5.00 May 29, 2006 pag REJ09




Figure 9.6 Example of DMA Transfer Timing in the Direct Address Moin the Dual Address Mode

 $(Transfer\ Source:\ Ordinary\ Memory,\ Transfer\ Destination:\ Ordinary\ Memory,\ Ordinary$ 

Rev. 5.00 May 29, 2006 page 274 of 698 REJ09B0146-0500




Figure 9.7 Example of DMA Transfer Timing in the Direct Address M in the Dual Address Mode (16-Byte Transfer, Transfer Source: Ordinary M Transfer Destination: Ordinary Memory)




Figure 9.8 Example of DMA Transfer Timing in the Direct Address M in the Dual Address Mode (16-Byte Transfer, Transfer Source: Synchronous Transfer Destination: Ordinary Memory)

Rev. 5.00 May 29, 2006 pag REJ09




and the storage destination of the indirect address are external memories with a width in the indirect address mode, and transfer data is 16 or 8 bits. Figure 9.10 example of the transfer timing.

Rev. 5.00 May 29, 2006 page 276 of 698 REJ09B0146-0500




for the address.

### First and second bus cycles



When the value in the temporary buffer is an address, the data is read from the transfer source module to the data buffer.

#### Third bus cycle



When the value in SAR 3 is an address, the value in the data buffer is written to the transfer source module.

#### Fourth bus cycle

Note: The above description uses the memory, transfer source module, or transfer destination module; in practice, any module can be connected in the addressing space.

Figure 9.9 Operation in the Indirect Address mode in the Dual Address (When the External Memory Space Has a 16-Bit Width)

Rev. 5.00 May 29, 2006 pag






Figure 9.10 Example of Transfer Timing in the Indirect Address Mode in the Dual Address Mode

Rev. 5.00 May 29, 2006 page 278 of 698

REJ09B0146-0500



external memory in the same bus cycle.




Figure 9.11 Data Flow in the Single Address Mode

Two kinds of transfer are possible in the single address mode: (1) transfer between an device with DACK and a memory-mapped external device, and (2) transfer between a device with DACK and external memory. In both cases, only the external request sign is used for transfer requests.

Rev. 5.00 May 29, 2006 pag REJ09






Figure 9.12 Example of DMA Transfer Timing in the Single Address Mo




Figure 9.13 Example of DMA Transfer Timing in the Single Address M (16-Byte Transfer, External Memory Space (Ordinary Memory) → External Device with

Rev. 5.00 May 29, 2006 pag

RENESAS

In the cycle-steal mode, transfer areas are not affected regardless of settings of the t request source, transfer source, and transfer destination. Figure 9.14 shows an exam DMA transfer timing in the cycle steal mode. Transfer conditions shown in the figure

- Dual address mode
- DREQ level detection




Figure 9.14 DMA Transfer Example in the Cycle-Steal Mode

## **Burst Mode**

In the burst mode, once the bus right is obtained, the transfer is performed continuo without passing it until the transfer end conditions are satisfied. In the external requ with low level detection of the DREQ pin, however, when the DREQ pin is driven bus is passed to the other bus master after the DMAC transfer request that has alrea accepted ends, even if the transfer end conditions have not been satisfied.

The burst mode cannot be used when the serial communications interface (SCIF) ar converter are the transfer request sources. Figure 9.15 shows a timing at this point.




Figure 9.15 DMA Transfer Example in the Burst Mode

Rev. 5.00 May 29, 2006 page 282 of 698 REJ09B0146-0500



	On-chip peripheral module and on-chip peripheral module	All*2	B/C*3	8/16/32*4		
Single	External device with DACK and external memory	External	B/C	8/16/32/128		
	External device with DACK and memory-mapped external device	External	B/C	8/16/32/128		
B: Burst, C	C: Cycle steal					
Notes: 1.	External requests, auto requests and on-chip peripheral module requests a available. For on-chip peripheral module requests, however, SCIF, and A/D cannot be specified as the transfer request source.					
2.	External requests, auto requests and on-chip peripheral module requests a available. When the SCIF, or A/D converter is also the transfer request sou however, the transfer destination or transfer source must be the SCIF, or A respectively.					
3.	If the transfer request source is the	SCIF, the cyc	le-steal m	ode is only avail		
4.						

than the bus width.

External device with DACK and

External memory and external

External memory and memory-

Memory-mapped external device and memory-mapped external

External memory and on-chip

Memory-mapped external device and on-chip peripheral module

mapped external device

peripheral module

memory

device

memory-mapped external device

External

All\*1

All\*1

All\*1

All\*2

All\*2

B/C

B/C

B/C

B/C

B/C\*3

B/C\*3

8/16/32/128

8/16/32/128

8/16/32/128

8/16/32/128

8/16/32\*4

8/16/32\*4



6. If the transfer request source is the SDRAM, the transfer size should be se

REJ09

Rev. 5.00 May 29, 2006 pag

completes the transfer of one transfer unit, even if channel 0 is in the cycle-steal mode burst mode. The bus will then switch between the two in the order channel 1, channel 0

Even if the priority is set in the fixed mode or in the round-robin mode, it will not give the CPU since channel 1 is in the burst mode. This example is illustrated in figure 9.16




Figure 9.16 Bus State when Multiple Channels Are Operating (Priority Level Is Round-Robin Mode)

# 9.4.5 Number of Bus Cycle States and DREQ Pin Sampling Timing

**Number of Bus Cycle States:** When the DMAC is the bus master, the number of bus controlled by the bus state controller (BSC) in the same way as when the CPU is the but For details, see section 8, Bus State Controller (BSC).

**DREQ Pin Sampling Timing:** In the external request mode, the DREQ pin is sampled pulse (CKIO) falling edge or low level detection. When  $\overline{\text{DREQ}}$  input is detected, a DM cycle is generated and DMA transfer is performed, at the earliest, three states later.

The second and subsequent  $\overline{\text{DREQ}}$  sampling operations are started two cycles after the sample.

Rev. 5.00 May 29, 2006 page 284 of 698 REJ09B0146-0500

channel 0.

subsequent cycle. Thus, DREQ sampling is performed one step in advance. The third sampling operations

performed until the idle cycle following the end of the first DMA transfer.

The above conditions are the same whatever the number of CPU transfer cycles, a figure 9.18, and whatever the number of DMA transfer cycles, as shown in figure

DACK is output in a read in the example in figure 9.17, and in a write in the exam 9.18. In both cases, DACK is output for the same duration as CSn. Figure 9.20 illustrates the case where DREQ is not detected and sampling is subse

In the case of burst mode with level detection, the DREQ sampling timing is the sa

sampling operations are performed in the idle cycle following the end of the DMA

executed every cycle.

Figure 9.21 shows an example of edge detection in the cycle-steal mode.

Burst Mode, Level Detection

cycle-steal mode. For example, in figure 9.22, DMAC transfer begins, at the earliest, three cycles after sampling is performed. The second sampling is started two cycles after the first. S

cycle. In the burst mode, also, the DACK output period is the same as in the cycle-steal i

# Burst Mode, Edge Detection

In the case of burst mode with edge detection, DREQ sampling is only performed For example, in figure 9.23, DMAC transfer begins, at the earliest, three cycles after sampling is performed. After this, DMAC transfer is executed continuously until t

of data transfers set in the DMATCR register have been completed. DREQ is not s during this time.

To restart DMA transfer after it has been suspended by an NMI, first clear NMIF, an edge request again. In the burst mode, also, the DACK output period is the same as in the cycle-steal i

Figure 9.17 Cycle-Steal Mode, Level Input (CPU Access: 2 Cycles)




Figure 9.18 Cycle-Steal Mode, Level Input (CPU Access: 3 Cycles)




Figure 9.19 Cycle-Steal Mode, Level input (CPU Access: 2 Cycles, DMA RD A Cycles)

Rev. 5.00 May 29, 2006 page 286 of 698 REJ09B0146-0500




Figure 9.20 Cycle-Steal Mode, Level input (CPU Access: 2 Cycles, DREQ Input




Figure 9.21 Cycle-Steal Mode, Edge input (CPU Access: 2 Cycles)




Figure 9.22 Burst Mode, Level Input

Rev. 5.00 May 29, 2006 pag REJ0

# Figure 9.23 Burst Mode, Edge Input

## 9.4.6 Source Address Reload Function

Channel 2 includes a reload function, in which the value returns to the value set in the seach four transfers by setting the RO bit in CHCR\_2 to 1. 16-byte transfer cannot be us 9.24 shows this operation. Figure 9.25 shows the timing chart of the source address relefunction, which is under the following conditions: burst mode, auto request, 16-bit transize, SAR\_2 count-up, DAR\_2 fixed, reload function on, and usage of only channel 2.




Figure 9.24 Source Address Reload Function Diagram

Rev. 5.00 May 29, 2006 page 288 of 698 REJ09B0146-0500

Charlierz	Second transier	Third transier	Fourth transfer
SAR_2 output DAR_2 output	SAR_2+2 output DAR_2 output	SAR_2+4 output DAR_2 output	SAR_2+6 outpu DAR_2 output

Figure 9.25 Timing Chart of Source Address Reload Function

Even if the transfer data size is 8, 16, or 32 bits, a reload function can be executed.

DMATCR\_2, which specifies a transfer count, decrements 1 each time a transfer ends of whether a reload function is on or off. Consequently, be sure to specify the value of four in DMATCR\_2 when the reload function is on. Specifying other values does not the operation.

Though the counters that count transfers of four times for the reload function are reset

the DME bit in DMAOR or the DE bit in CHCR\_2, by setting the transfer end flag (T CHCR\_2) by a DMAC address error, or by inputting NMI, besides by resets, the SAR DMATCR\_2 registers are not reset. Therefore, if these sources are generated, the coun initialized and are not initialized exist in the DMAC; malfunction will be caused by reDMAC in that state. Consequently, if these sources occur except for setting the TE bit usage of the reload function, set SAR\_2, DAR\_2, and DMATCR\_2 again.

suspended. The Divirie stops operating after completing the number of transfers the accepted until the ending conditions are satisfied. In the cycle-steal mode, the operation is the same regardless of whether the transfer

- (b) Burst mode, edge detection (external request, internal request, and auto request) The timing from the point where the ending conditions are satisfied to the point wh DMAC stops operating differs from that in cycle steal mode. In the edge detection is mode, though only one transfer request is generated to start up the DMAC, stop req
  - sampling is performed in the same timing as transfer request sampling in the cycle-As a result, the period when stop request is not sampled is regarded as the period w request is generated, and after performing the DMA transfer for this period, the DM

The transfer is suspended when one transfer ends. Even if transfer ending condition

- (c) Burst mode, level detection (external request) Same as described in (a).
- (d) Bus timing when transfers are suspended

detected by the level or at the edge.

satisfied during read in the direct address transfer in the dual address mode, the sub write process is executed, and after the transfer in (a) to (c) above has been execute operation suspends.

operating.

When DE of Check is 0. Software can flatt a DMA transfer by clearing the DE of channel's CHCR. The TE bit is not set when this happens. This transfer ending do to conditions in (a) to (d) described above.

Conditions for Ending All Channels Simultaneously: Transfers on all channels end NMIF or AE bit in the DMAOR is set to 1, or when the DME bit in the DMAOR is cl

Transfers ending when the AE bit or NMIF bit is set to 1 in DMAOR: When an N

- occurs, the AE bit or NMIF bit is set to 1 in the DMAOR and all channels stop the according to the conditions in (a) to (d) described above, and pass the bus right to masters. Consequently, even if the AE bit or NMI bit is set to 1 during transfer, the DAR, DMATCR are updated. The TE bit is not set. To resume the transfers after l address error exception handling or NMI interrupt exception handling, clear the A bit to 0. At this time, if there are channels that should not be restarted, clear the co
- Transfers ending when DME is cleared to 0 in DMAOR: Clearing the DME bit to DMAOR forcibly stops the transfers on all channels. The TE bit is not set. All cha their transfers according to the conditions in (a) to (d) in 9.4.7, DMA Transfer End Conditions, as in DMAC address error occurrence or NMI interrupt generation. In

the values in SAR, DAR, and DMATCR are also updated.

DE bit in the CHCR.

- Four types of counter input clock can be selected
  - One of four internal clocks (P $\phi$ /4, P $\phi$ /8, P $\phi$ /16, P $\phi$ /64) can be selected.
- Generate DMA transfer request when compare match occurs.




Figure 9.26 CMT Block Diagram

Rev. 5.00 May 29, 2006 page 292 of 698

REJ09B0146-0500



• Compare match constant register (CMCOR)

# **Compare Match Timer Start Register (CMSTR)**

The compare match timer start register (CMSTR) is a 16-bit register that selects wheth operate or halt the channel 0 and channel 1 counter (CMCNT).

Bit	Bit Name	Initial Value	R/W	Description
15 to 2	_	All 0	R	Reserved
				These bits are always read as 0. The wishould always be 0.
1	_	0	R/W	Reserved
				This bit can be read or written. Write 0 v
0	STR0	0	R/W	Count start 0
				Selects whether to operate or halt comp timer counter 0.
				0: CMCNT0 count operation halted
				1: CMCNT0 count operation

Rev. 5.00 May 29, 2006 pag

CMF	0	R/(W)*	Compare match flag
			This flag indicates whether CMCNT an values have matched or not.
			0: CMCNT and CMCOR values have n
			Clearing condition: Write 0 to CMF a reading CMF = 1
			1: CMCNT and CMCOR values have m
_	0	R/W	Reserved
			Both read and write are available. The should always be 0.
_	0	R	Reserved
			These bits always read as 0. The write should always be 0.
CKS1	0	R/W	Clock select 1 and 0
CKS0	0	R/W	These bits select the clock input to the from among the four clocks obtained by the peripheral clock (Pφ). When the ST the CMSTR is set to 1, the CMCNT beincrementing with the clock selected by CKS0.  00: P φ/4
	— — CKS1	— 0 — 0 CKS1 0	<ul><li>— 0 R/W</li><li>— 0 R</li><li>CKS1 0 R/W</li></ul>

01: P φ/8 10: P φ/16 11: P φ/64

Note: \* The only value that can be written is 0 to clear the flag.

Rev. 5.00 May 29, 2006 page 294 of 698

REJ09B0146-0500 **₹ENES∆S** 

The CMCNT0 is initialized to H'0000 by resets. It retains its previous value in standby

## **Compare Match Constant Register (CMCOR)**

The compare match constant register (CMCOR) is a 16-bit register that sets the comp period with the CMCNT.

The CMCOR is initialized to H'FFFF by resets. It retains its previous value in standby

# 9.5.3 Operation

## **Period Count Operation**

When a clock is selected with the CKS1 and CKS0 bits of the CMCSR register and the of the CMSTR is set to 1, the CMCNT begins incrementing with the selected clock. V CMCNT counter value matches that of the CMCOR, the CMCNT counter is cleared that and the CMF flag of the CMCSR register is set to 1. The CMCNT counter begins counter again from H'0000.

Figure 9.27 shows the compare match counter operation.




Figure 9.27 Counter Operation

Rev. 5.00 May 29, 2006 pag REJ09






Figure 9.28 Count Timing

## **Compare Match Flag Set Timing**

The CMF bit of the CMCSR register is set to 1 by the compare match signal generated CMCOR register and the CMCNT counter match. The compare match signal is general the final state of the match (timing at which the CMCNT counter matching count value updated). Consequently, after the CMCOR register and the CMCNT counter match, a counter signal will not be generated until a CMCNT counter input clock occurs. Figure 9 the CMF bit set timing.

Rev. 5.00 May 29, 2006 page 296 of 698 REJ09B0146-0500




Figure 9.29 CMF Set Timing

# **Compare Match Flag Clear Timing**

The CMF bit of the CMCSR register is cleared by writing 0 to it after reading 1. Figure shows the timing when the CMF bit is cleared by the CPU.




Figure 9.30 Timing of CMF Clear by the CPU

Rev. 5.00 May 29, 2006 pag REJ09

Table 9.6 Transfer Conditions and Register Settings for Transfer between On-Converter and External Memory

Transfer Conditions	Register	Setting
Transfer source: on-chip A/D converter	SAR_2	H'0400008
Transfer destination: external memory	DAR_2	H'0040000
Number of transfers: 128 (reloading 32 times)	DMATCR_2	H'0000008
Transfer source address: incremented	CHCR_2	H'00089E3
Transfer destination address: decremented		
Transfer request source: A/D converter		
Bus mode: burst		
Transfer unit: long word		
Interrupt request generated at end of transfer		
Channel priority order: 0 > 2 > 3 > 1	DMAOR	H'0101

When the address reload function is on, the values set in SAR\_0 to SAR\_3 returns to the set value at each four transfers. In this example, when an interrupt request is generated converter, longword data is read from the register in address H'04000080 in A/D converter written to external memory address H'00400000. Since longword data has been transvalues in SAR\_2 and DAR\_2 are H'04000084 and H'003FFFFC, respectively. The bust maintained and data transfers are successively performed because this transfer is in the

After four transfers end, fifth and sixth transfers are performed if the address reload fur and the value in SAR\_2 is incremented from H'0400008C, H'04000090, H'04000094,... address reload function is on, the DMA transfer stops after the fourth transfer ends, the signal to the CPU is cleared. At this time, the value stored in SAR\_2 is not incremented H'0400008C to H'04000090, but returns to the initially set value H'04000080. The value

Rev. 5.00 May 29, 2006 page 298 of 698 REJ09B0146-0500

mode.

Notes:	1.	An interrupt is generated regardless of whether the address reload function if transfers are executed until the value in DMATCR_2 reaches 0 and the IECHCR_2 has been set to 1.
	2.	The transfer request source flag is cleared regardless of whether the addrefunction is on or off, if transfers are executed until the value in DMATCR_2
	3.	Specify the burst mode to use the address reload function. This function may correctly executed in the cycle steal mode.
	4.	Set the value multiple of four in DMATCR_2 to use the address reload function may not be correctly executed if other values are specified.
9.6.2		Example of DMA Transfer between External Memory and SCIF Trans (Indirect Address on)

H'04000080

H'003FFFF0

H'0000007C

Not generated

In this example, DMA transfer is performed between the external memory specified v indirect address (transfer source) and the SCIF transmitter (transfer destination) using channel 3. Table 9.8 shows the transfer conditions and register settings. In addition, the the number of transmit FIFO data is set to 1 (TTRG1 = TTRG0 = 1 in SCFCR).

Released

Executed

Stops

SAR\_2

DAR\_2

Bus right

Interrupt

clear

DMATCR\_2

**DMAC** operation

Transfer request source flag



REJ09

H'04000090

H'003FFFF0

H'0000007C

Keeps operating

Not generated

Not executed

Held

Number of transfers: 10	
Transfer source address: incremented	
Transfer destination address: fixed	
Transfer request source: SCIF (TXI2)	
Bus mode: cycle steal	
Transfer unit: byte	
No interrupt request generated at end of transfer	

Channel priority order: 0 > 1 > 2 > 3

In the example shown in table 9.3, when an SCIF transfer request is generated, the DM the value in address H'00400000 set in SAR\_3. Since the value H'00450000 is stored in address, the DMAC reads the value H'00450000. Next, the DMAC uses that read value address again, and reads the value H'55 stored in that address. Then, the DMAC writes H'55 to address H'04000156 set in DAR\_3; this completes one indirect address transfer

read and stored in the corresponding address set in DAR 0 to DAR 3.

address again, and reads the value H'55 stored in that address. Then, the DMAC writes H'55 to address H'04000156 set in DAR\_3; this completes one indirect address transfer. In the indirect address, when data is read first from the address set in SAR\_3, the data t is always longword regardless of the settings of the TS0 and the TS1 bits that specify the data size. However, whether the transfer source address is fixed, incremented, or decrease specified according to the SM0 and the SM1 bits. Therefore, in this example, though the data size is specified as byte, the value in SAR\_3 is H'00400004 when one transfer end operation is the same as that in the normal dual address transfer.

If the indirect address is on, data stored in the address set in SAR\_0 to SAR\_3 is not us transfer source data. In the indirect address, after the value stored in the address set in SAR 3 is read, that read value is used as an address again, and the value stored in that

DMATCR 3

CHCR 3

**DMAOR** 

H'000000

H'000110

H'0001

4. When entering the standby mode, the DME bit in DMAOR must be cleared to 0 as transfers accepted by the DMAC must end.

DMAOR will be set.

- 5. The on-chip peripherals which DMAC can access are SCIF, A/D converter, D/A c
  - 6. When starting up the DMAC, set CHCR 0 to CHCR 3 or DMAOR last. Specifying registers last does not guarantee normal operation.
    - DMATCR 0 to DMATCR 3 count reaches 0 and the DMA transfer ends normall DMATCR\_0 to DMATCR\_3. Otherwise, normal DMA transfer may not be performed by the performance of the performa
    - 8. When using the address reload function, specify the burst mode as a transfer mode
    - cycle-steal mode, normal DMA transfer may not be performed. 9. When using the address reload function, set the value multiple of four in DMATC

and I/O ports. Do not access the other peripherals by DMAC.

DMATCR 3. Specifying other values does not guarantee normal operation. 10. When detecting an external request at the falling edge, keep the external request p setting the DMAC.

11. Do not access the space ranging from H'4000062 to H'400006F, which is not used

B. In 16-byte DMA transfer or single addressing mode, or when transferring data

(1) At wake-up from the sleep mode when operating with a clock ratio for I\psi:B\phi of

(2) The internal clock frequency division ratio bits (IFC[2:0]) in the frequency cor

7. Even if the maximum number of transfers is performed in the same channel after t

- DMAC. Accessing that space may cause malfunctions.
- 12. The WAIT signal is ignored in the following cases:
- - A. In 16-byte DMA transfer or dual addressing mode, or when writing data to the
  - address area
- external device with DACK to the external address area 13. When the DMAC transfers data under conditions (1) or (2) below, the CPU may for
- unexpected instruction, resulting in program runaway, or the DMA may transfer the
- data.

1:1.

(FRQCR) are modified.

Rev. 5.00 May 29, 2006 page 302 of 698 REJ09B0146-0500

- - Four clock modes: Selection of 4 clock modes for different frequency ranges, pow consumption, direct crystal input, and external clock input are available.
    - Three clocks generated independently: An internal clock for the CPU, cache, and ' peripheral clock (P\u03c4) for the on-chip supporting modules; and a bus clock (CKIO)
    - external bus interface. • Frequency change function: CPU and peripheral clock frequencies can be changed independently using the PLL circuit and divider circuit within the CPG. Frequenci
      - changed by software using frequency control register (FRQCR) settings. Power-down mode control: The clock can be stopped for sleep mode and software
      - mode and specific modules can be stopped using the module standby function.




Figure 10.1 Block Diagram of Clock Pulse Generator

Rev. 5.00 May 29, 2006 page 304 of 698

REJ09B0146-0500



- TIACH BY THE CIOCK OPERATION MODE. THE CIOCK OPERATION MODE IS SET BY PINS MIDD,
- MD2. See table 10.3 for more information on clock operation modes. 3. Crystal Oscillator: This oscillator is used when a crystal oscillator element is conn
- XTAL and EXTAL pins. It operates according to the clock operating mode setting 4. Divider 1: Divider 1 generates a clock at the operating frequency used by the CPU
  - operating frequency can be 1, 1/2, 1/3, or 1/4 times the output frequency of PLL c long as it stays at or above the clock frequency of the CKIO pin. The division ratio frequency control register. 5. Divider 2: Divider 2 generates a clock at the operating frequency used by the bus of
    - and peripheral clock ( $P\phi$ ). The operating frequency of the peripheral clock can be 1/4, or 1/6 times the output frequency of PLL Circuit 1, as long as it stays at or bel frequency of the CKIO pin. The division ratio is set in the frequency control regist
      - 6. Clock Frequency Control Circuit: The clock frequency control circuit controls the frequency using the MD2 to MD0 pins and the frequency control register. 7. Standby Control Circuit: The standby control circuit controls the state of the clock
      - generator and other modules during clock switching and sleep/standby modes. 8. Frequency Control Register: The frequency control register has control bits assign
    - following functions: clock output/non-output from the CKIO pin, on/off control of 1, PLL standby, the frequency multiplication ratio of PLL 1, and the frequency div of the CPU clock and the peripheral clock.
    - 9. Standby Control Register: The standby control register has bits for controlling the modes. See section 22, Power-Down Modes, for more information.

Rev. 5.00 May 29, 2006 pag

	IVIDI		
	MD2	I	_
Crystal I/O pins (clock	XTAL	0	Connects a crystal oscillator.
input pins)	EXTAL	I	Connects a crystal oscillator. Also used an external clock.
Clock I/O pin	CKIO	I/O	Inputs or outputs an external clock.
Capacitor connection pins for PLL	CAP1	I	Connects capacitor for PLL circuit 1 op (recommended value 470 pF).
	CAP2	I	Connects capacitor for PLL circuit 2 op (recommended value 470 pF).

# 10.3 Clock Operating Modes

Table 10.2 shows the relationship between the mode control pin (MD2 to MD0) combit the clock operating modes. Table 10.3 shows the usable frequency ranges in the clock omodes and frequency ranges of the input clock (crystal oscillation). Operation cannot be guaranteed if settings other than those listed in table 10.3 are used.

Rev. 5.00 May 29, 2006 page 306 of 698 REJ09B0146-0500

Ü	•	Ü	oscillator	ONIO	multiplication ra	atio: 4	i EE i oatpat	, LL,
1	1	1	CKIO	_	Off	On	PLL1 output	PLL1
Othe abov	r than e	the	Reserved	(setting dis	sabled)			
0								c 1

**Mode 0:** An external clock is input from the EXTAL pin and undergoes waveform sh PLL circuit 2 before being supplied inside this LSI. The frequency ratio between EXT clock and CKIO output clock is 1:1. An input clock frequency of 25 MHz to 66.67 M used, and the CKIO frequency range is 25 MHz to 66.67 MHz.

**Mode 1:** An external clock is input from the EXTAL pin and its frequency is multipli PLL circuit 2 before being supplied inside this LSI, allowing a low-frequency externa used. The frequency ratio between EXTAL input clock and CKIO output clock is 1:4. clock frequency of 6.25 MHz to 16.67 MHz can be used, and the CKIO frequency ran MHz to 66.67 MHz.

**Mode 2:** The on-chip crystal oscillator operates, with the oscillation frequency being by 4 by PLL circuit 2 before being supplied inside this LSI, allowing a low crystal fre used. The frequency ratio between crystal oscillation and CKIO output clock is 1:4. A

oscillation frequency of 6.25 MHz to 16.67 MHz can be used, and the CKIO frequency

MHz to 66.67 MHz.

**Mode 7:** In this mode, the CKIO pin is an input, an external clock is input to this pin, undergoes waveform shaping, and also frequency multiplication according to the setti circuit 1 before being supplied to this LSI. In modes 0 to 2, the system clock is general output of this LSI's CKIO pin. Consequently, if a large number of Ics are operating sy with the clock, the CKIO pin load will be large. This mode, however, assumes a comp large-scale system. If a large number of ICs are operating on the clock cycle, a clock with a number of low-skew clock outputs can be provided, so that the ICs can operate

synchronously by distributing the clocks to each one.

	H'0122	ON (× 4)	ON (× 1)	4:1:1	25 MHz to 33.34 MH
	H'0126	ON (× 4)	ON (× 1)	2:1:1	25 MHz to 33.34 MH
	H'012A	ON (× 4)	ON (× 1)	1:1:1	25 MHz to 33.34 MHz
	H'A100	ON (× 3)	ON (× 1)	3:1:1	25 MHz to 33.34 MHz
	H'A101	ON (× 3)	ON (× 1)	3:1:1/2	25 MHz to 44.44 MH
	H'E100	ON (× 3)	ON (× 1)	1:1:1	25 MHz to 33.34 MHz
	H'E101	ON (× 3)	ON (× 1)	1:1:1/2	25 MHz to 44.44 MH
1, 2	H'0100	ON (× 1)	ON (× 4)	4:4:4	6.25 MHz to 8.34 M
	H'0101	ON (× 1)	ON (× 4)	4:4:2	6.25 MHz to 16.67 M
	H'0102	ON (× 1)	ON (× 4)	4:4:1	6.25 MHz to 16.67 M
	H'0111	ON (× 2)	ON (× 4)	8:4:4	6.25 MHz to 8.34 M
	H'0112	ON (× 2)	ON (× 4)	8:4:2	6.25 MHz to 16.67 M
	H'0115	ON (× 2)	ON (× 4)	4:4:4	6.25 MHz to 8.34 M
	H'0116	ON (× 2)	ON (× 4)	4:4:2	6.25 MHz to 16.67
	H'0122	ON (× 4)	ON (× 4)	16:4:4	6.25 MHz to 8.34 M
	H'0126	ON (× 4)	ON (× 4)	8:4:4	6.25 MHz to 8.34 M
	H'012A	ON (× 4)	ON (× 4)	4:4:4	6.25 MHz to 8.34 M
	H'A100	ON (× 3)	ON (× 4)	12:4:4	6.25 MHz to 8.34 M
	H'A101	ON (× 3)	ON (× 4)	12:4:2	6.25 MHz to 11.11 I
	H'E100	ON (× 3)	ON (× 4)	4:4:4	6.25 MHz to 8.34 M
	H'E101	ON (× 3)	ON (× 4)	4:4:2	6.25 MHz to 11.11 N

H'0102

H'0111

H'0112

H'0115

H'0116

ON  $(\times 1)$ 

ON  $(\times 2)$ 

ON  $(\times 2)$ 

ON  $(\times 2)$ 

ON  $(\times 2)$ 

 $ON (\times 1)$ 

ON  $(\times 1)$ 

ON  $(\times 1)$ 

ON  $(\times 1)$ 

ON  $(\times 1)$ 

1:1:1/4

2:1:1/2

1:1:1/2

1:1:1

2:1:1

25 MHz to 66.67 MHz

25 MHz to 33.34 MHz

25 MHz to 66.67 MHz

25 MHz to 33.34 MHz

25 MHz to 66.67 MHz

25 MHz to 25 MHz to

25 MHz to

25 MHz to

25 MHz to 25 MHz to

25 MHz to

25 MHz to

25 MHz to

25 MHz to

25 MHz to

25 MHz to

25 MHz to

25 MHz to

25 MHz to

25 MHz to

25 MHz to

25 MHz to

25 MHz to

25 MHz to 3

25 MHz to

25 MHz to

25 MHz to 3

25 MHz to

25 MHz to

25 MHz to

			()				
	H'0	12A	ON (× 4)	OFF	1:1:1	25 MHz to 33.34 MHz	25 MHz to
	H'A	100	ON (× 3)	OFF	3:1:1	25 MHz to 33.34 MHz	25 MHz to
	H'A	101	ON (× 3)	OFF	3:1:1/2	25 MHz to 44.44 MHz	25 MHz to
	H'E	100	ON (× 3)	OFF	1:1:1	25 MHz to 33.34 MHz	25 MHz to
	H'E	101	ON (× 3)	OFF	1:1:1/2	25 MHz to 44.44 MHz	25 MHz to
Notes:	1.	This	LSI cannot	operate in	an FRQCR v	alue other than that listed	d in table 1
	2.	Takir	ng input clo	ck as 1			
		Max.	frequency:	$1\phi = 133.3$	4 MHz, Bφ (C	$SKIO) = 66.67 \text{ MHz}, P\phi =$	33.34 MH
Cautions:							
1. The	e inj	out to	divider 1 is	the output	t of the PLL o	circuit 1:	

**OFF** 

**OFF** 

OFF

1:1:1/2

4:1:1

2:1:1

25 MHz to 66.67 MHz

25 MHz to 33.34 MHz

25 MHz to 33.34 MHz

25 MHz to

25 MHz to

25 MHz to

ON  $(\times 2)$ 

ON  $(\times 4)$ 

ON  $(\times 4)$ 

H'0116

H'0122

H'0126

- When PLL circuit 1 is on.
- 2. The input of divider 2 is the output of the PLL circuit 1.
- 3. The frequency of the CPU clock ( $I\phi$ ):
- when PLL circuit 1 is on.
  - Do not set the CPU clock frequency lower than the CKIO pin frequency.

The frequency of the CPU clock (I\psi) is the product of the frequency of the the frequency multiplication ratio of PLL circuit 1, and the division ratio of

- 4. The frequency of the peripheral clock ( $P\phi$ ):

multiplication ratio of PLL circuit 1.

The frequency of the peripheral clock  $(P\phi)$  is the product of the frequency of pin, the frequency multiplication ratio of PLL circuit 1, and the division ratio

5. The output frequency of PLL circuit 1 is the product of the CKIO frequency and the

- The peripheral clock frequency should not be set higher than the frequency
- pin, or higher than 33 MHz.

RENESAS

Rev. 5.00 May 29, 2006 pag

the addresses and access sizes.

Frequency control register (FRQCR)

#### 10.4.1 Frequency Control Register (FRQCR)

frequency multiplication ratio of PLL circuit 1, and the frequency division ratio of the and the peripheral clock. Only word access can be used on the FRQCR register.

The frequency control register (FRQCR) is a 16-bit read/write register used to specify,

The FRQCR register is initialized to H'0102 at a power-on reset by the RESETP pin an previous value at a manual reset or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
15	STC2	0	R/W	Frequency Multiplication Ratio
5	STC1	0	R/W	These bits specify the frequency multiplication
4	STC0	0	R/W	of PLL circuit 1.
				000: ×1
				001:×2
				100: ×3
				010: × 4
				Other than the above: Reserved (Setting p
				Note: Do not set the output frequency of 1 higher than 133 MHz.

Rev. 5.00 May 29, 2006 page 310 of 698

REJ09B0146-0500



				Other than the above: Reserved (Setting
				Note: Do not set the CPU clock frequer than the CKIO frequency.
13	PFC2	0	R/W	Peripheral Clock Frequency Division Rat
1	PFC1	0	R/W	These bits specify the division ratio (Divid
0	PFC0	0	R/W	peripheral clock frequency with respect to frequency of the output frequency of PLL the frequency of the CKIO pin.
				000: × 1
				001: × 1/2
				100: × 1/3
				010: × 1/4
				101: × 1/6
				Other than the above: Reserved (Setting
				Note: Do not set the peripheral clock from higher than the frequency of the o
12 to 9,	_	0	R	Reserved
7, 6				These bits are always read as 0. The wrishould always be 0.
8	_	0	R	Reserved
				This bit is always read as 1. The write va

010: × 1/4

Note: Take enough care because the positions of the bits are not continuous.

always be 1.

A PLL settling time is required when the multiplication rate of PLL circuit 1 is changed chip WDT counts the settling time. Refer to section 11, Watchdog Timer (WDT), for n

- 1. In the initial state, the multiplication rate of PLL circuit 1 is 1.
- 2. Set a value that will become the specified oscillation settling time in the WDT and

WDT. The following must be set:
WTCSR register TME bit = 0: WDT stops

WTCSR register CKS2 to CKS0 bits: Division ratio of WDT count clock

- WTCNT counter: Initial counter value

  3. Set the desired value in the STC2, STC1 and STC0 bits. The division ratio can also
- the IFC2 to IFC0 bits and PFC2 to PFC0 bits.
  4. The processor pauses internally and the WDT starts incrementing. At this time, the and peripheral clocks (Pφ) both stop, and the clock is continuously output to the Ck
- clock modes 0 to 2.5. Supply of the clock that has been set begins at WDT count overflow, and the procesoperating again. The WDT stops after it overflows.

# 10.5.2 Changing the Division Ratio


The WDT will not count unless the multiplication rate is changed simultaneously.

1. In the initial state, IFC2 to IFC0 = 000 and PFC2 to PFC0 = 010.

that if the wrong value is set, the processor will malfunction.

- 2. Set the IFC2, IFC1, IFC0, PFC2, PFC1, and PFC0 bits to the new division ratio. The that can be set are limited by the clock mode and the multiplication rate of PLL circ
- 3. The clock is immediately supplied at the new division ratio.

Rev. 5.00 May 29, 2006 page 312 of 698 REJ09B0146-0500



Note: The values for CL1, and CL2 should be determined after consultation with the crystal oscillator manufacturer.

Figure 10.2 Points for Attention when Using Crystal Oscillator

**Decoupling Capacitors:** As far as possible, insert a laminated ceramic capacitor of 0 a passive capacitor for each  $V_{ss}/V_{cc}$  pair. Mount the passive capacitors as close as pos SH7706 power supply pins, and use components with a frequency characteristic suital chip's operating frequency, as well as a suitable capacitance value.

Digital system  $V_{ss}/V_{cc}$  pairs: 11 to 13, 19 to 21, 25 to 27, 37 to 39, 49 to 51, 61 to 63, to 95, 115 to 117, 137 to 139, 148 to 150, 156 to 158

On-chip oscillator  $V_{ss}/V_{cc}$  pairs: 1 to 4, 123 to 125, 126 to 128

When Using a PLL Oscillator Circuit: Keep the wiring from the PLL  $V_{cc}$  and  $V_{ss}$  c pattern to the power supply pins short, and make the pattern width large, to minimize inductance component. Ground the oscillation stabilization capacitors C1 and C2 to V and  $V_{ss}$  (PLL2), respectively. Place C1 and C2 close to the CAP1 and CAP2 pins and locate a wiring pattern in the vicinity. In clock mode 7, connect the EXTAL pin to  $V_{cc}$  and leave the XTAL pin open.

Rev. 5.00 May 29, 2006 pag REJ09






Figure 10.3 Points for Attention when Using PLL Oscillator Circuit

**Notes on Wiring Power Supply Pins:** To avoid crossing signal lines, wire V<sub>CC</sub>-PLL1, and  $V_{ss}$ -PLL2 as three patterns from the power supply source on the board so that they independent of digital  $V_{\text{CC}}$  and  $V_{\text{SS}}$ .




Figure 11.1 Block Diagram of the WDT

### 11.1 Feature

The WDT has the following features:

- Can be used to ensure the clock setting time: Use the WDT to cancel software star
  and the temporary standbys that occur when the clock frequency is changed.
- Can switch between watchdog timer mode and interval timer mode.
- Generates internal resets in watchdog timer mode: Internal resets occur after count
   Selection of power-on reset or manual reset.
- Generates interrupts in interval timer mode: Internal timer interrupts occur after converflow.
  - Selection of eight counter input clocks. Eight clocks ( $\times 1$  to  $\times 1/4096$ ) can be obtain dividing the peripheral clock.

Rev. 5.00 May 29, 2006 pag REJ09



### Watchdog Timer Counter (WTCNT)

The watchdog timer counter (WTCNT) is an 8-bit read/write register that increments o selected clock. When an overflow occurs, it generates a reset in watchdog timer mode interrupt in interval time mode. The WTCNT is initialized to H'00 only by a power-on through the RESETP pin. Use a word access to write to the WTCNT, with H'5A in the Use a byte access to read WTCNT.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	_	All 0	R/W	8-bit counter
Note:	The watchdog t	mer counter (W	TCNT)	is more difficult to write to than other regi

prevent from the erroneous writing to the register. Refer to section 11.2.3 Notes

### 11.2.2 Watchdog Timer Control/Status Register (WTCSR)

The watchdog timer control/status register (WTCSR) is an 8-bit read/write register con bits to select the clock used for the count, bits to select the timer mode, and overflow fl WTCSR is initialized to H'00 only by a power-on reset through the RESETP pin. When overflow causes an internal reset, the WTCSR retains its value. When used to count the settling time for canceling a software standby, it retains its value after counter overflow word access to write to the WTCSR, with H'A5 in the upper byte. Use a byte access to WTCSR.

Rev. 5.00 May 29, 2006 page 316 of 698 REJ09B0146-0500

Access.

				0: Use as interval timer
				1: Use as watchdog timer
				Note: If WT/IT is modified when the WE the up-count may not be performed.
5	RSTS	0	R/W	Reset Select
				Selects the type of reset when the WTCN in watchdog timer mode. In interval timer setting is ignored.
				0: Power-on reset
				1: Manual reset
4	WOVF	0	R/W	Watchdog Timer Overflow
				Indicates that the WTCNT has overflowe watchdog timer mode. This bit is not set timer mode.
				0: No overflow
				1: WTCNT has overflowed in watchdog to
3	IOVF	0	R/W	Interval Timer Overflow
				Indicates that the WTCNT has overflowe timer mode. This bit is not set in watchdo mode.
				0: No overflow
				1: WTCNT has overflowed in interval time

R/W

Timer Mode Select

or an interval timer.

Selects whether to use the WDT as a wat

6

WT/IT

0

Rev. 5.00 May 29, 2006 pag REJ09

001:	1/4
010:	1/16
011:	1/32
100:	1/64
101:	1/256
110:	1/1024
111:	1/4096
Note	· If hite

11: 1/4096 69.91 ms Note: If bits CKS2 to CKS0 are modified

68 us

273 μs

546 µs

1.09 ms

4.36 ms

17.48 ms

WDT is running, the up-count may performed correctly. Ensure that th modified only when the WDT is not exister (WTCSP) is more difficult to write to the

Note: The watchdog timer control/status register (WTCSR) is more difficult to write to t registers to prevent from the erroneous writing to the register. Refer to 11.2.3, N Register Access.

## 11.2.3 Notes on Register Access

The WTCNT and WTCSR are more difficult to write to than other registers. The proce writing to these registers are given below.

instruction. They cannot be written by a byte or longword transfer instruction. When w WTCNT, set the upper byte to H'5A and transfer the lower byte as the write data, as sh figure 11.2. When writing to WTCSR, set the upper byte to H'A5 and transfer the lower the write data. This transfer procedure writes the lower byte data to WTCNT or WTCS

Writing to WTCNT and WTCSR: These registers must be written by a word transfer

Rev. 5.00 May 29, 2006 page 318 of 698

REJ09B0146-0500



### 11.3 **Operation**

#### 11.3.1 **Canceling Software Standbys**

The WDT can be used to cancel software standby mode with an NMI or other interrupt procedure is described below. (The WDT does not run when resets are used for cance the RESETP pin or RESETM pin low until the clock stabilizes.)

- 1. Before transitioning to software standby mode, always clear the TME bit in WTC. When the TME bit is 1, an erroneous reset or interval timer interrupt may be generated as the second of the second the count overflows.
- 2. Set the type of count clock used in the CKS2 to CKS0 bits in WTCSR and the init the counter in the WTCNT counter. These values should ensure that the time till c overflow is longer than the clock oscillation settling time.
- 3. Move to software standby mode by executing a SLEEP instruction to stop the cloc
- 4. The WDT starts counting by detecting the edge change of the NMI signal or detec interrupts.
- 5. When the WDT count overflows, the CPG starts supplying the clock and the proce resumes operation. The WOVF flag in WTCSR is not set when this happens.
- 6. Since the WDT continues counting from H'00, set the STBY bit in the STBCR reg the interrupt processing program and this will stop the WDT. When the STBY bit the SH7706 again enters the standby mode when the WDT has counted up to H'80 standby mode can be canceled by power-on resets.

Rev. 5.00 May 29, 2006 pag

REJ09



- overflow is longer than the clock oscillation settling time. 3. When the frequency control register (FRQCR) is written, the clock stops and the pr enters standby mode temporarily. The WDT starts counting.
- 4. When the WDT count overflows, the CPG resumes supplying the clock and the pro

resumes operation. The WOVF flag in WTCSR is not set when this happens.

- 5. The counter stops at the values H'00 to H'01. The stop value depends on the clock r
  - 6. Confirm that the value of WTCNT is H'00 before writing WTCNT, when WTCNT after the frequency change.

### 11.3.3 **Using Watchdog Timer Mode**

1. Set the WT/IT bit in the WTCSR register to 1, set the reset type in the RSTS bit, se

counter.

- 2. Set the TME bit in WTCSR to 1 to start the count in watchdog timer mode.
- 3. While operating in watchdog timer mode, rewrite the counter periodically to H'00 to
  - the counter from overflowing.
- 4. When the counter overflows, the WDT sets the WOVF flag in WTCSR to 1 and get type of reset specified by the RSTS bit. The counter then resumes counting. When a reset occurs, and a high level is output from the STATUS0 and STATUS1

signal output period is about one cycle of the count clock for power-on reset, and al

count clock in the CKS2 to CKS0 bits, and set the initial value of the counter in the

REJ09B0146-0500

Rev. 5.00 May 29, 2006 page 320 of 698

cycles of the peripheral clock for manual reset.

	3	ENESAS	KEJU
		Rev. 5.00 N	May 29, 2006 pa REJ0
	timer interrupt request is sent to invice.	The counter then resumes	s counting.
Э.	timer interrupt request is sent to INTC.		

Rev. 5.00 May 29, 2006 page 322 of 698 REJ09B0146-0500

The TMU has the following features:

- Each channel is provided with an auto-reload 32-bit down counter
- Channel 2 is provided with an input capture function
- All channels are provided with 32-bit constant registers and 32-bit down counters read or written to at any time
- All channels generate interrupt requests when the 32-bit down counter underflows (H'00000000 → H'FFFFFFF)
- Allows selection between 6 counter input clocks: External clock (TCLK), on-chip clock (16 kHz), Pφ/4, Pφ/16, Pφ/64, Pφ/256. (Pφ is the internal clock for periphera

Note: See section 10, Clock Pulse Generator (CPG), for more information.

- All channels can operate when this LSI is in software standby mode: When the RT clock is being used as the counter input clock, this LSI is still able to count in soft mode.
  Synchronized read: TCNT is a sequentially changing 32-bit register. Since the per
- module used has an internal bus width of 16 bits, a time lag can occur between the the upper 16 bits and lower 16 bits are read. To correct the discrepancy in the cour value caused by this time lag, a synchronization circuit is built into the TCNT so t 32-bit data in the TCNT can be read at once.
- The maximum operating frequency of the 32-bit counter is 2 MHz on all channels SH7706 so that the clock input to the timer counters of each channel (obtained by external clock and internal clock with the prescaler) does not exceed the maximum frequency.




Figure 12.1 TMU Block Diagram

Rev. 5.00 May 29, 2006 page 324 of 698

REJ09B0146-0500



### 12.3 **Register Description**

The TMU has the following registers. Refer to section 23, List of Registers, for more addresses and access sizes.

- Timer output control register (TOCR)
- Timer start register (TSTR)
- Timer constant register 0 (TCOR\_0)
- Timer counter 0 (TCNT\_0)
- Timer control register 0 (TCR\_0)
- Timer constant register 1 (TCOR\_1)
- Timer counter 1 (TCNT\_1)
- Timer control register 1 (TCR\_1)
- Timer constant register 2 (TCOR\_2)
- Timer counter 2 (TCNT\_2)
- Timer control register 2 (TCR\_2)
- Input capture register 2 (TCPR\_2)

				should always be 0.
0	TCOE	0	R/W	Timer Clock Pin Control
				Selects use of the timer clock pin (TCLK) a external clock output pin or input pin for input control for the on-chip timer, or as an output the on-chip RTC output clock. As the TCLK multiplexed as the PTE6 pin, when the TCL used, bits PE6MD1 and PH7MD0 in the PE register should be set to 00 (Other function
				<ol> <li>Timer clock pin (TCLK) used as external or input capture control input pin for the timer</li> </ol>
				Timer clock pin (TCLK) used as output p chip RTC output clock

These bits are always read as 0. The write

Rev. 5.00 May 29, 2006 page 326 of 698 REJ09B0146-0500

				Selects whether to run or halt timer counter
				0: Halt TCNT_2 count
				1: Start TCNT_2 counting
1	STR1	0	R/W	Counter Start 1
				Selects whether to run or halt timer counter
				0: Halt TCNT_1 count
				1: Start TCNT_1 counting
0	STR0	0	R/W	Counter Start 0
				Selects whether to run or halt timer counter
				0: Halt TCNT_0 count
				1: Start TCNT_0 counting
				1. Start 1 Givi _0 counting

Description

always be 0.

Counter Start 2

These bits are always read 0. The write value

Reserved

Initial Value R/W

R

R/W

All 0

0

Bit

7 to

3

2

Bit Name

STR2

of interrupts during input capture. The TCR\_0 to TCR\_2 are initialized to H'0000 by a reset and manual reset. They are not initialized in standby mode.

### In cases of Channel 0 and 1:

Bit	Bit Name	Initial Value	R/W	Description
15 to 9	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.
8	UNF	0	R/W	Underflow Flag
				Status flag that indicates occurrence of a T and TCNT_1 underflow.
				0: TCNT has not underflowed. [Clearing condition] When 0 is written to UNF
				1: TCNT has underflowed. [Setting condition] When TCNT_0 and TCNT_1 underflows
				Note: * Contents do not change when 1 is v UNF.
7, 6	_	All 0	R	Reserved
				These bits are always read as 0. The write should always be 0.
5	UNIE	0	R/W	Underflow Interrupt Control
				Controls enabling of interrupt generation what status flag (UNF) indicating TCNT_0 and Tunderflow has been set to 1.
				0: Interrupt due to UNF (TUNI) is not enable
				1: Interrupt due to UNF (TUNI) is enabled.

Rev. 5.00 May 29, 2006 page 328 of 698 REJ09B0146-0500

				Note: X: Don't care
2	TPSC2	0	R/W	Timer Prescalers 2 to 0
1	TPSC1	0	R/W	These bits select the TCNT_0 and TCNT
0	TPSC0	0	R/W	clock.
				000: Internal clock: count on Pφ/4
				001: Internal clock: count on Pφ/16
				010: Internal clock: count on Pφ/64
				011: Internal clock: count on Pφ/256
				100: Internal clock: count on clock output RTC (RTCCLK)
				101: External clock: count on TCLK pin ir
				110: Reserved (Setting prohibited)
				111: Reserved (Setting prohibited)

falling edge

In case of Channel 2:						
Bit	Bit Name	Initial Value	R/W	Description		
15 to	_	All 0	R	Reserved		
10				These bits are always read as 0. The write always be 0.		

				Note: * Contents do not change when 1 is w ICPF.
8	UNF	0	R/W	Underflow Flag
				Status flag that indicates occurrence of a TC underflow.
				0: TCNT has not underflowed. Clearing condition: When 0 is written to UI
				1: TCNT has underflowed. Setting condition: When TCNT_2 underflo
				Note: * Contents do not change when 1 is w UNF.
7	ICPE1	0	R/W	Input Capture Control
6	ICPE0	0	R/W	A function of channel 2 only: determines who input capture function can be used, and whe whether or not to enable interrupts.
				When using this input capture function it is n set the TCLK pin to input mode with the TCC TOCR register. Additionally, use the CKEG I designate use of either the rising or falling er TCLK pin to set the value of TCNT_2 in TCF
				00: Input capture function is not used.
				01: Reserved (Setting prohibited)
				<ol> <li>Input capture function is used. Interrupt of (TICPI2) are not enabled.</li> </ol>

requested via the TCLK pin

11: Input capture function is used. Interrupt of

(TICPI2) are enabled.

REJ09B0146-0500 RENESAS

Rev. 5.00 May 29, 2006 page 330 of 698

CKEG0	0	R/W	These bits select the external clock edge w external clock is selected, or when the inpu function is used.
			00: Count/capture register set on rising edg
			01: Count/capture register set on falling ed
			1X: Count/capture register set on both risin edge
			Note: X: Don't care.
TPSC2	0	R/W	Timer Prescalers
TPSC1	0	R/W	These bits select the TCNT_2 count clock.
TPSC0	0	R/W	000: Internal clock: count on Pφ/4
			001: Internal clock: count on Pφ/16
			010: Internal clock: count on Pφ/64
			011: Internal clock: count on Pφ/256
			100: Internal clock: count on clock output of

3

2

0

### 12.3.4 Timer Constant Registers 0 to 2 (TCOR\_0 to TCOR\_2)

TCOR\_0 to TCOR\_2 are specified the setting value for TCNT\_0 to TCNT\_2 when To TCNT\_2 are underflowed. TMU has 3 timer constant registers, one for each channel.

TCOR\_0 to TCOR\_2 is a 32-bit read/write register. TCOR is initialized to H'FFFFFF power-on reset or manual reset; it is not initialized in standby mode, and retains its co

RTC (RTCCLK)

101: External clock: count on TCLK pin input

110: Reserved (Setting prohibited) 111: Reserved (Setting prohibited) Because the internal bus for this LSI on-chip supporting modules is 16 bits wide, a time occur between the time when the upper 16 bits and lower 16 bits are read. Since TCNT sequentially, this time lag can create discrepancies between the data in the upper and lo To correct the discrepancy, a buffer register is connected to TCNT so that upper and lo are not read separately. The entire 32-bit data in TCNT can thus be read at once.

TCNT is initialized to H'FFFFFFF by a power-on reset or manual reset; it is not initial standby mode, and retains its contents.

## 12.3.6 Input Capture Register 2 (TCPR\_2)

The input capture register (TCPR\_2) is a read-only 32-bit register built only into timer of TCPR\_2 setting conditions due to the TCLK pin is affected by the input capture function (ICPE1/ICPE2 and CKEG1/CKEG0) in TCR2. When a TCPR\_2 setting indication due TCLK pin occurs, the value of TCNT\_2 is copied into TCPR\_2.

TCNT\_2 is not initialized by a power-on reset or manual reset, or in standby mode.

# 12.4 Operation

Each of three channels has a 32-bit timer counter (TCNT\_0 to TCNT\_2) and a 32-bit timer counter (TCNT\_0 to TCNT\_2). The TCNT counts down. The auto-reload fun enables synchronized counting and counting by external events. Channel 2 has an inpur function.

Rev. 5.00 May 29, 2006 page 332 of 698 REJ09B0146-0500

The count operation is shown in figure 12.2.




Figure 12.2 Setting the Count Operation

Rev. 5.00 May 29, 2006 pag REJ09






Figure 12.3 Auto-Reload Count Operation

# **TCNT** count timing

Internal Clock Operation: Set the TPSC2 to TPSC0 bits in TCR to select whether p
module clock Pφ or one of the four internal clocks created by dividing it is used (Pφ
Pφ/64, Pφ/256). Figure 12.4 shows the timing.




Figure 12.4 Count Timing when Internal Clock Is Operating

Rev. 5.00 May 29, 2006 page 334 of 698

REJ09B0146-0500




Figure 12.5 Count Timing when External Clock Is Operating (Both Edges I

3. On-Chip RTC Clock Operation: Set the TPSC2 to TPSC0 bits in TCR to select the RTC clock as the timer clock. Figure 12.6 shows the timing.




Figure 12.6 Count Timing when On-Chip RTC Clock Is Operating

Rev. 5.00 May 29, 2006 pag

REJ09

value into the input capture register (TCT K\_2) with the CKEO1 and CKEO0 bits in TC

The input capture function cannot be used in standby mode.




Figure 12.7 Operation Timing when Using the Input Capture Function (Using TCLK Rising Edge)

Rev. 5.00 May 29, 2006 page 336 of 698 REJ09B0146-0500




Figure 12.8 UNF Set Timing

# 12.5.2 Status Flag Clear Timing

The status flag can be cleared by writing 0 from the CPU. Figure 12.9 shows the timin




Figure 12.9 Status Flag Clear Timing

Rev. 5.00 May 29, 2006 pag REJ09

sources.

**Table 12.2 TMU Interrupt Sources** 

Channel	Interrupt Source	Description	Priority
0	TUNI0	Underflow interrupt 0	High
1	TUNI1	Underflow interrupt 1	<b>- ↑</b>
2	TUNI2	Underflow interrupt 2	
	TICPI2	Input capture interrupt 2	Low

# 12.6 Usage Note

# 12.6.1 Writing to Registers

Synchronization processing is not performed for timer counting during register writes. writing to registers, always clear the appropriate start bits for the channel (STR2 to STI timer start register (TSTR) to halt timer counting.

# 12.6.2 Reading Registers

Synchronization processing is performed for timer counting during register reads. Whe counting and register read processing are performed simultaneously, the register value TCNT counting down (with synchronization processing) is read.

Rev. 5.00 May 29, 2006 page 338 of 698 REJ09B0146-0500

- Clock and calendar functions (BCD display): seconds, minutes, hours, date, day or month, and year
  - 1-Hz to 64-Hz timer (binary display)
- Start/stop function
  - 30-second adjust function

  - Alarm interrupt: frame comparison of seconds, minutes, hours, date, day of the we
  - month can be used as conditions for the alarm interrupt
- Cyclic interrupts: the interrupt cycle may be 1/256 second, 1/64 second, 1/16 seco second, 1/2 second, 1 second, or 2 seconds
- Carry interrupt: a carry interrupt indicates when a carry occurs during a counter re
- Automatic leap year correction




Figure 13.1 RTC Block Diagram

Rev. 5.00 May 29, 2006 page 340 of 698

REJ09B0146-0500



Dedicated power-supply pin for RTC	V <sub>cc</sub> -RTC	_	Dedicated power-supply p
Dedicated GND pin for RTC	V <sub>ss</sub> -RTC	_	Dedicated GND pin for RT
	be supplied to	all power su	only the RTC is used (software) including these R

**TCLK** 

supply pins. In hardware standby mode, it is possible to stop supplying pov power supply pins except for the RTC power supply pins.

2. Pull-up (Vcc) EXTAL2, and open (NC) XTAL2 when the RTC is not used.

I/O

External clock input pin/inp control input pin/realtime c output pin (shared by TMU

### 13.3 **Register Description**

RTC has the registers listed below. Refer to section 23, List ot Registers, for more det address and access size.

64-Hz counter (R64CNT)

Clock input/clock output

- Second counter (RSECCNT)
- Minute counter (RMINCNT)
- Hour counter (RHRCNT)
- Day of week counter (RWKCNT)
- Date counter (RDAYCNT)
- Month counter (RMONCNT)
- Year counter (RYRCNT)
- Second alarm register (RSECAR)
- Minute alarm register (RMINAR)
- Hour alarm register (RHRAR)
- Day of week alarm register (RWKAR)
- Date alarm register (RDAYAR)

R64CNT is reset to H'00 by setting the RESET bit in RCR2 or the ADJ bit in RCR2 to

R64CNT is not initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Descr	iption
7	_	0	R	Always	s read as 0.
6 to 0	_	_	R	64Hz	counter
					oit (bits 6 to 0) indicates the state livider circuit between 64 and 11
				Bit	Frequency
				6:	1Hz
				5:	2Hz
				4:	4Hz
				3:	8Hz
				2:	16Hz
				1:	32Hz
				0:	64Hz

Rev. 5.00 May 29, 2006 page 342 of 698 REJ09B0146-0500



RSECCNT is not initialized by a power-on reset or manual reset, or in standby mode.

R/W

Description

7	_	0	R	Always read as 0.
6 to 4	_	_	R/W	Counter for 10-unit of second in the B The range can be set from 0 to 5 (dec
3 to 0	_	_	R/W	Counter for 1-unit of second in the BC The range can be set from 0 to 9 (dec

**Initial Value** 

### 13.3.3 **Minute Counter (RMINCNT)**

**Bit Name** 

The minute counter (RMINCNT) is an 8-bit read/write register used for setting/counti BCD-coded minute section of the RTC. The count operation is performed by a carry f minute of the second counter.

The range of minute can be set is 00 to 59 (decimal). Errant operation will result if an

is set. Carry out write processing after halting the count operation with the START bit

RMINCNT is not initialized by a power-on reset or manual reset, or in standby mode.

Bit 7 6 to

3 to 0

Bit

	Bit Name	Initial Value	R/W	Description
	_	0	R	Always read as 0.
4	_	_	R/W	Counter for 10-unit of minute in the B The range can be set from 0 to 5 (dec

R/W

Counter for 1-unit of minute in the BC The range can be set from 0 to 9 (dec RHRCNT is not initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 0	R	Always read as 0.
5, 4	_	_	R/W	Counter for 10-unit of hour in the BCD- The range can be set from 0 to 2 (deci
3 to 0	_	_	R/W	Counter for 1-unit of hour in the BCD-c The range can be set from 0 to 9 (deci

#### 13.3.5 Day of the Week Counter (RWKCNT)

in the BCD-coded day of week section of the RTC. The count operation is performed by for each day of the date counter. The range for day of the week can be set is 0 to 6 (decimal). Errant operation will resul

The day of the week counter (RWKCNT) is an 8-bit read/write register used for setting

other value is set. Carry out write processing after halting the count operation with the in RCR2.

RWKCNT is not initialized by a power-on reset or manual reset, or in standby mode.

3:
4:
5:
6:

# 13.3.6 Date Counter (RDAYCNT)

the correct setting.

The date counter (RDAYCNT) is an 8-bit read/write register used for setting/counting coded date section of the RTC. The count operation is performed by a carry for each chour counter.

Wednesday Thursday Friday Saturday

The range of date can be set is 01 to 31 (decimal). Errant operation will result if any of set. Carry out write processing after halting the count operation with the START bit in

RDAYCNT is not initialized by a power-on reset or manual reset, or in standby mode

The RDAYCNT range that can be set changes with each month and in leap years. Plea

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 0	R	Always read as 0.
5, 4	_	_	R/W	Counter for 10-unit of date in the BCD The range can be set from 0 to 3 (dec
3 to 0	_	_	R/W	Counter for 1-unit of date in the BCD- The range can be set from 0 to 9 (dec

RMONCNT is not initialized by a power-on reset or manual reset, or in standby mode.

R/W

Description

7 to 5	_	All 0	R	Always read as 0.
4	_	_	R/W	Counter for 10-unit of month in the BC The range can be set from 0 to 1 (deci
3 to 0	_	_	R/W	Counter for 1-unit of month in the BCD The range can be set from 0 to 9 (deci

**Initial Value** 

# 13.3.8 Year Counter (RYRCNT)

**Bit Name** 

Bit

The year counter (RYRCNT) is an 8-bit read/write register used for setting/counting in coded year section of the RTC. The least significant 2 digits of the western calendar ye displayed. The count operation is performed by a carry for each year of the month cour. The range for year can be set is 00 to 99 (decimal). Errant operation will result if any o

is set. Carry out write processing after halting the count operation with the START bit using a carry flag.

RYRCNT is not initialized by a power-on reset or manual reset, or in standby mode.

Leap years are recognized by dividing the year counter value by 4 and obtaining a fract of 0.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	_	R/W	Counter for 10-unit of year in the BCD- The range can be set from 0 to 9 (deci
3 to 0	_	_	R/W	Counter for 1-unit of year in the BCD-c The range can be set from 0 to 9 (deci

Rev. 5.00 May 29, 2006 page 346 of 698 REJ09B0146-0500

The range of second can be set is 00 to 59 (decimal). Errant operation will result if an is set.

The ENB bit in RSECAR is initialized to 0 by a power-on reset. The remaining RSEC are not initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R/W	Second Alarm Enable
				0: No compared
				1: Compared
6 to 4	_		R/W	Setting value for 10-unit of second al BCD-code. The range can be set from 0 to 5 (de
3 to 0	_		R/W	Setting value for 1-unit of second ala

BCD-code.

# **Minute Alarm Register (RMINAR)**

The minute alarm register (RMINAR) is an 8-bit read/write register, and an alarm reg corresponding to the BCD-coded minute section counter RMINCNT of the RTC. Who bit is set to 1, a comparison with the RMINCNT value is performed. From among the RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR registers, the counter a register comparison is performed only on those with ENB bits set to 1, and if each of coincide, an RTC alarm interrupt is generated.

The range of minute can be set is 00 to 59 (decimal). Errant operation will result if an is set.

The ENB bit in RMINAR is initialized by a power-on reset. The remaining RMINAR not initialized by a power-on reset or manual reset, or in standby mode.

Rev. 5.00 May 29, 2006 pag

The range can be set from 0 to 9 (de



REJ0

BCD-code.

The range can be set from 0 to 9 (deci

#### 13.3.11 Hour Alarm Register (RHRAR)

corresponding to the BCD-coded hour section counter RHRCNT of the RTC. When the set to 1, a comparison with the RHRCNT value is performed. From among the RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR registers, the counter an register comparison is performed only on those with ENB bits set to 1, and if each of the coincide, an RTC alarm interrupt is generated.

The hour alarm register (RHRAR) is an 8-bit read/write register, and an alarm register

The range of hour can be set is 00 to 23 (decimal). Errant operation will result if any ot set.

The ENB bit in RHRAR is initialized by a power-on reset. The remaining RHRAR fiel initialized by a power-on reset or manual reset, or in standby mode.

R/W

Description

Initial Value

7	ENB	0	R/W	Hour Alarm Enable
				0: No compared
				1: Compared
6	_	0	R	Always read as 0.
5, 4			R/W	Setting value for 10-unit of hour alarm BCD-code. The range can be set from 0 to 2 (deci
3 to 0	_	_	R/W	Setting value for 1-unit of hour alarm in code. The range can be set from 0 to 9 (deci

Rev. 5.00 May 29, 2006 page 348 of 698

REJ09B0146-0500

Bit

**Bit Name** 



The range of day of the week can be set 0 to 6 (decimal). Errant operation will result it value is set.

The ENB bit in RWKAR is initialized by a power-on reset. The remaining RWKAR f initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Descri	ption
7	ENB	0	R/W	Day of	the week Alarm Enable
				0: No c	compared
				1: Com	pared
6 to 3	_	All 0	R	Always	read as 0.
2 to 0		_	R/W	BCD-c	value for day of the week alar ode. nge can be set from 0 to 6 (dec
				Code	Day of the Week
				0:	Sunday
				1:	Monday
				2:	Tuesday
				3:	Wednesday
				4:	Thursday
				5:	Friday
				6:	Saturday

REJ0

The range of date can be set 01 to 31 (decimal). Errant operation will result if any other set. The RDAYCNT range that can be set changes with some months and in leap years confirm the correct setting.

The ENB bit in RDAYAR is initialized by a power-on reset. The remaining RDAYAR not initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	ENB	0	R/W	Date Alarm Enable
				0: No compared
				1: Compared
6	_	0	R	Always read as 0.
5, 4	_	_	R/W	Setting value for 10-unit of date alarm BCD-code. The range can be set from 0 to 3 (deci
3 to 0	_	_	R/W	Setting value for 1-unit of date alarm in

BCD-code.

The range can be set from 0 to 9 (deci

Rev. 5.00 May 29, 2006 page 350 of 698 REJ09B0146-0500



The range of month can be set 01 to 12 (decimal). Errant operation will result if any o set.

The ENB bit in RMONAR is initialized by a power-on reset. The remaining RMONA not initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	ENB	0	R/W	Month Alarm Enable
				0: No compared
				1: Compared
6, 5	_	All 0	R	Always read as 0.
4	_	_	R/W	Setting value for 10-unit of month alar BCD-code. The range can be set from 0 to 1 (dec
3 to 0	_	_	R/W	Setting value for 1-unit of month alarn BCD-code. The range can be set from 0 to 9 (dec
	<u> </u>	·	·	

Rev. 5.00 May 29, 2006 pag

REJ0

Bit	Bit Name	Initial Value	R/W	Description
7	CF	_	R/W	Carry Flag
				Status flag that indicates that a carry has occis set to 1 when a count-up to R64CNT or R occurs. A count register value read at this tir be guaranteed; another read is required.
				No count up of R64CNT or RSECCNT. [Clearing condition]     When 0 is written to CF
				Count up of R64CNT or RSECCNT. [Setting condition]     When 1 is written to CF
6, 5	_	All 0	R	Reserved
				These bits are always read as 0. The write v should always be 0.
4	CIE	0	R/W	Carry Interrupt Enable Flag
				When the carry flag (CF) is set to 1, the CIE interrupts.
				0: A carry interrupt is not generated when th set to 1
				1: A carry interrupt is generated when the CI to 1

Rev. 5.00 May 29, 2006 page 352 of 698 REJ09B0146-0500

mode.

			These bits are always read as 0. The write should always be 0.
AF	0	R/W	Alarm Flag
			The AF flag is set to 1 when the alarm time alarm register (only registers with ENB bit smatches the clock and calendar time. This cleared to 0 when 0 is written, but holds the value when 1 is to be written.
			O: Clock/calendar and alarm register have r since last reset to 0. [Clearing condition] When 0 is written to AF
			1: [Setting condition] Clock/calendar and alarm register have (only registers that ENB bit is 1)

Reserved

R

2, 1

0

All 0

Rev. 5.00 May 29, 2006 pag REJ09

				designated by the PES bits. When set to generates periodic interrupts.
				O: Interrupts not generated with the period designated by the PES bits. [Clearing condition] When 0 is written to PEF
				Interrupts generated with the period de the PES bits. [Setting condition] When 1 is written to PEF
6	PES2	0	R/W	Periodic Interrupt Flags
5	PES1	0	R/W	These bits specify the periodic interrupt.
4	PES0	0	R/W	000: No periodic interrupts generated
				001: Periodic interrupt generated every 1/2 second

R/W

RTC.

i chould interrupt i lag

Indicates interrupt generation with the per

010: Periodic interrupt generated every 1/011: Periodic interrupt generated every 1/100: Periodic interrupt generated every 1/101: Periodic interrupt generated every 1/110: Periodic interrupt generated every 1/111: Periodic interrupt generated every 2/111: Periodic interru

Controls the operation of the crystal oscill

0: Halts the crystal oscillator for the RTC.1: Runs the crystal oscillator for the RTC.

Rev. 5.00 May 29, 2006 page 354 of 698

1

3

**RTCEN** 

REJ09B0146-0500

				0: Runs normally.
				1: Divider circuit is reset.
0	START	1	R/W	Start Bit
				Halts and restarts the counter (clock).
				0: Second/minute/hour/day/week/month halts.
				1: Second/minute/hour/day/week/month runs normally.

When 1 is written, initializes the divider of prescaler and R64CNT). This bit always

Note: The R64CNT always runs unless with the RTCEN bit.

Rev. 5.00 May 29, 2006 pag

REJO

Figures 13.2(a) and 13.2(b) show how to set the time after stopping the clock. This probe used to set the entire calendar and clock function. It can be programmed easily.

#### **Usage Notes**

1. Initialization Timing for 64 Hz Counter (R64CNT)

If it is necessary, after initializing the counter by means of the RESET bit in the RT register, to confirm that the change has taken effect by reading the R64CNT value,  $107~\mu s$  after setting the RESET bit to 1 before reading the R64CNT counter. Note the divider circuit (RTC prescaler) is also initialized when the RESET bit is set to 1.

2. Incrementing RSECCNT by Initializing R64CNT

Either method (a) or method (b) below may be used.

- (a) After setting the RESET bit to 1 and confirming that R64CNT has been initialized START bit to 1. This process is shown in figure 13.2(a).
  - (b) Set the START bit to 1 and the RESET bit to 1 at the same time. This process i figure 13.2(b). Note that the processing indicated by the asterisk (\*) in figure 13 be omitted if nothing is written to the RCR2 register during an interval of appro 107 μs after the START bit is set to 1.

Rev. 5.00 May 29, 2006 page 356 of 698 REJ09B0146-0500




Figure 13.2(a) Setting the Time




Figure 13.2(b) Setting the Time

Rev. 5.00 May 29, 2006 pag REJ0






Figure 13.3 Reading the Time

Rev. 5.00 May 29, 2006 page 358 of 698 REJ09B0146-0500



When the clock and alarm times match, 1 is set in the AF bit (bit 0) in RCR1. Alarm of be checked by reading this bit, but normally it is done by interrupt. If 1 is placed in the 3) in RCR1, an interrupt is generated when an alarm occurs.





Figure 13.4 Using the Alarm Function



Notes: 1. Select either the C<sub>in</sub> or C<sub>out</sub> side for frequency adjustment variable capacitor according to require such as frequency range, degree of stability, etc.

- 2. Built-in resistance value  $R_f$  (Typ value) = 10 M $\Omega$ ,  $R_D$  (Typ value) = 400 k $\Omega$
- C<sub>in</sub> and C<sub>out</sub> values include floating capacitance due to the wiring. Take care when using a grour
   The crystal oscillation settling time depends on the mounted circuit constants, floating capacitance
- and should be decided after consultation with the crystal resonator manufacturer.

  5. Place the crystal resonator and load capacitors C<sub>in</sub> and C<sub>out</sub> as close as possible to the chip.

  (Correct oscillation may not be possible if there is externally induced noise in the EXTAL2 and X
- 6. Ensure that the crystal resonator connection pin (EXTAL2, XTAL2) wiring is routed as far away as from other power lines (except GND) and signal lines.

Figure 13.5 Example of Crystal Oscillator Circuit Connection

Rev. 5.00 May 29, 2006 page 360 of 698 REJ09B0146-0500

#### Use of Realtime Clock (RTC) Periodic Interrupts 13.5.2

The method of using the periodic interrupt function is shown in figure 13.6.

A periodic interrupt can be generated periodically at the interval set by the periodic in enable flag (PES0 to PES2) in RCR2. When the time set by the PES0 to PES2 has ela PEF is set to 1.

The PEF is cleared to 0 upon periodic interrupt generation when the periodic interrupt (PES0 to PES2) is set. Periodic interrupt generation can be confirmed by reading this normally the interrupt function is used.




Figure 13.6 Using Periodic Interrupt Function

Rev. 5.00 May 29, 2006 pag

REJ09



bit is set to 1, so this delay does not affect the RTC operation itself.

Note that 30-second adjustment is actually performed for the second counter at the time

Rev. 5.00 May 29, 2006 page 362 of 698 REJ09B0146-0500

The SCI has the following features.

Selectable from asynchronous or clock synchronous as the serial communications

#### Asynchronous mode:

- Serial data communications are synched by start-stop in character units. The Serial data communications are synched by start-stop in character units. communicate with a universal asynchronous receiver/transmitter (UART), an a communication interface adapter (ACIA), or any other communications chip the a standard asynchronous serial system. It can also communicate with two or m processors using the multiprocessor communication function. There are 12 sele
- data communication formats. — Data length: Seven or eight bits
- Stop bit length: One or two bits
- Parity: Even, odd, or none
- Multiprocessor bit: 1 or 0
- Receive error detection: Parity, overrun, and framing errors
- Break detection: By reading the RxD0 pin level directly from the port Serial communication port data register (SCPDR) when a framing error occurs

#### Clock synchronous mode:

- Serial data communication is synchronized with a clock signal. The SCI can co with other chips having a clock synchronous communication function. One ser communication format is available.
- Data length: Eight bits
- Receive error detection: Overrun errors
- Full duplex communication

The transmitting and receiving sections are independent, so the SCI can transmit a simultaneously. Both sections use double buffering, so continuous data transfer is both the transmit and receive directions.

> Rev. 5.00 May 29, 2006 pag REJ09



when the Set is not in use, it can be stopped by haiting the clock supply for the sav

Figure 14.1 shows a SCI block diagram.




Figure 14.1 SCI Block Diagram

Rev. 5.00 May 29, 2006 page 364 of 698 REJ09B0146-0500




Figure 14.2 SCPT[1]/SCK0 Pin

Rev. 5.00 May 29, 2006 pag REJ09




Figure 14.3 SCPT[0]/TxD0 Pin




Figure 14.4 SCPT[0]/RxD0 Pin

Rev. 5.00 May 29, 2006 page 366 of 698

REJ09B0146-0500

Trans	mit data pin	TxD0	Output	Transmit data output
Note:	They are ma	ade to function as s	erial pins by perf	orming SCI operation sett

Note: They are made to function as serial pins by performing SCI operation settings of RE, CKEI, and CKEO bits in SCSCR and the C/A bit in SCSMR. Break state trained detection can be performed by means of the SCI's SCPDR.

## 14.3 Register Description

The SCI has the registers listed below. These registers select the communication mode (asynchronous or clock synchronous), specify the data format and bit rate, and control transmitter and receiver sections.

SCI has the registers listed below. Refer to section 23, List of Registers, for more deta addresses and access sizes.

- Serial mode register (SCSMR)
- Bit rate register (SCBRR)
- Serial control register (SCSCR)
- Transmit data register (SCTDR)
- Serial status register (SCSSR)
- Receive data register (SCRDR)
- SC port control register (SCPCR)
- SC port data register (SCPDR)

The receive data register (SCRDR) is an 8-bit register that stores serial receive data. The completes the reception of one byte of serial data by moving the received data from the into the SCRDR for storage. The SCRSR is then ready to receive the next data. This do buffering allows the SCI to receive data continuously.

The CPU can read but not write the SCRDR. The SCRDR is initialized to H'00 by a restandby or module standby modes.

#### 14.3.3 Transmit Shift Register (SCTSR)

The transmit shift register (SCTSR) transmits serial data. The SCI loads transmit data f SCTDR into the SCTSR, then transmits the data serially to the TxD0 pin, LSB (bit 0) f transmitting one-byte data, the SCI automatically loads the next transmit data from the into the SCTSR and starts transmitting again. If the TDRE bit of the SCSSR is 1, howe SCI does not load the SCTDR contents into the SCTSR. The CPU cannot read or write directly.

### 14.3.4 Transmit Data Register (SCTDR)

The transmit data register (SCTDR) is an eight-bit register that stores data for serial tra When the SCI detects that the SCTSR is empty, it moves transmit data written in the Sc the SCTSR and starts serial transmission. Continuous serial transmission is possible by next transmit data in the SCTDR during serial transmission from the SCTSR.

The CPU can always read and write the SCTDR. The SCTDR is initialized to H'FF by standby and module standby modes.

Rev. 5.00 May 29, 2006 page 368 of 698

REJ09B0146-0500



				asynchronous or clock synchronous m
				0: Asynchronous mode
				1: Clock synchronous mode
6	CHR	0	R/W	Character Length
				Selects seven-bit or eight-bit data leng asynchronous mode. In the clock syncl mode, the data length is always eight be regardless of the CHR setting.
				0: Eight-bit data
				1: Seven-bit data
				Note: When seven-bit data is select MSB (bit 7) in the SCTDR is not tran
5	PE	0	R/W	Parity Enable
				Selects whether to add a parity bit to the data or to check the parity of receive dasynchronous mode. In the clock synchronous, a parity bit is neither added nor regardless of the PE setting.
				0: Parity bit not added and not checked
				1: Parity bit added and checked

(O/E) mode setting.

Note: When PE is set to 1, an even parity bit is added to transmit data, of on the parity mode (O/E) setting. Re parity is checked according to the ev

Rev. 5.00 May 29, 2006 pag

REJ0

Selects whether the SCI operates in th

				0: Even parity
				Note: If even parity is selected, the p added to transmit data to make an ev of 1s in the transmitted character and Receive data is checked to see if it had number of 1s in the received character parity bit combined.
				1: Odd parity
				Note: If odd parity is selected, the pa added to transmit data to make an od of 1s in the transmitted character and Receive data is checked to see if it ha number of 1s in the received character parity bit combined.
3	STOP	0	R/W	Stop Bit Length
				Selects one or two bits as the stop bit le asynchronous mode. This setting is use the asynchronous mode. It is ignored in synchronous mode because no stop bits added.
				0: One stop bit
				Note: In transmitting, a single bit of 1 at the end of each transmitted charac
				1: Two stop bits
				Note: In transmitting, two bits of 1 are the end of each transmitted character
				In receiving, only the first stop bit is cheoregardless of the STOP bit setting. If the stop bit is 1, it is treated as a stop bit, but

Rev. 5.00 May 29, 2006 page 370 of 698 REJ09B0146-0500

RENESAS

second stop bit is 0, it is treated as the s

the next incoming character.

				•
1	CKS1	0	R/W	Clock Select 1 and 0
0	CKS0	0	R/W	These bits select the internal clock sour on-chip baud rate generator. Four clock are available. Pφ, Pφ/4, Pφ/16 and Pφ/6 further information on the clock source register settings, and baud rate, see set 14.3.10, Bit Rate Register (SCBRR).
				00: Pφ
				01: P <sub>0</sub> /4
				10: Pø/16
				11: Pø/64
				Note: Pφ: Peripheral clock

0: Multiprocessor function disabled 1: Multiprocessor format selected

				the TDRE in SCSSR is set to 1.
				Transmit-data-empty interrupt request (TX disabled
				Note: The TXI interrupt request can be cle reading TDRE after it has been set to 1, the clearing TDRE to 0, or by clearing TIE to 0
				Transmit-data-empty interrupt request (TX enabled
6	RIE	0	R/W	Receive Interrupt Enable
				Enables or disables the receive-data-full inte
				request when the serial receive data is trans SCRSR to SCRDR and the receive data regi (RDRF) in SCSSR is set to 1. It also enables disables receive-error interrupt (ERI) request

Litables of disables the TXI request when the transmit data is transferred from SCTDR to \$

interrupt (ERI) requests are disabled Note: RXI and ERI interrupt requests can by reading 1 from the RDRF flag or error f PER, or ORER) then clearing the flag to 0

1: Receive-data-full interrupt (RXI) and recei interrupt (ERI) requests are enabled

clearing RIE to 0.

REJ09B0146-0500 RENESAS

Rev. 5.00 May 29, 2006 page 372 of 698



				into the SCTDR. Specify the transmit for SCSMR before setting TE to 1.
4	RE	0	R/W	Receive Enable
				Enables or disables the SCI serial receiver.
				0: Reception disabled
				Note: Clearing RE to 0 does not affect the flags (RDRF, FER, PER, ORER). These their previous values.

1: Reception enabled

before setting RE to 1.

Note: Serial reception starts when a star detected in the asynchronous mode, or s clock input is detected in the clock synch mode. Specify the receive format to the s

Rev. 5.00 May 29, 2006 pag

REJ0

				rece	eive operation)
				1. N	aring conditions] MPIE is cleared to 0. MPB = 1 is in received data.
				1: Mul	tiprocessor interrupts are enabled
				erro RDF stati	eive-data-full interrupt requests (RXI), r interrupt requests (ERI), and setting RF, FER, and ORER status flags in the us register (SCSSR) are disabled until tiprocessor bit of 1 is received.
				Note:	The SCI does not transfer receive da SCRSR to the SCRDR, does not det errors, and does not set the RDRF, FORER flags in the serial status regist (SCSSR). When it receives data that MPB = 1, the SCSSR's MPB flag is set the SCI automatically clears MPIE to generates RXI and ERI interrupts (if the RIE bits in the SCSCR are set to 1), at the FER and ORER bits to be set.
2	TEIE	0	R/W	Transr	nit-End Interrupt Enable
				reques	es or disables the transmit-end interrup sted if SCTDR does not contain new tr when the MSB is transmitted.
				0: Tran	nsmit-end interrupt (TEI) requests are

1: Transmit-end interrupt (TEI) requests are Note: \* The TEI request can be cleared by re TDRE bit in SCSSR after it has been then clearing TDRE to 0 and clearing bit to 0, or by clearing the TEIE bit to

Rev. 5.00 May 29, 2006 page 374 of 698

REJ09B0146-0500

synchronous mode, or when an external clo selected (CKE1 = 1). Before selecting the S operating mode in the serial mode register set CKE1 and CKE0. For further details on

- Asynchronous mode 00: Internal clock; SCK0 pin is used for input
- signal is ignored).\*1

the SCI clock source, see table 14.9.

- 01: Internal clock; SCK0 pin is used for clock 01: External clock; SCK0 pin is used for clo
- 11: External clock; SCK0 pin is used for clo
- Clock synchronous mode
- 00: Internal clock; SCK0 pin is used for syn clock output.\*1
- 01: Internal clock; SCK0 pin is used for syn clock output.
- 01: External clock; SCK0 pin is used for syr clock input.
- 11: External clock; SCK0 pin is used for syr clock input.
- Notes: 1. Initial value
  - 2. The output clock frequency is the
  - the bit rate.

rate.

3. The input clock frequency is 16 ti

Rev. 5.00 May 29, 2006 pag

REJ09

			<ol><li>SCTDR contents are loaded into SCT new data can be written in SCTDR.</li></ol>
RDRF	0	R/(W)*	Receive Data Register Full
			Indicates that SCRDR contains received da
			0: SCRDR does not contain valid received [Clearing conditions]
			1. The chip is reset or enters standby me
			2. RDRF is read as 1, then written to wit
			SCRDR contains valid received data     [Setting condition]     Serial data is received normally and trans
			from SCRSR to SCRDR.
			Note: The SCRDR and RDRF are not affect detection of receive errors or by clear RE bit to 0 in the serial control register retain their previous contents. If RDR to 1 when reception of the next data experience overrun error (ORER) occurs and the data is lost.

Bit

7

6

**Bit Name** 

**TDRE** 

**Initial Value** 

1

R/W

R/(W)\*

Description

Transmit Data Register Empty

[Clearing condition]

[Setting conditions]

Indicates that the SCI has loaded transmit the SCTDR into the SCTSR and new seria data can be written in the SCTDR. 0: SCTDR contains valid transmit data

TDRE is read as 1, then written to with 0 1: SCTDR does not contain valid transmit of

1. The chip is reset or enters standby m 2. TE bit in the serial control register (SC

RENESAS

Rev. 5.00 May 29, 2006 page 376 of 698

REJ09B0146-0500

[Setting condition]
Reception of the next serial data has en RDRF is set to 1.
Notes: 1. Clearing the RE bit to 0 in the se register does not affect the ORE retains its previous value.
2. SCRDR continues to hold the da

before the overrun error, so sub receive data is lost. Serial receive

1. A receive overruit error occurred

continue while ORER is set to 1 synchronous mode, serial transi also disabled.

Rev. 5.00 May 29, 2006 pag

REJ0

Note: Clearing the RE bit to 0 in the seri register does not affect the FER bit, which its previous value.

1: A receive framing error occurred

[Setting condition]

When the SCI has completed receiving, at the end of receive data is checked and be 0.

Note: When the stop bit length is two bit first bit is checked. The second stop bit i checked. When a framing error occurs, t transfers the receive data into the SCRD not set RDRF. Serial receiving cannot co while FER is set to 1. In the clock synchi mode, serial transmitting is also disabled

Rev. 5.00 May 29, 2006 page 378 of 698 REJ09B0146-0500



					not affect the PER bit, which retains its value.
					1: A receive parity error occurred [Setting condition]  The number of 1s in receive data, incluparity bit, does not match the even or o setting of the parity mode bit (O/E) in S
					When a parity error occurs, the SCI train receive data into the SCRDR but does RDRF. Serial receiving cannot continue is set to 1. In the clock synchronous motransmitting also cannot continue.
	2	TEND	1	R	Transmit End
					Indicates that when the last bit of a serial was transmitted, the SCTDR did not conta data, so transmission has ended. TEND is bit and cannot be written.

Note: Clearing the RE bit to 0 in the SC

RENESAS

[Clearing condition]

[Setting conditions]

2. TE bit in SCSCR is 0.

character is transmitted.

TDRE is read as 1, then written to with 0.

1. The chip is reset or enters standby mo

3. TDRE is 1 when the last bit of a one-b

Rev. 5.00 May 29, 2006 pag

REJ09

				is selected, the IVIPB retains its previous
				1: Multiprocessor bit value in receive data i
				Note: Clearing the RE bit to 0 in the maltipr format, which retain its previous valu
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				Stores the value of the multiprocessor bit a transmit data when a multiprocessor format

selected for transmitting in the asynchrono The MPBT setting is ignored in the clock sy mode, when a multiprocessor format is not or when the SCI is not transmitting. 0: Multiprocessor bit value in transmit data 1: Multiprocessor bit value in transmit data

The only value that can be written is a 0 to clear the flag.

Rev. 5.00 May 29, 2006 page 380 of 698 REJ09B0146-0500



				(00D0D)
10	SCP5MD0	0	R/W	(SCPCR).
9	SCP4MD1	1	R/W	
8	SCP4MD0	0	R/W	
7	SCP3MD1	1	R/W	
6	SCP3MD0	0	R/W	
5	SCP2MD1	0	R/W	
4	SCP2MD0	0	R/W	
3	SCP1MD1	1	R/W	Serial clock port I/O
2	SCP1MD0	0	R/W	These bits specify serial port SCK0 p the SCK0 pin is actually used as a poclear the C/Ā bit of SCSMR and bits CCKE0 of SCSCR to 0.
				00: SCP1DT bit value is not output to 01: SCP1DT bit value is output to SC 10: SCK0 pin value is read from SCP 11: SCK0 pin value is read from SCP
1	SCP0MD1	0	R/W	Serial port break I/O
0	SCP0MD0	0	R/W	These bits specify the serial port TxD condition. When the TxD0 pin is actual a port output pin and outputs the value the SCP0DT bit, clear the TE bit of Screen series and series are the treatment.

**Initial Value** 

All 0

1

R/W

R/W

R

**Description** 

written here.

These bits are always read as 0; only

See section 17.1.10, SC Port Control

Reserved

Bit

11

15 to 12

**Bit Name** 

SCP5MD1

REJ0

00: SCP0DT bit value is not output to 01: SCP0DT bit value is output to Txl

3	SCP3DT	0	R/W	
2	SCP2DT	0	R/W	
1	SCP1DT	0	R/W	Serial clock port data
				Specifies the serial port SCK0 pin I/O data output is specified by the SCP1MD0 and Sbits. In output mode, the value of the SCP output to the SCK0 pin.
				0: I/O data is low (0). 1: I/O data is high (1).
0	SCP0DT	0	R/W	Serial port break data
				Specifies the serial port RxD0 pin input da TxD0 pin output data. The TxD0 pin output is specified by the SCP0MD0 and SCP0M When the TxD0 pin is set to output mode,

R

R/W

See section 18.10.2, SC Port Data Regist

of the SCP0DT bit is output to the TxD0 p RxD0 pin value is read from the SCP0DT regardless of the values of the SCP0MD0 SCP0MD1 bits, if RE in the SCSCR is set initial value of this bit after a power-on res

5

4

SCP5DT

SCP4DT

0

REJ09B0146-0500 **₹ENES∆S** 

Rev. 5.00 May 29, 2006 page 382 of 698

undefined.

0: I/O data is low (0).1: I/O data is high (1).

The SCBRR setting is calculated as follows:

Asynchronous mode:  $N = [P\phi/(64 \times 2^{2n-1} \times B)] \times 10^6 - 1$ 

Clock synchronous mode:  $N = [P\phi/(8 \times 2^{2n-1} \times B)] \times 10^6 - 1$ 

B: Bit rate (bit/s)

N: SCBRR setting for baud rate generator  $(0 \le N \le 255)$ 

Pφ: Operating frequency for peripheral modules (MHz)

 n: Baud rate generator clock source (n = 0, 1, 2, 3) (for the clock sources ar n, see table 14.2.)

Table 14.2 SCSMR Settings

		SCSMR Settings				
n	Clock Source	CKS1	CKS0			
0	Рф	0	0			
1	Рф/4	0	1			
2	Pφ/16	1	0			
3	Рф/64	1	1			

Find the bit rate error for the asynchronous mode by the following formula:

Error (%) = 
$$\left\{ \frac{P\phi \times 10^6}{(N+1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

Rev. 5.00 May 29, 2006 pag REJ09



31250	0	6	5.33	0	7	0.0
38400	0	5	0.00	0	6	<del>-</del> 6.
					Ρφ (Ι	ИHz)
		1	0		12	2
Bit Rate (bits/s)	n	N	Error (%)	n	N	Er
110	2	177	-0.25	2	212	0.0
150	2	129	0.16	2	155	0.1
300	2	64	0.16	2	77	0.1
600	1	129	0.16	1	155	0.1
1200	1	64	0.16	1	77	0.1
2400	0	129	0.16	0	155	0.1
4800	0	64	0.16	0	77	0.1
9600	0	32	-1.36	0	38	0.1
19200	0	15	1.73	0	19	0.1

0.00

1.73

Rev. 5.00 May 29, 2006 page 384 of 698

-0.07

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

\_

0.03

0.16

0.16

0.16

0.16

0.16

0.16

0.16

0.16

0.00

-6.99

0.03

0.16

0.16

0.16

0.16

0.16

0.16

0.16

0.16

0.00

-2.34

Error (%) n

1/4

Ν

12.2



	24				24.576			
Bit Rate (bits/s)	n	N	Error (%)	n	N	Error (%)	n	
110	3	106	-0.44	3	108	0.08	3	
150	3	77	0.16	3	79	0.00	3	
300	2	155	0.16	2	159	0.00	2	
600	2	77	0.16	2	79	0.00	2	
1200	1	155	0.16	1	159	0.00	1	
2400	1	77	0.16	1	79	0.00	1	
4800	0	155	0.16	0	159	0.00	0	
9600	0	77	0.16	0	79	0.00	0	
19200	0	38	0.16	0	39	0.00	0	
31250	0	23	0.00	0	24	-1.70	0	
38400	0	19	-2.34	0	19	0.00	0	

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

0.16

0.16

0.16

0.16

0.16

0.16

0.00

0.16

Po (MHz)

28.7

Ν

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

Error

(%)

0.31

0.46

-0.08

0.46

-0.08

0.46

-0.08

0.46

-0.61

-1.03

1.55

n

ь

N

REJ0

RENESAS

Rev. 5.00 May 29, 2006 pag

600	2	108	-0.43
1200	1	216	0.03
2400	1	108	-0.43
4800	0	216	0.03
9600	0	108	-0.43
19200	0	53	0.49
31250	0	32	1.03
38400	0	26	0.49

Rev. 5.00 May 29, 2006 page 386 of 698 REJ09B0146-0500

1k	2	124	2	249	3	111	3	
2.5k	1	199	2	99	2	178	2	
5k	1	99	1	199	2	89	2	
10k	0	199	1	99	1	178	1	
25k	0	79	0	159	1	71	1	
50k	0	39	0	79	0	143	0	
100k	0	19	0	39	0	71	0	
250k	0	7	0	15	_	_	0	
500k	0	3	0	7	_	_	0	
1M	0	1	0	3	_	_	_	
2M	0	0*	0	1	_	_	_	

Note: Settings with an error of 1% or less are recommended.

Blank: No setting possible

Setting possible, but error occurs Continuous transmit/receive not possible

-		•	_
9.8304	307200	0	0
12	375000	0	0
14.7456	460800	0	0
16	500000	0	0
19.6608	614400	0	0
20	625000	0	0
24	750000	0	0
24.576	768000	0	0
28.7	896875	0	0
30	937500	0	0

Rev. 5.00 May 29, 2006 page 388 of 698 REJ09B0146-0500

<b>Table 14.7</b>	Maximum Bit Rates during External Clock Inp	out (Clock Synchrono
30	7.5000	468750
28.7	7.1750	448436
24.576	6.1440	384000
24	6.0000	375000

4.9152

5.0000

4.7833

5.0000

# 8 1.3333 16 2.6667 24 4.0000

19.6608

20

28.7

30

307200

312500

1333333.3

2666666.7

4000000.0

4783333.3

5000000.0

#### **Asynchronous Mode:**

- Data length is selectable: seven or eight bits.
- Parity and multiprocessor bits are selectable. So is the stop bit length (one or two bit combination of the preceding selections constitutes the communication format and length.
- In receiving, it is possible to detect framing errors, parity errors, overrun errors and
- An internal or external clock can be selected as the SCI clock source.
- When an internal clock is selected, the SCI operates on the clock of the on-chip generator, and can output a serial clock signal with a frequency matching the bit
  - When an external clock is selected, the external clock input must have a frequer the bit rate. (The on-chip baud rate generator is not used.)

#### **Clock Synchronous Mode:**

- The transmission/reception format has a fixed eight-bit data length.
- In receiving, it is possible to detect overrun errors.
- An internal or external clock can be selected as the SCI clock source.
  - When an internal clock is selected, the SCI operates on the clock of the on-chip generator, and outputs a synchronous clock signal to external devices.
  - When an external clock is selected, the SCI operates on the input synchronous c on-chip baud rate generator is not used.

Rev. 5.00 May 29, 2006 page 390 of 698

REJ09B0146-0500

					1			
		1	0		0	7-bit	Not set	_
					1			
			1		0		Set	<del>-</del>
					1			
Asynchronous		0	*	1	0	8-bit	Not set	Set
(multiprocessor			*		1			
format)		1	*		0	7-bit		
			*		1			
Clock synchronous	1	*	*	*	*	8-bit		Not s

Legend: \* Don't care

Table 14.9 SCSMR and SCSCR Settings and SCI Clock Source Selection

			0				
	SCSMR	SCSCR SCSMR Settings		S	SCI Transmit/Receive CI		
Mode	Bit 7 C/Ā	Bit 1 CKE1	Bit 0 CKE0	Clock Source	SCK Pin Function		
Asynchronous	0	0	0	Internal	SCI does not use the		
mode			1	•	Outputs a clock with free matching the bit rate		
	•	1	0	External	Inputs a clock with free		
			1	•	times the bit rate		
Clock	1	0	0	Internal	Outputs the synchrono		
synchronous mode			1	•			
	•	1	0	External	Inputs the synchronou		
			1	•			

Rev. 5.00 May 29, 2006 pag REJ09

Not set

Figure 14.5 shows the general format of asynchronous serial communication. In asynchronous serial communication, the communication line is normally held in the mark (high) state monitors the line and starts serial communication when the line goes to the space (low) indicating a start bit. One serial character consists of a start bit (low), data (LSB first), (high or low), and stop bit (high), in that order.

When receiving in the asynchronous mode, the SCI synchronizes on the falling edge of bit. The SCI samples each data bit on the eighth pulse of a clock with a frequency 16 ti rate. Receive data is latched at the center of each bit.




Figure 14.5 Data Format in Asynchronous Communication

							1	
1	0	0	0	START	7-Bit data	STOP		
1	0	0	1	START	7-Bit data	STOP	STOP	
1	1	0	0	START	7-Bit data	Р	STOP	
1	1	0	1	START	7-Bit data	Р	STOP	ST
0	_	1	0	START	8-Bit data		MPB	ST
0	_	1	1	START	8-Bit data		MPB	ST
1	_	1	0	START	7-Bit data	MPB	STOP	
1	_	1	1	START	7-Bit data	MPB	STOP	ST
Lege								

8-Bit data

8-Bit data

8-Bit data

STOP

Р

Ρ

ST

ST

ST

—: Don't careSTART: Start bitSTOP: Stop bitP: Parity bit

Multiprocessor bit

0

0

0

MPB:

0

1

1

0

0

0

1

0

1

**START** 

**START** 

START

Rev. 5.00 May 29, 2006 pag REJ09 the rising edge of the clock occurs at the center of each transmit data bit.




Figure 14.6 Output Clock and Serial Data Timing (Asynchronous Mod

When an external clock is used, the clock should not be stopped during initialization of operation. SCI operation becomes unreliable if the clock is stopped.

Figure 14.7 is a sample flowchart for initializing the SCI.




Figure 14.7 Sample Flowchart for SCI Initialization




Figure 14.8 Sample Flowchart for Transmitting Serial Data

data is transmitted in the following order from the TxD0 pin:

- a. Start bit: One 0 bit is output.
- b. Transmit data: Seven or eight bits of data are output, LSB first.
- c. Parity bit or multiprocessor bit: One parity bit (even or odd parity) or one multiprocessor bit is output. Formats in which neither a parity bit nor a multiprocessor bit is o also be selected.
- d. Stop bit: One or two 1 bits (stop bits) are output.
- e. Marking: Output of 1 bits continues until the start bit of the next transmit data.
- 3. The SCI checks the TDRE bit when it outputs the stop bit. If TDRE is 0, the SCI I data from the SCTDR into the SCTSR, outputs the stop bit, then begins serial tran the next frame. If TDRE is 1, the SCI sets the TEND bit to 1 in the SCSSR, output bit, then continues output of 1 bits (marking). If the transmit-end interrupt enable I the SCSCR is set to 1, a transmit-end interrupt (TEI) is requested.

Figure 14.9 shows an example of SCI transmit operation in the asynchronous mode.




Figure 14.9 SCI Transmit Operation in Asynchronous Mode

Rev. 5.00 May 29, 2006 page 398 of 698 REJ09B0146-0500




Figure 14.10 Sample Flowchart for Receiving Serial Data




Figure 14.10 Sample Flowchart for Receiving Serial Data (cont)

Rev. 5.00 May 29, 2006 page 400 of 698 REJ09B0146-0500

- a. Parity check: The number of 1s in the receive data must match the even or odd setting of the  $O/\overline{E}$  bit in the SCSMR.
  - b. Stop bit check: The stop bit value must be 1. If there are two stop bits, only the is checked. c. Status check: RDRF must be 0 so that receive data can be loaded from the SCI

If these checks all pass, the SCI sets RDRF to 1 and stores the received data in If one of the checks fails (receive error), the SCI operates as indicated in table

When a receive error flag is set, further receiving is disabled. The RDRF bit is Be sure to clear the error flags.

4. After setting RDRF to 1, if the receive-data-full interrupt enable bit (RIE) is set to SCSCR, the SCI requests a receive-data-full interrupt (RXI). If one of the error fla PER, or FER) is set to 1 and the receive-data-full interrupt enable bit (RIE) in the also set to 1, the SCI requests a receive-error interrupt (ERI).

## Ί

**PER** 

Parity error

Table 14.11 Receive Error Conditions and SCI Operation								
Receive Error	Abbreviation	Condition	Data Transfe					
Overrun error	ORER	Receiving of next data ends while RDRF is still set to 1 in SCSSR	Receive data from SCRSR					
Framing error	FER	Stop bit is 0	Receive data					

Parity of receive data differs from

even/odd parity setting in SCSMR

SCRSR into S

Receive data

SCRSR into S




Figure 14.11 SCI Receive Operation

### 14.4.2 Multiprocessor Communication

The multiprocessor communication function enables several processors to share a single communication line. The processors communicate in the asynchronous mode using a form additional multiprocessor bit (multiprocessor format).

In multiprocessor communication, each receiving processor is addressed by a unique II

communication cycle consists of an ID-sending cycle that identifies the receiving proceduta-sending cycle. The multiprocessor bit distinguishes ID-sending cycles from data-secycles. The transmitting processor starts by sending the ID of the receiving processor wants to communicate as data with the multiprocessor bit set to 1. Next the transmitting sends transmit data with the multiprocessor bit cleared to 0.

Receiving processors skip incoming data until they receive data with the multiprocessor 1. When they receive data with the multiprocessor bit set to 1, receiving processors condata with their IDs. The receiving processor with a matching ID continues to receive further incoming data. Processors with IDs not matching the received data skip further incoming until they again receive data with the multiprocessor bit set to 1. Multiple processors careceive data in this way.

Rev. 5.00 May 29, 2006 page 402 of 698 REJ09B0146-0500




Figure 14.12 Communication Among Processors Using Multiprocessor F

**Communication Formats:** Four formats are available. Parity-bit settings are ignored multiprocessor format is selected. For details see table 14.10.

**Clock:** See the description in the asynchronous mode section.




Figure 14.13 Sample Flowchart for Transmitting Multiprocessor Serial D

- a. Start bit: One 0 bit is output.
- b. Transmit data: Seven or eight bits are output, LSB first.
- c. Multiprocessor bit: One multiprocessor bit (MPBT value) is output.
- d. Stop bit: One or two 1 bits (stop bits) are output.
- e. Marking: Output of 1 bits continues until the start bit of the next transmit data.
- 3. The SCI checks the TDRE bit when it outputs the stop bit. If TDRE is 0, the SCI I from the SCTDR into the SCTSR, outputs the stop bit, then begins serial transmiss next frame. If TDRE is 1, the SCI sets the TEND bit in the SCSSR to 1, outputs the
  - next frame. If TDRE is 1, the SCI sets the TEND bit in the SCSSR to 1, outputs the then continues output of 1 bits in the marking state. If the transmit-end interrupt er (TEIE) in the SCSCR is set to 1, a transmit-end interrupt (TEI) is requested at this

Figure 14.14 shows SCI transmission in the multiprocessor format.




Figure 14.14 SCI Multiprocessor Transmit Operation

Rev. 5.00 May 29, 2006 page 406 of 698 REJ09B0146-0500




Figure 14.15 Sample Flowchart for Receiving Multiprocessor Serial D





Figure 14.15 Sample Flowchart for Receiving Multiprocessor Serial Data (

Rev. 5.00 May 29, 2006 page 408 of 698

REJ09B0146-0500





**RDRF** 

Figure 14.16 Example of SCI Receive Operation

Rev. 5.00 May 29, 2006 pag REJ09

Figure 14.17 shows the general format in clock synchronous serial communication.




Figure 14.17 Data Format in Clock Synchronous Communication

In clock synchronous serial communication, each data bit is output on the communication from one falling edge of the serial clock to the next. Data are guaranteed valid at the ris the serial clock. In each character, the serial data bits are transmitted in order from the to the MSB (last). After output of the MSB, the communication line remains in the stat MSB. In the clock synchronous mode, the SCI transmits or receives data by synchroniz the rising edge of the serial clock.

Communication Format: The data length is fixed at eight bits. No parity bit or multip can be added.

Rev. 5.00 May 29, 2006 page 410 of 698 REJ09B0146-0500

Transmitting and Receiving Data (SCI Initialization (clock synchronous mode)): transmitting, receiving, or changing the mode or communication format, the software the TE and RE bits to 0 in SCSCR, then initialize the SCI. Clearing TE to 0 sets TDR initializes the SCTSR. Clearing RE to 0, however, does not initialize the RDRF, PER, ORER flags and SCRDR, which retain their previous contents.

Figure 14.18 is a sample flowchart for initializing the SCI.




Figure 14.18 Sample Flowchart for SCI Initialization




Figure 14.19 Sample Flowchart for Serial Transmitting

Rev. 5.00 May 29, 2006 page 412 of 698 REJ09B0146-0500

clock source is selected, the SCI outputs data in synchronization with the input clo output from the TxD0 pin in order from the LSB (bit 0) to the MSB (bit 7).

- 3. The SCI checks the TDRE bit when it outputs the MSB (bit 7). If TDRE is 0, the S data from the SCTDR into the SCTSR, then begins serial transmission of the next TDRE is 1, the SCI sets the TEND bit in the SCSSR to 1, transmits the MSB, then transmit data pin (TxD0) in the MSB state. If the TEIE in the SCSCR is set to 1, a interrupt (TEI) is requested at this time.
- 4. After the end of serial transmission, the SCK0 pin is held in the high state.

Figure 14.20 shows an example of SCI transmit operation.





Figure 14.20 Example of SCI Transmit Operation



- Receive error processing: If a receive error occurs, read the ORER bit in SCSSR to identify the error. After executing the necessary error processing, clear ORER to 0. Transmitting/receiving cannot resume if ORER remains set to 1.
- SCI status check and receive data read: Read the SCSSR, check that RDRF is set to 1, then read receive data from the SCRDR and clear RDRF to 0. The RXI interrupt can also be used to determine if the RDRF bit has changed from 0 to 1.
- To continue receiving serial data: Read SCRDR, and clear RDRF to 0 before the frame MSB (bit 7) of the current frame is received.

Figure 14.21 Sample Flowchart for Serial Data Receiving

Rev. 5.00 May 29, 2006 page 414 of 698 REJ09B0146-0500



to 1. Be sure to clear the error flag.

3. After setting RDRF to 1, if the RIE is set to 1 in the SCSCR, the SCI requests a recfull interrupt (RXI). If the ORER bit is set to 1 and the RIE in the SCSCR is also s SCI requests a receive-error interrupt (ERI).

Figure 14.22 shows an example of the SCI receive operation.




Figure 14.22 Example of SCI Receive Operation

Rev. 5.00 May 29, 2006 pag REJ09




Figure 14.23 Sample Flowchart for Serial Data Transmitting/Receiving

RXI is requested when the RDRF bit in the SCSSR is set to 1.

ERI is requested when the ORER, PER, or FER bit in the SCSSR is set to 1.

TEI is requested when the TEND bit in the SCSSR is set to 1. Where the TXI interrupt that transmit data writing is enabled, the TEI interrupt indicates that the transmit oper complete.

**Table 14.12 SCI Interrupt Sources** 

Interrupt Source	Description	Priority When Rese
ERI	Receive error (ORER, PER, or FER)	High
RXI	Receive data full (RDRF)	<u> </u>
TXI	Transmit data empty (TDRE)	_
TEI	Transmit end (TEND)	Low

See section 4, Exception Processing, for information on the priority order and relation SCI interrupts.

transmit data to the SCTDR, be sure to check that TDRE is set to 1.

**Simultaneous Multiple Receive Errors:** Table 14.13 indicates the state of the SCSSR flags when multiple receive errors occur simultaneously. When an overrun error occurs SCRSR contents cannot be transferred to the SCRDR, so receive data is lost.

Table 14.13 SCSSR Status Flags and Transfer of Receive Data

	SCSSR Status Flags			Receive Dat	
Receive Error Status	RDRF OF	ORER	FER	PER	SCRSR → S
Overrun error	1	1	0	0	Χ
Framing error	0	0	1	0	0
Parity error	0	0	0	1	0
Overrun error + framing error	1	1	1	0	Х
Overrun error + parity error	1	1	0	1	Х
Framing error + parity error	0	0	1	1	0
Overrun error + framing error + parity error	1	1	1	1	X

gend: X: Receive data is not transferred from SCRSR to SCRDR.

O: Receive data is transferred from SCRSR to SCRDR.

**Break Detection and Processing:** Break signals can be detected by reading the RxD0 when a framing error (FER) is detected. In the break state, the input from the RxD0 pir all 0s, so FER is set and the parity error flag (PER) may also be set. In the break state, receiver continues to operate, so if the FER bit is cleared to 0, it will be set to 1 again.

the SCP0DT bit of the SCPDR and bits SCP0MD0 and SCP0MD1 of the SCPCR. The be used to send breaks. To send a break during serial transmission, clear the SCP0DT be (designating low level), then clear the TE bit to 0 (halting transmission). When the TE

**Sending a Break Signal:** The TxD0 pin I/O condition and level can be determined by

Rev. 5.00 May 29, 2006 page 418 of 698 REJ09B0146-0500

Receive Error Flags and Transmitter Operation (Clock Synchronous Mode Only receive error flag (ORER, PER, or FER) is set to 1, the SCI will not start transmitting TDRE is set to 1. Be sure to clear the receive error flags to 0 before starting to transm clearing RE to 0 does not clear the receive error flags.

Receive Data Sampling Timing and Receive Margin in the Asynchronous Mode: asynchronous mode, the SCI operates on a base clock of 16 times the transfer rate free receiving, the SCI synchronizes internally with the falling edge of the start bit, which on the base clock. Receive data is latched on the rising edge of the eighth base clock r 14.24).




Figure 14.24 Receive Data Sampling Timing in Asynchronous Mode

Rev. 5.00 May 29, 2006 pag

REJ09

L = Frame length (L = 9 to 12)

D = Clock duty cycle (D = 0 to 1.0)

F = Absolute deviation of clock frequency

From equation 1, if F = 0 and D = 0.5, the receive margin is 46.875%, as in equation 2.

Equation 2:

$$M = (0.5 - 1/(2 \times 16)) \times 100\%$$

$$= 46.875\%$$

This is a theoretical value. A reasonable margin to allow in system designs is 20 to 30%

#### **Cautions for Clock Synchronous External Clock Mode:**

- Set TE = RE = 1 only when the external clock SCK0 is 1.
- Do not set TE = RE = 1 until at least four clocks after the external clock SCK0 has from 0 to 1.
- When receiving, RDRF is 1 when RE is set to zero 2.5–3.5 clocks after the rising ed SCK0 input of the D7 bit in RxD0, but it cannot be copied to SCRDR.

Caution for Clock Synchronous Internal Clock Mode: In the receiving, RDRF beco RE is set to 0, 1.5 clocks after the rising edge of the SCK0 output of the D7 bit in RxD0 cannot be copied to SCRDR.

### 15.1 Feature

The smart card interface has the following features:

- Asynchronous mode
  - Data length: Eight bits
  - Parity bit generation and check
  - Receive mode error signal detection (parity error)
  - Transmit mode error signal detection and automatic re-transmission of data
  - Supports both direct convention and inverse convention
- Bit rate can be selected using on-chip baud rate generator.
- Three types of interrupts: Transmit-data-empty, receive-data-full, and communica interrupts are requested independently.

Rev. 5.00 May 29, 2006 pag

REJOS




Figure 15.1 Smart Card Interface Block Diagram

Rev. 5.00 May 29, 2006 page 422 of 698 REJ09B0146-0500

Transmit data pin	TxD0	Output	Transmit data output
-------------------	------	--------	----------------------

# 15.3 Register Description

The smart card interface has the following registers.

The SCSMR, SCBRR, SCSCR, SCTDR, and SCRDR registers are the same as those So see the register description in section 14, Serial Communication Interface.

Refer to see section 23, List of Registers, for more details of the addresses and access

- Smart card mode register (SCSCMR)
- Serial status register (SCSSR)
- Serial mode register (SCSMR)
- Bit rate register (SCBRR)
- Serial control register (SCSCR)
- Transmit data register (SCTDR)
- Receive data register (SCRDR)

				Selects the serial/parallel conversion form
				<ol> <li>Contents of SCTDR are transferred as receive data is stored in SCRDR as LS</li> </ol>
				1: Contents of SCTDR are transferred as receive data is stored in SCRDR as MS
2	SINV	0	R/W	Smart Card Data Inversion
				Specifies whether to invert the logic level This function is used in combination with transmitting and receiving with an inverse convention card. SINV does not affect the of the parity bit. See section 15.4.4, Regis Settings, for information on how parity is s
				<ol> <li>Contents of SCTDR are transferred un receive data is stored in SCRDR uncha</li> </ol>
				<ol> <li>Contents of SCTDR are inverted before receive data is inverted before storage</li> </ol>
1	_	_	R	Reserved
				An undefined value is read from this bit.
0	SMIF	0	R/W	Smart Card Interface Mode Select
				Enables the smart card interface function

R/W

Smart Card Data Transfer Direction

0: Smart card interface function disabled1: Smart card interface function enabled

3

SDIR

REJ09B0146-0500 **₹ENES∆S** 

Rev. 5.00 May 29, 2006 page 424 of 698

4	ERS	0	R/(W)*	Error Signal Status
				In the smart card interface mode, bit 4 is state of the error signal returned from the side during transmission. The smart car cannot detect framing errors.
				Receiving ended normally with no err [Clearing conditions]
				<ol> <li>The chip is reset or enters standby</li> <li>ERS is read as 1, then written to w</li> </ol>
				1: An error signal indicating a parity error transmitted from the receiving side.  [Setting condition]  The error signal sampled is low.
				Note: The ERS flag maintains its state of the TE bit in SCSCR is cleared to

R/(W)\* Overrun Error

These bits have the same function as in SCI. See section 14, Serial Communication

(SCI), for more information.

ORER

Rev. 5.00 May 29, 2006 pag

REJ0

for bit 2, the transmit end bit (TEND), are as follows.

0: Transmission is in progress.

[Clearing condition]

TDRE is read as 1, then written to with 1: End of transmission.

[Setting conditions]

1. The chip is reset or enters standby

2. TE bit in SCSCR is 0 and the FER also 0. 3.  $C/\overline{A}$  bit in SCSMR is 0, and TDRE =

FER/ERS = 0 (normal transmission

after a one-byte serial character is 4.  $C/\overline{A}$  bit in SCSMR is 1, and TDRE = FER/ERS = 0 (normal transmission

after a one-byte serial character is Note: etu is an abbreviation of elementary which is the period for the transfer

Only 0 can be written, to clear the flag.

- period for 1 bit to transfer) from the end of the parity bit to the start of the next fra
  - from the start bit if a parity error was detected.

    4. During transmission, it automatically transmits the same data after allowing at least

3. During reception, the card outputs an error signal low level for 1 etu after 10.5 etu

- 4. During transmission, it automatically transmits the same data after allowing at least the time the error signal is sampled.
- 5. Only start-stop type asynchronous communication functions are supported; no syncommunication functions are available.

#### 15.4.2 Pin Connections

Figure 15.2 shows the pin connection diagram for the smart card interface. During conwith an IC card, transmission and reception are both carried out over the same data trass connect the  $TxD\phi$  and  $RxD\phi$  pins on the chip. Pull up the data transfer line to the p  $V_{CC}$  side with a resistor.

output to the IC card's CLK pin. This connection is not necessary when the internal cl on the IC card.

When using the clock generated by the smart card interface on an IC card, input the S

Use the chip's port output as the reset signal. Apart from these pins, the power and groconnections are usually also required.

Note: When the IC card is not connected and both RE and TE are set to 1, closed co is possible and self-diagnosis can be performed.




Figure 15.2 Pin Connection Diagram for the Smart Card Interface

#### 15.4.3 Data Format

Figure 15.3 shows the data format for the smart card interface. In this mode, parity is clevery frame while receiving and error signals sent to the transmitting side whenever and detected so that data can be re-transmitted. During transmission, if an error signal is sar same data is re-transmitted.




Figure 15.3 Data Format for Smart Card Interface

Rev. 5.00 May 29, 2006 page 428 of 698

REJ09B0146-0500



receiving side then waits to receive the next data. When a parity error occurs, the reside outputs an error signal (DE, low level) and requests re-transfer of data. The restation returns the signal line to high impedance after outputting the error signal for period. The signal line is pulled high with a pull-up resistor.

5. The transmitting side transmits the next frame of data unless it receives an error si does receive an error signal, it returns to step 2 to re-transmit the erroneous data.

# 15.4.4 Register Settings

Table 15.2 shows the bit map of the registers that the smart card interface uses. Bits sl 0 must be set to the indicated value. The settings for the other bits are described below

 Table 15.2
 Register Settings for the Smart Card Interface

	_	_						
Register	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
SCSMR	H'FFFFFE80	C/A	0	1	O/E	1	0	CKS
SCBRR	H'FFFFFE82	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRF
SCSCR	H'FFFFFE84	TIE	RIE	TE	RE	0	0	CKE
SCTDR	H'FFFFFE86	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR
SCSSR	H'FFFFFE88	TDRE	RDRF	ORER	FER/ ERS	PER	TEND	0
SCRDR	H'FFFFFE8A	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDF
SCSCMR	H'FFFFFE8C	_	_	_	_	SDIR	SINV	_

Note: Dashes indicate unused bits.

1. Setting the serial mode register (SCSMR): The C/A bit selects the set timing of the and selects the clock output state with the combination of bits CKE1 and CKE0 in Set the O/E bit to 0 when the IC card uses the direct convention or to 1 when it use convention. Select the on this bond rate generator clock source with the CKS1 and

convention. Select the on-chip baud rate generator clock source with the CKS1 and (see section 15.4.5, Clock).

Rev. 5.00 May 29, 2006 pag REJ09 SMIF bit is set to 1 for the smart card interface.

Figure 15.4 shows sample waveforms for register settings of the two types of IC cards convention and inverse convention) and their start characters.

In the direct convention type, the logical 1 level is state Z, the logical 0 level is state A, communication is LSB first. The start character data is H'3B. The parity bit is even (as the smart card standards), and thus 1.

In the inverse convention type, the logical 1 level is state A, the logical 0 level is state 2 communication is MSB first. The start character data is H'3F. The parity bit is even (as in the smart card standards), and thus 0, which corresponds to state Z.

Only data bits D7 to D0 are inverted by the SINV bit. To invert the parity bit, set the O SCSMR to odd parity mode. This applies to both transmission and reception.




Figure 15.4 Waveform of Start Character

Rev. 5.00 May 29, 2006 page 430 of 698

REJ09B0146-0500



 $B = \frac{1488 \times 2^{2n-1} \times (N+1)}{1488 \times 2^{2n-1} \times (N+1)} \times 10^{-1}$ 

Where:  $N = Value set in SCBRR (0 \le N \le 255)$ 

B = Bit rate (bit/s)

 $P\phi$  = Peripheral module operating frequency (MHz)

n = 0 to 3 (table 15.3)

Table 15.3 Relationship of n to CKS1 and CKS0

n	CKS1	CKS0
0	0	0
1	0	1
2	1	0
3	1	1

Table 15.4 Examples of Bit Rate B (Bit/s) for SCBRR Settings (n = 0)

		Pφ (MHz)					
N	7.1424	10.00	10.7136	13.00	14.2848	16.00	
0	9600.0	13440.9	14400.0	17473.1	19200.0	21505.4	
1	4800.0	6720.4	7200.0	8736.6	9600.0	10752.7	
2	3200.0	4480.3	4800.0	5824.4	6400.0	7168.5	

Note: The bit rate is rounded to two decimal places.

Calculate the value to be set in the bit rate register (SCBRR) from the operating frequ bit rate. N is an integer in the range  $0 \le N \le 255$ , specifying a smallish error.

$$N = \frac{P\phi}{1488 \times 2^{2n-1} \times B} \times 10^6 - 1$$

1 \ /	,	,
7.1424	9600	0 (
10.00	13441	0 (
10.7136	14400	0 (
13.00	17473	0 (
14.2848	19200	0 (
16.00	21505	0 (
18.00	24194	0 (

Ν

Maximum Bit Rate (Bit/s)

The bit rate error is found as follows:

Pφ (MHz)

Error (%) = 
$$(\frac{P\phi}{1488 \times 2^{2n-1} \times B \times (N+1)} \times 10^6 - 1) \times 100$$

Table 15.5 shows example settings of SCBRR, and table 15.6 shows the maximum bit each frequency.

Table 15.7 shows the relationship between transmit/receive clock register set values an states on the smart card interface.



	1	1	0	1	$\mathcal{M}$	SCK0 (serial clock) outp
3*2	1	1	1	0	High output	High output state
	1	1	1	1	WL.	SCK0 (serial clock) outp

Notes: 1. The SCK0 output state changes as soon as the CKE0 bit is modified. The should be cleared to 0.

2. The clock duty remains constant despite stopping and starting of the clock modification of the CKE0 bit.

#### 15.4.6 **Data Transmission and Reception**

**Initialization:** Initialize the SCI using the following procedure before sending or rece Initialization is also required for switching from transmit mode to receive mode or fro mode to transmit mode. Figure 15.5 shows an example of initialization process flowel

1. Clear TE and RE in SCSCR to 0.

1.

- 2. Clear error flags FER/ERS, PER, and ORER to 0 in SCSSR. 3. Set the  $C/\overline{A}$  bit, parity bit  $(O/\overline{E}$  bit), and baud rate generator select bits (CKS1 and in SCSMR. At this time also clear the CHR and MP bits to 0 and set the STOP and
- 4. Set the SMIF, SDIR, and SINV bits in SCSCMR. When the SMIF bit is set to 1, the set
- RxD pins both switch from ports to SCI pins and become high impedance.
- 5. Set the value corresponding to the bit rate in SCBRR.
- 6. Set the clock source select bits (CKE1 and CKE0 bits) in SCSCR. Clear the TIE, I MPIE, and TEIE bits to 0. When the CKE0 bit is set to 1, a clock is output from the
- 7. After waiting at least 1 bit, set the TIE, RIE, TE, and RE bits in SCSCR. Do not set RE bits simultaneously unless performing self-diagnosis.




Figure 15.5 Initialization Flowchart (Example)

**Serial Data Transmission:** The processing procedures in the smart card mode differ for ordinary SCI processing because data is retransmitted when an error signal is sampled data transmission. An example of transmission processing flowchart is shown in figure

- 1. Initialize the smart card interface mode as described in Initialization above.
- 2. Check that the FER/ERS bit in SCSSR is cleared to 0.
- 3. Repeat steps 2 and 3 until the TEND flag in SCSSR is set to 1.
- 4. Write the transmit data into SCTDR, clear the TDRE flag to 0 and start transmitting TEND flag will be cleared to 0.
- 5. To transmit more data, return to step 2.
- 6. To end transmission, clear the TE bit to 0.

Rev. 5.00 May 29, 2006 page 434 of 698 REJ09B0146-0500




Figure 15.6 Transmission Flowchart

**Serial Data Reception:** The processing procedures in the smart card mode are the sar ordinary SCI processing. The reception processing flowchart is shown in figure 15.7.

Rev. 5.00 May 29, 2006 pag REJ0



This processing can be interrupted. When the RIE bit is set to 1 and interrupt requests a receive-data-full interrupt (RXI) will be requested when the RDRF flag is set to 1 at the reception. When an error occurs during reception and either the ORER or PER flag a communication error interrupt (ERI) will be requested. See Interrupt Operation below information.

The received data will be transferred to SCRDR even when a parity error occurs during and PER is set to 1, so this data can still be read.




Figure 15.7 Reception Flowchart (Example)

Rev. 5.00 May 29, 2006 page 436 of 698

REJ09B0146-0500



the transmit-end interrupt (TEI) cannot be requested.

Set the TEND flag in SCSSR to 1 to request a TXI interrupt. Set the RDRF flag in SC request an RXI interrupt. Set the ORER, PER, or FER/ERS flag in SCSSR to 1 to req interrupt (table 15.8).

Table 15.8 Smart Card Mode Operating State and Interrupt Sources

Mode	State	Flag	Mask Bit	Inter
Transmit mode	Normal	TEND	TIE	TXI
	Error	FER/ERS	RIE	ERI
Receive mode	Normal	RDRF	RIE	RXI
	Error	PER, ORER	RIE	ERI

## 15.5 Usage Note

When the SCI is used as a smart card interface, be sure that all criteria in sections 15.4.2 are applied.

### Receive Data Timing and Receive Margin in Asynchronous Mode:

In asynchronous mode, the SCI runs on a basic clock with a frequency of 372 times the rate. During reception, the SCI samples the falling of the start bit using the base clock internal synchronization. Receive data is latched internally on the rising edge of the 18 clock cycle (figure 15.8).




Figure 15.8 Receive Data Sampling Timing in Smart Card Mode

The receive margin is found from the following equation:

For smart card mode:

$$M = \left| (0.5 - \frac{1}{2N}) - (L - 0.5)F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

Where: M = Receive margin (%)

N = Ratio of bit rate to clock (N = 372)

D = Clock duty (D = 0 to 1.0)

L = Frame length (L = 10)

F = Absolute value of clock frequency deviation

Using this equation, the receive margin when F = 0 and D = 0.5 is as follows:

When D = 0.5 and F = 0:

$$M = (0.5 - 1/2 \times 372) \times 100\% = 49.866\%$$

Rev. 5.00 May 29, 2006 page 438 of 698 REJ09B0146-0500

- 3. When the received parity bit is checked and no error is found, the PER bit in SCSS
  - 4. When the received parity bit is checked and no error is found, reception is conside been completed normally and the RDRF bit in SCSSR is automatically set to 1. If
  - in SCSCR is enabled at this time, an RXI interrupt is requested.5. When a normal frame is received, the pin maintains a three-state state when it tran error signal.




Figure 15.9 Retransmission in SCI Receive Mode

3. The FER/ERS bit in SCSSR is not set when no error signal is returned from the rec

4. When no error signal is returned from the receiving side, the TEND bit in SCSSR is

when no error signal is returned from the receiving side, the TEND bit in SCSSR is when the transmission of the frame that includes the retransmission is considered to the TIE bit in SCSCR is enabled at this time, a TXI interrupt will be requested.




Figure 15.10 Retransmission in SCI Transmit Mode

## **Support for Block Transfer Mode:**

This smart card interface conforms to the T=0 (character transfer) protocols of ISO/IE As a result, this smart card interface does not support block transfer, in which error sign neither sent nor detected, and data is not automatically retransmitted.

Rev. 5.00 May 29, 2006 page 440 of 698 REJ09B0146-0500

#### 16.1 **Feature**

- Asynchronous serial communication
  - Serial data communications are performed by start-stop in character units. The communicate with a universal asynchronous receiver/transmitter (UART), an a communication interface adapter (ACIA), or any other communications chip the a standard asynchronous serial system. There are eight selectable serial data communication formats.
  - Data length: Seven or eight bits
  - Stop bit length: One or two bits
  - Parity: Even, odd, or none
  - Receive error detection: Parity and framing errors
  - Break detection:
- Full duplex communication

The transmitting and receiving sections are independent, so the SCI can transmit a simultaneously. Both sections use 16-stage FIFO buffering, so high-speed continu transfer is possible in both the transmit and receive directions.

- On-chip baud rate generator with selectable bit rates
- Internal or external transmit/receive clock source From either baud rate generator (internal) or SCK2 pin (external)
- Four types of interrupts

Transmit-FIFO-data-empty, break, receive-FIFO-data-full, and receive-error international receive-error receive-err requested independently. The direct memory access controller (DMAC) can be accessed in the controller (DMAC) and the controller (DMAC) can be accessed in the controller (DMAC) and the controller (DMAC) can be accessed in the controller (DMAC) and the controller (DMAC) can be accessed in the controller (DMAC) and the controller (DMAC) can be accessed in the controller (DMAC) and the controller (DMAC) can be accessed in the controller (DMAC) can be accessed in the controller (DMAC) and the controller (DMAC) can be accessed in the controller (DMAC) and the controller (DMAC) can be accessed in the controller (DMAC). execute a data transfer by a transmit-FIFO-data-empty or receive-FIFO-data-full in

- When the SCIF is not in use, it can be stopped by halting the clock supplied to it, s power.
- On-chip modem control functions (RTS2 and CTS2)

Rev. 5.00 May 29, 2006 pag

REJ09






Figure 16.1 SCIF Block Diagram

Rev. 5.00 May 29, 2006 page 442 of 698 REJ09B0146-0500




Figure 16.2 SCPT[3]/SCK2 Pin

Rev. 5.00 May 29, 2006 pag REJ09




Figure 16.3 SCPT[2]/TxD2 Pin




Figure 16.4 SCPT[2]/RxD2 Pin

Rev. 5.00 May 29, 2006 page 444 of 698

REJ09B0146-0500

Transmit data pin	TxD2	Output	Transmit data out
Request to send pin	RTS2	Output	Request to send
Clear to send pin	CTS2	Input	Clear to send

#### 16.3 **Register Description**

SCIF has the registers listed below. These registers specify the data format and bit rate control the transmitter and receiver sections.

Refer to section 23, List of Registers, for more details of the addresses and access size

- Serial mode register 2 (SCSMR2)
- Bit rate register 2 (SCBRR2)
  - Serial control register 2 (SCSCR2)
- Transmit FIFO data register 2 (SCFTDR2)
- Serial status register 2 (SCSSR2)
- Receive data FIFO register 2 (SCFRDR2) • FIFO control register 2 (SCFCR2)
- FIFO data count set register 2 (SCFDR2)

  - SC port control register (SCPCR)
  - SC port data register (SCPDR)

#### 16.3.2 Receive FIFO Data Register 2 (SCFRDR2)

completes the reception of one byte of serial data by moving the received data from the into the SCFRDR2 for storage. Continuous receive is possible until 16 bytes are stored. The CPU can read but not write the SCFRDR2. When data is read without received data.

The 16-byte receive FIFO data register2(SCFRDR2) stores serial receive data. The SCI

The CPU can read but not write the SCFRDR2. When data is read without received data SCFRFR2, the value is undefined. When the received data in this register becomes full subsequent serial data is lost.

#### 16.3.3 Transmit Shift Register 2 (SCTSR2)

The transmit shift register 2 (SCTSR2) is an eight-bit register that transmits serial data cannot read from or write to the SCTSR2 directly. The SCI loads transmit data from the SCFTDR2 into the SCTSR2, then transmits the data serially from the TxD pin, LSB (b After transmitting one data byte, the SCI automatically loads the next transmit data from SCFTDR2 into the SCTSR2 and starts transmitting again.

# 16.3.4 Transmit FIFO Data Register 2 (SCFTDR2)

The transmit FIFO data register 2 (SCFTDR2) is a 16-byte FIFO register that stores da transmission. When the SCIF detects that the SCTSR is empty, it moves transmit data the SCFTDR2 into the SCTSR2 and starts serial transmission. Continuous serial transmiperformed until the transmit data in the SCFTDR2 becomes empty. The CPU can alway the SCFTDR2.

When the transmit data in the SCFTDR2 is full (16 bytes), next data cannot be written. attempted to write, the data is ignored.

Rev. 5.00 May 29, 2006 page 446 of 698

REJ09B0146-0500

6	CHR	0	R/W	Character Length
				Selects seven-bit or eight-bit data in the asyncl mode.
				0: Eight-bit data.
				<ol> <li>Seven-bit data.</li> <li>Note: When seven-bit data is selected, the lin SCFTPR2 is not transmitted.</li> </ol>
5	PE	0	R/W	Parity Enable
				Selects whether to add a parity bit to transmit of check the parity of receive data.
				0: Parity bit not added or checked.
				1: Parity bit added and checked.

Reserved

This bit is always read 0. The write value shou

Note: When PE is set to 1, an even or odd added to transmit data, depending on the pa (O/E) setting. Receive data parity is checked to the even/odd  $(O/\overline{E})$  mode setting.

Rev. 5.00 May 29, 2006 pag

REJ0

7

0

R

			transmit data to make an even number of 1s transmitted character and parity bit combined data is checked to see if it has an even numb the received character and parity bit combine
			1: Odd parity. Note: If odd parity is selected, the parity bit is transmit data to make an odd number of 1s ir transmitted character and parity bit combined data is checked to see if it has an odd numbe the received character and parity bit combine
STOP	0	R/W	Stop Bit Length
			Selects one or two bits as the stop bit length.
			In receiving, only the first stop bit is checked, rethe STOP bit setting. If the second stop bit is 1, as a stop bit, but if the second stop bit is 0, it is the start bit of the next incoming character.
			One stop bit.     Note: In transmitting, a single bit of 1 is adde

end of each transmitted character.

This bit is always read as 0. The write value sho

1: Two stop bits.

Reserved

be 0.

Note: In transmitting, two bits of 1 are added of each transmitted character.

R

0

3

2

REJ09B0146-0500

Rev. 5.00 May 29, 2006 page 448 of 698

01: P<sub>0</sub>/4 10: P<sub>0</sub>/16 11: P<sub>0</sub>/64 Note: Po: Peripheral clock

#### 16.3.6 Serial Control Register 2 (SCSCR2)

The serial control register 2 (SCSCR2) operates the SCI transmitter/receiver, selects the clock output in the asynchronous mode, enables/disables interrupt requests, and select transmit/receive clock source. The CPU can always read and write the SCSCR2.

		1!(!1		
Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				Enables or disables the transmit-FIFO-data-er (TXI) requested when the serial transmit data from the SCFTDR2 to SCTSR2, and the quant the SCFTDR2 becomes less than the specified transmission triggers, and then the TDFE flag SCSSR2 is set to1.
				0: Transmit-FIFO-data-empty interrupt request disabled. Note: The TXI interrupt request can be clea the greater quantity of transmit data than th number of transmission triggers to SCFTDF clearing TDFE to 0 after reading 1 from TDI cleared by clearing TIE to 0.
				Transmit-FIFO-data-empty interrupt request enabled.

Rev. 5.00 May 29, 2006 pag

REJ09



				(ERI), and receive break interrupt (BRI) requedisabled.  Note: RXI and ERI interrupt requests can be reading the DR, ER, or RDF flag after it has build 1, then clearing the flag to 0, or by clearing R RDF, read 1 from the RDF flag and clear it to reading the received data from SCFRDR2 unquantity of received data becomes less than a specified number of the receive triggers.
				<ol> <li>Receive-data-full interrupt (RXI) and receive-dinterrupt (ERI) requests are enabled.</li> </ol>
5	TE	0	R/W	Transmit Enable
				Enables or disables the SCIF serial transmitter.
				0: Transmitter disabled.
				Transmitter enabled.     Note: Serial transmission starts after writing data into the SCFTDR2. Select the transmit for SCSMR2 and SCFCR2 and reset the TFIFO.

0: Receive-data-full interrupt (RXI), receive-erro

Rev. 5.00 May 29, 2006 page 450 of 698

0

RΕ

setting TE to 1. Receive Enable

0: Receiver disabled.

previous values. 1: Receiver enabled.

RE to 1.

Enables or disables the SCIF serial receiver.

Note: Clearing RE to 0 does not affect the re (DR, ER, BRK, FER and PER). These flags r

Note: Serial reception starts when a start bit Select the receive format in the SCSMR2 bef

R/W

combination of CKE1 and CKEU, the SCK2 pir used for serial clock output or serial clock input

> with the internal clock (CKE1 = 0). The CKE0 s ignored when an external clock source is select 1). Always select the SCIF operating mode in t SCSMR2, before setting CKE1 and CKE0. For details on selection of the SCIF clock source, s 16.7 in section 16.4, Operation.

The CKE0 setting is valid only when the SCI is

00: Internal clock, SCK pin used for I/O pin (ing ignored)

01: Internal clock, SCK2 pin used for clock out 10: External clock, SCK2 pin used for clock inp 11: External clock, SCK2 pin used for clock inp

Notes: 1. The output clock frequency is 16 tir rate.

2. The input clock frequency is 16 time

REJ09

Rev. 5.00 May 29, 2006 pag

Bit	Bit Name	Initial Value	R/W	Description
15 to	PER3 to PER0	All 0	R	Number of parity errors
12				These bits indicate the number of data items the parity error in the receive data stored in the SCF (The number of parity errors in the SCFRDR2)
11 to	FER3 to FER0	All 0	R	Number of framing errors
8				These bits indicate the number of data items that framing error in the receive data stored in the SC (The number of framing errors in the SCFRDR2

Rev. 5.00 May 29, 2006 page 452 of 698 REJ09B0146-0500



- 1. The chip is power-on reset or enters star
  - 2. ER is read as 1, then written to with 0.

    - 1: A framing error or a parity error has occurred receivina.
    - ER is set to 1 when the stop bit is 0 after che
    - whether or not the last stop bit of the receive at the end of one-data receive\*, or when the number of 1's in the received data and in the

- [Setting conditions] 1. The stop bit is 0 after checking whether
- last stop bit of the received data is 1 at th one-data receive.\*2 2. The total number of 1's in the received d the parity bit does not match the even/od

does not match the even/odd parity specification specified by the  $O/\overline{E}$  bit of the SCSMR.

- specification specified by the  $O/\overline{E}$  bit of the
- Notes: 1. Clearing the RE bit to 0 in SCSCR2 affect the ER bit, which retains its p value. Even if a receive error occur received data is transferred to SCF
  - the receive operation is continued. not the data read from SCRDR2 in
    - receive error can be detected by th PER bits of SCSSR2. 2. n the stop mode, only the first stop

checked; the second stop bit is not

Rev. 5.00 May 29, 2006 pag

REJ09

Data is written to SCFTDR2.

1: End of transmission

[Setting conditions]

- 1. When the chip is reset or enters standby n the SCSCR2 is cleared to 0.
- 2. SCFTDR2 contains no transmit data when of a one-byte serial character is transmitte

Rev. 5.00 May 29, 2006 page 454 of 698

REJ09B0146-0500

of the quantity of transmit data written to SCF equal to or greater than the specified number transmission triggers.

[Clearing condition]

**TDFE** 

1: End of transmission

SCFTDR2.

RENESAS

[Setting conditions] 1. The chip is power-on reset or enters stan

Note: Since SCFTDR2 is a 16-byte FIFO reg maximum quantity of data which can be when TDFE is 1 is "16 minus the speciof transmission triggers". If attempted to additional data, the data is ignored. The data in SCFTDR2 is indicated by the up

2. The quantity of transmission data in SCF

becomes less than the specified number transmission triggers as a result of transr

Rev. 5.00 May 29, 2006 pag

REJ09

When data exceeding the specified number transmission triggers is written to SCFTDR2 reads TDFE after it has been set to 1, then v

				<ol> <li>A break signal is received.</li> <li>[Setting conditions]</li> <li>Data including a framing error is received.</li> <li>A framing error with space 0 occurs in the received data.</li> </ol>
				Note: When a break is detected, transfer of the data (H'00) to SCFRDR2 stops after detection when the break ends and the receive six becomes mark 1, the transfer of the receives. The received data of a frame is break signal is detected is transferred to After this, however, no received data is to until a break ends with the received sign mark 1 and the next data is received.
3	FER	0	R	Framing Error
				Indicates a framing error in the data read from the SCFRDR2.
				<ol><li>No framing error occurred in the data read fro SCFRDR2.</li></ol>
				<ul><li>[Clearing conditions]</li><li>1. The chip is power-on reset or enters stand</li><li>2. No framing error is present in the data read SCFRDR2.</li></ul>
				<ol> <li>A framing error occurred in the data read fron SCFRDR2.</li> </ol>
				[Setting condition] A framing error is present in the data read fro SCFRDR2

Rev. 5.00 May 29, 2006 page 456 of 698 REJ09B0146-0500

- 1. The chip is power-on reset or enters stan 2. No parity error is present in the data read
  - SCFRDR2.
- 1: A parity error occurred in the data read from [Setting condition] A parity error is present in the data read fror

Rev. 5.00 May 29, 2006 pag

than the specified number of receive triggers.

- [Clearing conditions]
- 1. The chip is power-on reset or enters stand
- 2. When SCFRDR2 is read until the quantity data in SCFRDR2 becomes less than the number of receive triggers, software reads it has been set to 1, and then writes 0 to R
- 1: The quantity of receive data in SCFRDR2 is r the specified number of receive triggers. [Setting condition]

The quantity of receive data which is greater specified number of receive triggers is being SCFRDR2.\*

> have been read, the data is undefined. I of receive data in SCFRDR2 is indicated

Note: \* Since SCFTDR2 is a 16-byte FIFO regis maximum quantity of data which can be RDF is 1 is the specified number of rece If attempted to read after all data in the S

lower 8 bits of SCFTDR2.

Rev. 5.00 May 29, 2006 page 458 of 698 REJ09B0146-0500

SCFRDR2 after the receive ended normally

- [Clearing conditions]
- 1. The chip is power-on reset or enters stan 2. DR is read as 1, then written to with 0.
- 1: Next receive data is not received.

[Setting condition]

SCFRDR2 stores the data which is less than specified number of receive triggers, and that is not yet received after 15 etu has elapsed stop bit.\*

Note: \* This is equivalent to 1.5 frames with th stop-bit format. (etu: Elementary Time I

Note: The only value that can be written is 0 to clear the flag.

Rev. 5.00 May 29, 2006 pag

The SCBRR2 setting is calculated as follows:

Asynchronous mode: N = 
$$\frac{P\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

B: Bit rate (bit/s)

N: SCBRR2 setting for baud rate generator  $(0 \le N \le 255)$ 

Po: Operating frequency for peripheral modules (MHz)

n: Baud rate generator clock source (n = 0, 1, 2, 3) (for the clock sources and n, see table 16.2.)

Table 16.2 SCSMR2 Settings

			SCSMR2 Settings
n	Clock Source	CKS1	CKS0
0	Рф	0	0
1	Ρφ/4	0	1
2	Ρφ/16	1	0
3	Ρφ/64	1	1

Note: Find the bit rate error by the following formula:

Error (%) = 
$$\left\{ \frac{P\phi \times 10^6}{(N+1) \times 64 \times 2^{2n-1} \times B} - 1 \right\} \times 100$$

Rev. 5.00 May 29, 2006 page 460 of 698

REJ09B0146-0500



					D+ /A	#1 I_\
					Рφ (Ν	/IHZ)
		1	0		1:	2
Bit Rate (bit/s)	n	N	Error (%)	n	N	Er
110	2	177	-0.25	1	212	0.0
150	2	129	0.16	1	155	0.1
300	2	64	0.16	1	77	0.1
600	1	129	0.16	0	155	0.1
1200	1	64	0.16	0	77	0.1
2400	0	129	0.16	0	38	0.1
4800	0	64	0.16	0	19	0.1
9600	0	32	-1.36	0	9	0.1
19200	0	15	1.73	0	4	0.1

0.00

1.73

0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

5.33

0.00

0.16

0.16

0.16

0.16

0.16

0.16

0.16

0.16

0.00

-6.99

0.03

0.16

0.16

0.16

0.16

0.16

0.16

0.16

0.16

0.00

-2.34

Error (%) n

Rev. 5.00 May 29, 2006 pag

Ν

REJ0

12.



0.00

0.00

0.00

0.00

0.00

0.00

0.00

0.00

-7.84 0

-1.70

0.10

0.16

0.16

0.16

0.16

0.16

0.00

0.16

8.51

0.00

0.00

0.00

0.00

0.00

0.00

0.00

\_ \_1.70

0.00

6.67

22.9

Rev. 5.00 May 29, 2006 page 462 of 698

UUO

//

0.16

0.16

0.16

0.16

0.16

0.16

0.00

-2.34

-6.99

-25.0 0

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

-4.76

-23.2 0

0.46

-0.08

0.46

-0.08

0.46

-0.61

-1.03

1.55

-2.68

-10.3

Rev. 5.00 May 29, 2006 pag

600	2	108	-0.43
1200	1	216	0.03
2400	1	108	-0.43
4800	0	216	0.03
9600	0	108	-0.43
19200	0	53	0.49
31250	0	32	1.03
38400		26	0.49
11520	0	8	0.49
500000	0	1	4.19

Table 16.4 lists the maximum bit rates in the asynchronous mode when the baud rate go used. Table 16.5 lists the maximum bit rates when an external clock input is used.

Rev. 5.00 May 29, 2006 page 464 of 698 REJ09B0146-0500

24	750000	0 0
24.576	768000	0 0
28.7	896875	0 0
30	937500	0 0
<b>Table 16.5</b>	Maximum Bit Rates during External Clock In	put (Asynchronous M
Pφ (MHz)	External Input Clock (MHz)	Maximum Bit Rate
8	2.0000	125000
9.8304	2.4576	153600
12	3.0000	187500
14.7456	3.6864	230400
16	4.0000	250000
19.6608	4.9152	307200
20	5.0000	312500
24	6.0000	375000

6.1440

7.1750

7.5000

14.7456

19.6608

24.576

28.7

RTRG0	0	R/W	Set the	e reference number of the receive data ful
				DF in SCSSR2 is set to 1, when the recei has exceeded the following trigger number
			Т	rigger number of receive data.
			00:	1
			01:	4
			10:	8
			11:	14
TTRG1	0	R/W	Trigge	r of the Number of Transmit FIFO Data
TTRG0	0	R/W	TDFE	e reference number of the send data emp in SCSSR2 is set to 1, when the transmit has fallen the following trigger number.
			Т	rigger number of transmit data.
			00:	8 (8)
			01:	4 (12)
			10:	2 (14)
			11:	1 (15)
			Note:	Values in brackets mean the number of in SCFTDR when the TDFE is set.
MCE	0	R/W	Moder	n Control Enable

Enables the modem control signals CTS2 and F

Note: \* The CTS2 is fixed to active 0 regardless input value, and the RTS2 is also fixed to

0: Disables the modem signal\*1: Enables the modem signal

Rev. 5.00 May 29, 2006 page 466 of 698 REJ09B0146-0500

6

3

1	RFRST	0	R/W	Receive FIFO Data Register Reset
				Cancels the receive data in the SCFRDR2 and data to the empty state.
				0: Disables reset operation*
				1: Enables reset operation
				Note: * The reset is executed in a hardware re standby mode.
0	LOOP	0	R/W	Loop Back Test
				Internally connects the transmit output pin (TX receive input pin (RXD2) and enables the loop
				0: Disables the loop back test
				1: Enables the loop back test

standby mode.

The lower eight bits of this register indicate the number of receive data items stored in SCFRDR2. The H'00 means no receive data, and the H'10 means that the full of receive stored in the SCFRDR2.

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	_	All 0	R	Reserved
				These bits are always read as 0.
12 to 8	T4 to T0	All 0	R	Number of non-transmitted data.
7 to 5	_	All 0	R	Reserved
				These bits are always read as 0.
4 to 0	R4 to R0	All 0	R	Number of received data.

### 16.3.11 SC Port Control Register (SCPCR)

For information about the SC port control register (SCPCR), see section 14.3.8, SC Port Register (SCPCR).

#### 16.3.12 SC Port Data Register (SCPDR)

For information about the SC port data register (SCPDR), see section 14.3.9, SC Port I Register (SCPDR).

Rev. 5.00 May 29, 2006 page 468 of 698 REJ09B0146-0500



- SCSCR2, as fished in lable 10.0.
- Data length is selectable: seven or eight bits.
- Parity and multiprocessor bits are selectable. So is the stop bit length (one or two l combination of the preceding selections constitutes the communication format and length.
- In receiving, it is possible to detect framing errors (FER), parity errors (PER), rece data full, receive data ready, and breaks.
- In transmitting, it is possible to detect transmit FIFO data empty.
  - The number of stored data for both the transmit and receive FIFO registers is displayed An internal or external clock can be selected as the SCIF clock source.
- When an internal clock is selected, the SCIF operates using the on-chip baud regenerator, and can output a serial clock signal with a frequency 16 times the bi
  - When an external clock is selected, the external clock input must have a freque the bit rate. (The on-chip baud rate generator is not used.)

**Table 16.6 SCSMR2 Settings and SCIF Communication Formats** 

	S	CSMR2	Settings		SCIF Communicat
Bit 6 CHR	Bit 5 PE	Bit 3 STOP	Data Length	Parity Bit	Stop Bit Length
0	0	0	8-bit	Not set	1 bit
		1	_		2 bits
	1	0	<del>_</del>	Set	1 bit
		1	_		2 bits
1	0	0	7-bit	Not set	1 bit
		1	<del>_</del>		2 bits
	1	0	<del>_</del>	Set	1 bit
		1	<del>_</del>		2 bits
	<b>CHR</b> 0	Bit 6 CHR         Bit 5 PE           0         0           1         0	Bit 6 CHR         Bit 5 STOP           0         0           1         0           1         0           1         0           1         0           1         0           1         0	CHR         PE         STOP         Length           0         0         8-bit           1         0         1           1         0         7-bit           1         0         0           1         0         0	Bit 6 CHR         Bit 5 PE         Bit 3 Length Sit         Parity Bit           0         0         0         8-bit Not set           1         0         5 Set           1         0         7-bit Not set           1         0         5 Set

RENESAS

Rev. 5.00 May 29, 2006 pag



•	1 (	J	External	Inputs a clock with frequency 1
	<del>-</del>	1		bit rate

#### 16.4.1 **Serial Operation**

#### **Transmit/Receive Formats**

Table 16.8 lists eight communication formats that can be selected. The format is selected settings in the SCSMR2.

**Table 16.8 Serial Communication Formats** 

SCSMR2 Bits				Serial Transmit/Receive Format and Frame Lengtl									
CHR	PE	STOP	1	2	3	4	5	6	7	8	9	10	11
0	0	0	START				8-E	Bit da	ata			STOP	
0	0	1	START				8-E	Bit da	ata			STOP	STC
0	1	0	START				8-E	Bit da	ata			Р	STC
0	1	1	START				8-E	Bit da	ata			Р	STC
1	0	0	START			7-	Bit da	ata			STOP		
1	0	1	START			7-	Bit da	ata			STOP	STOP	
1	1	0	START			7-	Bit da	ata			Р	STOP	
1	1	1	START			7-	Bit da	ata			Р	STOP	STC
_	d: Start		<u> </u>										

STOP: Stop bit

P: Parity bit

Rev. 5.00 May 29, 2006 page 470 of 698

REJ09B0146-0500



When the SCIF operates on an internal clock, it can output a clock signal at the SCK2 frequency of this output clock is 16 times the bit rate.

#### **Transmitting and Receiving Data (SCIF Initialization)**

SCFTDR2 before TE is set again to start transmission.

Before transmitting or receiving, clear the TE and RE bits to 0 in the serial control reg (SCSCR2), then initialize the SCIF as follows.

When changing the communication format, always clear the TE and RE bits to 0 before the procedure given below. Clearing TE to 0 initializes the transmit shift register (SCSSI Clearing TE and RE to 0, however, does not initialize the serial status register (SCSSI FIFO data register (SCFTDR2), or receive FIFO data register (SCFRDR2), which retain previous contents. Clear TE to 0 after all transmit data are transmitted and the TEND SCSSR2 is set. The transmitting data enters the high impedance state after clearing to

When an external clock is used, the clock should not be stopped during initialization operation. SCIF operation becomes unreliable if the clock is stopped.

the bit can be cleared to 0 in transmitting. Set the TFRST bit in the SCFCR2 to 1 and

Figure 16.5 is a sample flowchart for initializing the SCIF. The procedure for initializing:

RENESAS





Figure 16.5 Sample SCIF Initialization Flowchart

Rev. 5.00 May 29, 2006 page 472 of 698 REJ09B0146-0500



The number of transmit data bytes that can be written is 16 - (transmit trigger set number).

- Serial transmission continuation procedure. To continue serial transmission, read 1 fron the TDFE flag to confirm that writing is possible, then write data to SCFTDR2, and then elect the TDFE flag to 0.
- then clear the TDFE flag to 0.

  3. Break output at the end of serial transmission: To output a break in serial transmission, set the SCPDR and SCPCR, then clear the TE bit to 0 in the SCSCR2. For information on SCPDR and SCPCR, see 16.3.11, SC Port Control Register

(SCPCR), and 16.3.12, SC Port Data Register (SCPDR). In steps 1 and 2, it is possible to ascertain the number of data bytes that can be written from the number of transmit data bytes in SCFTDR2 indicated by the upper 8 bits of the SCFDR2.

Figure 16.6 Sample Serial Transmission Flowchart

number of transmit data bytes in SCFTDR2 falls below the transmit trigger number SCFCR2, the TDFE flag is set. If the TIE bit in SCSCR2 is set to 1 at this time, a tr

FIFO-data-empty interrupt (TXI) request is generated.

The serial transmit data is sent from the TxD2 pin in the following order.

- a. Start bit: One-bit 0 is output.
- b. Transmit data: 8-bit or 7-bit data is output in LSB-first order.
- c. Parity bit: One parity bit (even or odd parity) is output. (A format in which a par
- not output can also be selected.) d. Stop bit(s): One- or two-bit 1s (stop bits) are output.
- e. Mark state: 1 is output continuously until the start bit that starts the next transmi sent.
- 3. The SCIF checks the SCFTDR2 transmit data at the timing for sending the stop bit. present, the data is transferred from SCFTDR2 to SCTSR2, the stop bit is sent, and transmission of the next frame is started.

If there is no transmit data, the TEND flag in SCSSR2 is set to 1, the stop bit is sen the line goes to the mark state in which 1 is output continuously.

Rev. 5.00 May 29, 2006 page 474 of 698 REJ09B0146-0500




Figure 16.7 Example of Transmit Operation (Example with 8-Bit Data, Parity, One Stop Bit)

4. When modem control is enabled, transmission can be stopped and restarted in accepted the CTS2 input value. When CTS2 is set to 1, if transmission is in progress, the lineark state after transmission of one frame. When CTS2 is set to 0, the next transmoutput starting from the start bit.

Figure 16.8 shows an example of the operation when modem control is used.




Figure 16.8 Example of Operation Using Modem Control (CTS2)

Rev. 5.00 May 29, 2006 pag REJ0




Figure 16.9 Sample Serial Reception Flowchart (1)




Figure 16.10 Sample Serial Reception Flowchart (2)

Rev. 5.00 May 29, 2006 pag REJ09

- a. Stop bit check: The SCIF checks whether the stop bit is 1. If there are two stop the first is checked.
  - (SCRSR2) to SCFRDR2. c. Break check: The SCIF checks that the BRK flag is 0, indicating that the break

b. The SCIF checks whether receive data can be transferred from the receive shift

If all the above checks are passed, the receive data is stored in SCFRDR2.

Note: Reception is not suspended when a receive error occurs.

4. If the RIE bit in SCSCR2 is set to 1 when the RDF or DR flag changes to 1, a recei

data-full interrupt (RXI) request is generated. If the RIE bit in SCSCR2 is set to 1 when the ER flag changes to 1, a receive-error (ERI) request is generated. If the RIE bit in SCSCR2 is set to 1 when the BRK flag changes to 1, a break recep

interrupt (BRI) request is generated.

Figure 16.11 shows an example of the operation for reception.

Rev. 5.00 May 29, 2006 page 478 of 698 REJ09B0146-0500






Figure 16.11 Example of SCIF Receive Operation (Example with 8-Bit Data, Parity, One Stop Bit)

5. When modem control is enabled, the  $\overline{RTS2}$  signal is output when SCFRDR2 is full  $\overline{RTS2}$  is 0, reception is possible. When  $\overline{RTS2}$  is 1, this indicates that SCFRDR2 is reception is not possible.

Figure 16.12 shows an example of the operation when modem control is used.




Figure 16.12 Example of Operation Using Modem Control (RTS2)

When the TDFE flag in the SCSSR2 is set to 1, a TXI interrupt request is generated. The can be activated and data transfer performed when this interrupt is generated. The TDF cleared to 0 when data exceeding the number of transmit triggers is written to SCFTDF

DMAC, the TDFE flag is read as 1, then 0 is written to the TDFE flag.

When the RDF flag in SCSSR2 is set to 1, an RXI interrupt request is generated. The D be activated and data transfer performed when the RDF flag in SCSSR2 is set to 1. The is cleared to 0 when SCFRDR2 is read until the quantity of receive data in SCFRDR2 less than the specified number of receive triggers by the DMAC, the RDF flag is read a is written to the RDF flag.

When the ER flag in SCSSR2 is set to 1, an ERI interrupt request is generated.

When the BRK flag in SCSSR2 is set to 1, a BRI interrupt request is generated.

The TXI interrupt indicates that transmit data can be written, and the RXI interrupt ind

Table 16.9 SCIF Interrupt Sources

there is receive data in SCFRDR2.

Interrupt Source	Description	DMAC Activation	Prior Rese
ERI	Interrupt initiated by receive error flag (ER)	Not possible	High
RXI	Interrupt initiated by receive data FIFO full flag (RDF) or data ready flag (DR)	Possible (RDF only)	
BRI	Interrupt initiated by break flag (BRK)	Not possible	
TXI	Interrupt initiated by transmit FIFO data empty flag (TDFE)	Possible	Low

See section 4, Exception Processing, for priorities and the relationship with non-SCIF i

Rev. 5.00 May 29, 2006 page 480 of 698

REJ09B0146-0500



number, the TDFE flag will be set to 1 again after being cleared to 0. TDFE clear therefore be carried out after data more than the specified number of transmit trig been written to SCFTDR2. The number of transmit data bytes in SCFTDR2 can be found from the upper 8 by SCFDR2.

If the number of data bytes written in SCF1DR2 is equal to or less than the transi

# SCFRDR2 Reading and the RDF Flag

The RDF flag in SCSSR2 is set when the number of receive data bytes in the SCI become equal to or greater than the receive trigger number set by bits RTRG1 and SCFCR2. After RDF is set, receive data equivalent to the trigger number can be r SCFRDR2, allowing efficient continuous reception. However, if the number of data bytes in SCFRDR2 is greater than the trigger num

RDF flag will be set to 1 again even if it is cleared to 0. The RDF flag should the cleared to 0 after being read as 1 after all the receive data has been read. The number of receive data bytes in SCFRDR2 can be found from the lower 8 bit

**Break Detection and Processing** 

FIFO data count register (SCFDR2).

BRK flag is cleared to 0 it will be set to 1 again.

Break signals can be detected by reading the RxD2 pin directly when a framing e detected. In the break state the input from the RxD2 pin consists of all 0s, so the l

4. Sending a Break Signal

The I/O condition and level of the TxD2 pin are determined by the SCP2DT bit in

and bits SCP2MD0 and SCP2MD1 in the SCPCR. This feature can be used to ser

signal.

To send a break signal during serial transmission, clear the SCP2DT bit to 0 (desi

level), then set the SCP2MD0 and SCP2MD1 bits to 0 and 1, respectively, and fin the TE bit to 0 (halting transmission). When the TE bit is cleared to 0, the transm

set and the parity error flag (PER) may also be set. Note that, although transfer of to SCFRDR2 is halted in the break state, the SCIF receiver continues to operate,

initialized regardless of the current transmission state, and 0 is output from the Transmission state.

Rev. 5.00 May 29, 2006 pag REJ0 RENESAS

the SCIF synchronizes internally with the fall of the start bit, which it samples on t clock. Receive data is latched at the rising edge of the eighth base clock pulse. The shown in figure 16.13.




Figure 16.13 Receive Data Sampling Timing in Asynchronous Mode

The receive margin in asynchronous mode can therefore be expressed as shown in equa

#### Equation 1:

$$M = \left| \left( 0.5 - \frac{1}{2N} \right) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

M: Receive margin (%)

N: Ratio of clock frequency to bit rate (N = 16)

D: Clock duty cycle (D = 0 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute deviation of clock frequency

Rev. 5.00 May 29, 2006 page 482 of 698 REJ09B0146-0500

Rev. 5.00 May 29, 2006 pag REJ08

This is a theoretical value. A reasonable margin to allow in system designs is 20% to

Rev. 5.00 May 29, 2006 page 484 of 698 REJ09B0146-0500

Port	Port Function (Related Module)	Other Function (Related Module)
Α	PTA7 I/O (port)	D23 I/O (data bus)
A	PTA6 I/O (port)	D22 I/O (data bus)
A	PTA5 I/O (port)	D21 I/O (data bus)
A	PTA4 I/O (port)	D20 I/O (data bus)
A	PTA3 I/O (port)	D19 I/O (data bus)
A	PTA2 I/O (port)	D18 I/O (data bus)
Α	PTA1 I/O (port)	D17 I/O (data bus)
A	PTA0 I/O (port)	D16 I/O (data bus)
В	PTB7 I/O (port)	D31 I/O (data bus)
В	PTB6 I/O (port)	D30 I/O (data bus)
В	PTB5 I/O (port)	D29 I/O (data bus)
В	PTB4 I/O (port)	D28 I/O (data bus)
В	PTB3 I/O (port)	D27 I/O (data bus)
В	PTB2 I/O (port)	D26 I/O (data bus)
В	PTB1 I/O (port)	D25 I/O (data bus)

В

PTB0 I/O (port)

D24 I/O (data bus)

DTD1 I/O (port)	
PTD1 I/O (port)	RASU output (BSC)
PTD0 I/O (port)	RASL output (BSC)
PTE7 I/O (port)	IRQOUT output
PTE6 I/O (port)	TCLK I/O (Timer)
PTE5 I/O (port)	STATUS1 output (CPG)
PTE4 I/O (port)	STATUS0 output (CPG)
PTE3 I/O (port)	DRAK1 output (DMAC)
PTE2 I/O (port)	DRAK0 output (DMAC)
PTE1 I/O (port)	DACK1 output (DMAC)
PTE0 I/O (port)	DACK0 output (DMAC)
	PTD0 I/O (port) PTE7 I/O (port) PTE6 I/O (port) PTE5 I/O (port) PTE4 I/O (port) PTE3 I/O (port) PTE2 I/O (port) PTE1 I/O (port)

Rev. 5.00 May 29, 2006 page 486 of 698

F 1 G2 1/O (port)

PTC1 I/O (port)

PTC0 I/O (port)

PTD7 I/O (port)

PTD6 I/O (port)

PTD5 I/O (port)

PTD4 I/O (port)

PTD3 I/O (port)

С

С

D

D

D

D

D

WES output (BSC) / DQINIOO out

WE2 output (BSC) / DQMUL outp

**ICIOWR** output (BSC)

ICIORD output (BSC)

CE2B output (PCMCIA)

CE2A output (PCMCIA)

IOIS16 input (PCMCIA)

CKE output (BSC)

CASU output (BSC)

BS output (BSC)

<u>Н</u> Ј	PTH0 I/O (port) PTJ3 I/O (port)	IRQ0 input (INTC) / IRL0  AN3 input (ADC)/ DA0 o
<del>J</del>	PTJ2 I/O (port)	AN2 input (ADC)/ DA1 or
J	PTJ1 I/O (port)	AN1 input (ADC)
J	PTJ0 I/O (port)	AN0 input (ADC)

FIFI IIIput (port)

PTG5 input (port)

PTG4 input (port)

PTG3 input (port)

PTG2 input (port)

PTG1 input (port)

PTG0 input (port)

PTH6 I/O (port)

PTH5 I/O (port) PTH4 I/O (port)

PTH3 I/O (port)

PTF0 I/O (port)

F

G

G

G

G

G

G

Н

Н

Η Н

RENESAS

AUDATA[1] I/O (AUD)

AUDATA[0] I/O (AUD)

ADTRG input (ADC)

AUDCK input (AUD) TRST input (AUD)/(H-UDI)

TMS input (H-UDI)

TCK input (H-UDI)

TDI input (H-UDI)

IRQ4 input (INTC)

DREQ1 input (DMAC)

DREQ0 input (DMAC)

IRQ3 input (INTC) / IRL3 input (

Rev. 5.00 May 29, 2006 pag

		, , ,
	SCPT0 output (port)	TxD0 output (SCI)
	: Initially selected function	
Note:	SCPT0, and SCPT2 have the same data regis different input pins and output pins.	ter to be accessed although they

RxD0 input (SCI)

## 17.1 Register Description

SCPT SCPTTIO (port)

SCPT0 input (port)

SCPT

The pin function controller has the following registers. Refer to section 23, List of Reg more details of the addresses and access sizes.

- Port A control register (PACR)
- Port B control register (PBCR)
- Port C control register (PCCR)
- Port D control register (PDCR)
- Port E control register (PECR)
- Port F control register (PFCR)
- Port G control register (PGCR)Port H control register (PHCR)
- Port J control register (PJCR)
- SC port control register (SCPCR)

Rev. 5.00 May 29, 2006 page 488 of 698

REJ09B0146-0500

9	PA4MD1	0	R/W	PA4 Mode
8	PA4MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
7	PA3MD1	0	R/W	PA3 Mode
6	PA3MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)

13

12

11

10

PA6MD1

PA6MD0

PA5MD1

PA5MD0

0

0

0

0

01: Port output

PA6 Mode

PA5 Mode

RENESAS

01: Port output

01: Port output

R/W

R/W

R/W

R/W

10: Port input (Pull-up MOS: on)11: Port input (Pull-up MOS: off)

00: Other function (See table 17.1)

10: Port input (Pull-up MOS: on)11: Port input (Pull-up MOS: off)

00: Other function (See table 17.1)

10: Port input (Pull-up MOS: on)11: Port input (Pull-up MOS: off)

Rev. 5.00 May 29, 2006 pag

				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
	PA0MD1	0	R/W	PA0 Mode
	PA0MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
7.1.2	Port B Con	ntrol Register (	PBCR)	

# 17.

input pull-up MOS control.

PA1MD0

1

0

Port B Control Register (PBCR) is a 16-bit read/write register that selects the pin funct

1 1	· · · · · ·			
Bit	Bit Name	Initial Value	R/W	Description
15	PB7MD1	0	R/W	PB7 Mode
14	PB7MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
13	PB6MD1	0	R/W	PB6 Mode
12	PB6MD0	0	R/W	00: Other function (See table 17.1)

R/W

00: Other function (See table 17.1)

01: Port output

Rev. 5.00 May 29, 2006 page 490 of 698 REJ09B0146-0500

RENESAS

01: Port output

10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

				01: Port output
				10: Port input (Pull-up MOS: on
				11: Port input (Pull-up MOS: off
3	PB1MD1	0	R/W	PB1 Mode
2	PB1MD0	0	R/W	00: Other function (See table 17
				01: Port output
				10: Port input (Pull-up MOS: on
				11: Port input (Pull-up MOS: off
1	PB0MD1	0	R/W	PB0 Mode
0	PB0MD0	0	R/W	00: Other function (See table 17
				01: Port output
				10: Port input (Pull-up MOS: on
				11: Port input (Pull-up MOS: off

PB4MD0

PB3MD1

PB3MD0

PB2MD1

PB2MD0

0

0

0

0

7

6

5

4

R/W

R/W

R/W

R/W

R/W

00: Other function (See table 17.1)

10: Port input (Pull-up MOS: on)11: Port input (Pull-up MOS: off)

00: Other function (See table 17.1)

10: Port input (Pull-up MOS: on)11: Port input (Pull-up MOS: off)

00: Other function (See table 17.1)

Rev. 5.00 May 29, 2006 pag

REJ09

01: Port output

PB3 Mode

PB2 Mode

01: Port output

				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
13	PC6MD1	0	R/W	PC6 Mode
12	PC6MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
11	PC5MD1	0	R/W	PC5 Mode
10	PC5MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
9	PC4MD1	0	R/W	PC4 Mode
8	PC4MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
7	PC3MD1	0	R/W	PC3 Mode
6	PC3MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output

01: Port output

Rev. 5.00 May 29, 2006 page 492 of 698 REJ09B0146-0500

RENESAS

10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

				11: Port input (Pull-up MOS: off)		
1	PC0MD1	0	R/W	PC0 Mode		
0	PC0MD0	0	R/W	00: Other function (See table 17.1)		
				01: Port output		
				10: Port input (Pull-up MOS: on)		
				11: Port input (Pull-up MOS: off)		
17.1.4	Port D Co	ontrol Register (	(PDCR)			
Port D (	Port D Control Register (PDCR) is a 16-bit read/write register that selects the pin fund					

**Initial Value** 

R/W

R/W

R/W

R/W

**Bit Name** 

PD7MD1

PD7MD0

PC1MD0

Bit

15

14

Por the input pull-up MOS control.

0

0

				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
13	PD6MD1	0	R/W	PD6 Mode
12	PD6MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)

REJ09

00: Other function (See table 17.1)

00: Other function (See table 17.1)

10: Port input (Pull-up MOS: on)

01: Port output

Description

PD7 Mode

01: Port output

			o i. i oli odipai
			10: Port input (Pull-up MOS: on)
			11: Port input (Pull-up MOS: off)
PD3MD1	0	R/W	PD3 Mode
PD3MD0	0	R/W	00: Other function (See table 17.1)
			01: Port output
			10: Port input (Pull-up MOS: on)
			11: Port input (Pull-up MOS: off)
PD2MD1	0	R/W	PD2 Mode
PD2MD0	0	R/W	00: Other function (See table 17.1)
			01: Port output
			10: Port input (Pull-up MOS: on)
			11: Port input (Pull-up MOS: off)
PD1MD1	0	R/W	PD1 Mode
PD1MD0	0	R/W	00: Other function (See table 17.1)
			01: Port output
			10: Port input (Pull-up MOS: on)
			11: Port input (Pull-up MOS: off)
PD0MD1	0	R/W	PD0 Mode
PD0MD0	0	R/W	00: Other function (See table 17.1)
			01: Port output
			10: Port input (Pull-up MOS: on)
			11: Port input (Pull-up MOS: off)

R/W

00: Other function (See table 17.1)

01: Port output

Rev. 5.00 May 29, 2006 page 494 of 698 REJ09B0146-0500

PD4MD0 0

7

5 4

3

1

PE4MD1	0	R/W	PE4 Mode
PE4MD0	0	R/W	00: Other function (See table 17.1)
			01: Port output
			10: Port input (Pull-up MOS: on)
			11: Port input (Pull-up MOS: off)
PE3MD1	0	R/W	PE3 Mode
PE3MD0	0	R/W	00: Other function (See table 17.1)
			01: Port output
			10: Port input (Pull-up MOS: on)
			11: Port input (Pull-up MOS: off)

13

12

11

10

9 8

7

PE6MD1

PE6MD0

PE5MD1

PE5MD0

0

0

0

0

01: Port output

PE6 Mode

PE5 Mode

01: Port output

01: Port output

R/W

R/W

R/W

R/W

10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

00: Other function (See table 17.1)

10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

00: Other function (See table 17.1)

10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

Rev. 5.00 May 29, 2006 pag

REJ09

2	PE1MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
1	PE0MD1	0	R/W	PE0 Mode
0	PE0MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)

Rev. 5.00 May 29, 2006 page 496 of 698 REJ09B0146-0500

10	PF5MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
9	PF4MD1	1/0	R/W	PF4 Mode
8	PF4MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)

0

1/0

1/0

0

PF6MD1

PF6MD0

PF5MD1

R

R/W

R/W

R/W

14

13

12

11

RENESAS

Rev. 5.00 May 29, 2006 pag REJ09

When  $\overline{\text{ASEMD0}} = 0$ , this bit is always re

When  $\overline{ASEMD0} = 1$ , this bit is always re

This bit is always read as 0 and must or

00: Other function (See table 17.1)

10: Port input (Pull-up MOS: on)11: Port input (Pull-up MOS: off)

must only be written with 0.

must only be written with 1.

Reserved

PF6 Mode

PF5 Mode

01: Port output

with 0.

PF2MD0	0	R/W	00: Other function (See table 17.1)
			01: Port output
			10: Port input (Pull-up MOS: on)
			11: Port input (Pull-up MOS: off)
PF1MD1	1/0	R/W	PF1 Mode 1
PF1MD0	0	R/W	00: Other function (See table 17.1)
			01: Reserved (Setting prohibited)
			10: Port input (Pull-up MOS: on)
			11: Port input (Pull-up MOS: off)
PF0MD1	1/0	R/W	PF0 Mode 1
PF0MD0	0	R/W	00: Other function (See table 17.1)
			01: Port output
			10: Port input (Pull-up MOS: on)
			11: Port input (Pull-up MOS: off)

3

0

7	PG3MD1	1/0	R/W	PG3 Mode
6	PG3MD0	0	R/W	00: Other function (See table
				01: Reserved (Setting prohit
				10: Port input (Pull-up MOS:
				11: Port input (Pull-up MOS:
5	PG2MD1	1/0	R/W	PG2 Mode
4	PG2MD0	0	R/W	00: Other function (See table
				01: Reserved (Setting prohib
				10: Port input (Pull-up MOS:
				11: Port input (Pull-up MOS:

All 0

1

0

1/0

0

PG5MD1

PG5MD0

PG4MD1

PG4MD0

R

R/W

R/W

R/W

R/W

14, 12

11

10

9

8

Rev. 5.00 May 29, 2006 pag

REJ09

These bits are always read as 1. The

These bits are always read as 0. The

00: Other function (See table 17.1)

01: Reserved (Setting prohibited)10: Port input (Pull-up MOS: on)11: Port input (Pull-up MOS: off)

00: Other function (See table 17.1)01: Reserved (Setting prohibited)

should always be 0.

should always be 0.

Reserved

PG5 Mode

PG4 Mode

01: Reserved (Setting prohibited)10: Port input (Pull-up MOS: on)

11: Port input (Pull-up MOS: off)

Note: The bit number are out of sequence.

### 17.1.8 Port H Control Register (PHCR)

Port H Control Register (PHCR) is a 16-bit read/write register that selects the pin funct the input pull-up MOS control.

Bit	Bit Name	Initial Value	R/W	Description
15, 14	_	All 0	R	Reserved
				These bits are always read as 0. The should always be 0.
13	PH6MD1	0	R/W	PH6 Mode
12	PH6MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
11	PH5MD1	0	R/W	PH5 Mode
10	PH5MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)

Rev. 5.00 May 29, 2006 page 500 of 698

REJ09B0146-0500



5	PH2MD1	0	R/W	PH2 Mode
4	PH2MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
3	PH1MD1	0	R/W	PH1 Mode
2	PH1MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
1	PH0MD1	0	R/W	PH0 Mode
0	PH0MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)

R/W

00: Other function (See table 17.1)

10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

01: Port output

PH3MD0

Rev. 5.00 May 29, 2006 pag

REJ09

	15 to 8	_	All 0	R	Reserved
					These bits are always read as 0. The v should always be 0.
٠	7	PJ3MD1	0	R/W	PJ3 Mode
	6	PJ3MD0	0	R/W	00: Other function (See table 17.1)
					01: Reserved (Setting prohibited)
					10: Port input
					11: Port input
	5	PJ2MD1	0	R/W	PJ2 Mode
	4	PJ2MD0	0	R/W	00: Other function (See table 17.1)
					01: Reserved (Setting prohibited)
					10: Port input
					11: Port input
•	3	PJ1MD1	0	R/W	PJ1 Mode
	2	PJ1MD0	0	R/W	00: Other function (See table 17.1)
					01: Reserved (Setting prohibited)
					10: Port input
					11: Port input
٠	1	PJ0MD1	0	R/W	PJ0 Mode
	0	PJ0MD0	0	R/W	00: Other function (See table 17.1)
					01: Reserved (Setting prohibited)

R/W

Description

Bit

Bit Name

Initial Value

Rev. 5.00 May 29, 2006 page 502 of 698 REJ09B0146-0500 RENESAS

10: Port input 11: Port input When the RE bit in SCSCR is set to 1, the SCPCR setting is ignored and the RxD fun selected. When the TE bit in SCSCR2 is set to 1, the SCPCR setting is ignored and the TxD2 for

selected. When the RE bit in SCSCR2 is set to 1, the SCPCR setting is ignored and the RxD2 f

selected.				
Bit	Bit Name	Initial Value	R/W	Description
15 to 12	_	All 0	R	Reserved
				These bits are always read as 0. The should always be 0.
11	SCP5MD1	1	R/W	SCP5 Mode
10	SCP5MD0	0	R/W	00: Other function (See table 17.1)
				01: Reserved (Setting prohibited)
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
9	SCP4MD1	1	R/W	SCP4 Mode

R/W

R/W

R/W

00: Other function (See table 17.1)

10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

00: Other function (See table 17.1)

10: Port input (Pull-up MOS: on)

Rev. 5.00 May 29, 2006 pag

REJ09

01: Port output

SCP3 Mode

01: Port output

11: Port input (Pull-up MOS: off)
Rev. 5.00 May 29, 2006

8

7

6

SCP4MD0

SCP3MD1

SCP3MD0

0

1

0

			11: General input (SCPT[2] input pin) Transmit data output 1 (TxD2)
			Note: There is no combination of simul of SCPT[2] because one bit (SCI accessed using two pins of TxD2
			When the port input is set (bit SCPnMI 1) and when the TE bit in SCSCR is set TxD1 pin is in the output state. When t cleared to 0, the TxD2 pin is in the high impedance state.
SCP1MD1	1	R/W	SCP1 Mode
SCP1MD0	0	R/W	00: Other function (See table 17.1)
			01: Port output
			10: Port input (Pull-up MOS: on)

11: Port input (Pull-up MOS: off)

REJ09B0146-0500

Rev. 5.00 May 29, 2006 page 504 of 698

3 2

11: General input (SCPT[0] input pin)
Transmit data output 0 (TxD0)

Note: There is no combination of sim

of SCPT[0] because one bit (SC accessed using two pins of TxE RxD0.

When the port input is set (bit SCPnN 1) and when the TE bit in SCSCR is s TxD0 pin is in the output state. When

cleared to 0, the TxD0 pin is in the high impedance state.

Rev. 5.00 May 29, 2006 pag

REJ09

Rev. 5.00 May 29, 2006 page 506 of 698 REJ09B0146-0500

Port A is an 8-bit I/O port with the pin configuration shown in figure 18.1. Each pin h pull-up MOS, which is controlled by Port A Control Register (PACR) in PFC.




Figure 18.1 Port A

#### **Register Description** 18.1.1

Port A has the following register. Refer to section 23, List of Registers, for more detail addresses and access sizes.

Port A data register (PADR)

Rev. 5.00 May 29, 2006 pag

REJ09



,	IAIDI	V	1 (/ V V	rak
6	PA6DT	0	R/W	_
5	PA5DT	0	R/W	
4	PA4DT	0	R/W	_
3	PA3DT	0	R/W	_
2	PA2DT	0	R/W	
1	PA1DT	0	R/W	_
0	PA0DT	0	R/W	_

# Table 18.1 Read/Write Operation of the Port A Data Register (PADR)

PAnMD1	PAnMD0	Pin State	Read	Write
0	0	Other function	PADR value	Value is written to PADR, but does pin state.
	1	Output	PADR value	Write value is output from pin.
1	0	Input (Pull-up MOS on)	Pin state	Value is written to PADR, but does pin state.

Pin state

Note: n = 0 to 7

1

Rev. 5.00 May 29, 2006 page 508 of 698

MOS off)

Input (Pull-up





pin state.

Value is written to PADR, but does




Figure 18.2 Port B

# 18.2.1 Register Description

Port B has the following register. Refer to section 23, List of Registers, for more detail addresses and access size.

• Port B data register (PBDR)

Rev. 5.00 May 29, 2006 pag REJ09

,	וטוטו	U	17/ 77	rac
6	PB6DT	0	R/W	
5	PB5DT	0	R/W	<u></u>
4	PB4DT	0	R/W	
3	PB3DT	0	R/W	
2	PB2DT	0	R/W	
1	PB1DT	0	R/W	
0	PB0DT	0	R/W	

### Read/Write Operation of the Port B Data Register (PBDR) **Table 18.2**

PBnMD1	PBnMD0	Pin State	Read	Write
0	0	Other function	PBDR value	Value is written to PBDR, but does pin state.
	1	Output	PBDR value	Write value is output from pin.
1	0	Input (Pull-up MOS on)	Pin state	Value is written to PBDR, but does pin state.

Pin state

RENESAS

REJ09B0146-0500

Note: n = 0 to 7

1

Rev. 5.00 May 29, 2006 page 510 of 698

Input (Pull-up MOS off)

pin state.

Value is written to PBDR, but does




Figure 18.3 Port C

## 18.3.1 Register Description

Port C has the following register. Refer to section 23, List of Registers, for more detail addresses and access sizes.

• Port C data register (PCDR)

Rev. 5.00 May 29, 2006 pag REJ09 sleep mode, and in a manual reset.

Bit	Bit Name	Initial Value	R/W	Description
7	PC7DT	0	R/W	Table 18.3 shows the function of
6	PC6DT	0	R/W	
5	PC5DT	0	R/W	
4	PC4DT	0	R/W	
3	PC3DT	0	R/W	
2	PC2DT	0	R/W	
1	PC1DT	0	R/W	
0	PC0DT	0	R/W	

Table 18.3 Read/Write Operation of the Port C Data Register (PCDR)

PCnMD1	PCnMD0	Pin State	Read	Write
0	0	Other function	PCDR value	Value is written to PCDR, but doe pin state.
	1	Output	PCDR value	Write value is output from pin.
1	0	Input (Pull-up MOS: on)	Pin state	Value is written to PCDR, but doe pin state.
	1	Input (Pull-up MOS: off)	Pin state	Value is written to PCDR, but doe pin state.

Note: n = 0 to 7

Rev. 5.00 May 29, 2006 page 512 of 698 REJ09B0146-0500






Figure 18.4 Port D

# 18.4.1 Register Description

Port D has the following register. Refer to section 23, List of Registers, for more detail addresses and access sizes.

Port D data register (PDDR)

Rev. 5.00 May 29, 2006 pag REJ09

Bit	Bit Name	initiai vaiue	R/W	Description
7	PD7DT	0	R/W	Table 18.4 shows the function of PDDR
6	PD6DT	0	R/W	
5	PD5DT	0	R/W	
4	PD4DT	0	R/W	_
3	PD3DT	0	R/W	_
2	PD2DT	0	R/W	_
1	PD1DT	0	R/W	_
0	PD0DT	0	R/W	

# Table 18.4 Read/Write Operation of the Port D Data Register (PDDR)

PDnMD1	PDnMD0	Pin State	Read	Write
0	0	Other function	PDDR value	Value is written to PDDR, but doe pin state.
	1	Output	PDDR value	Write value is output from pin.
1	0	Input (Pull-up MOS: on)	Pin state	Value is written to PDDR, but doe pin state.
	1	Input (Pull-up MOS: off)	Pin state	Value is written to PDDR, but doe pin state.
N.L. d	0.4.7			

Note: n = 0 to 7






Figure 18.5 Port E

### 18.5.1 Register Description

Port E has the following register. Refer to section 23, List of Registers, for more detail addresses and access sizes.

• Port E data register (PEDR)

Rev. 5.00 May 29, 2006 pag REJ09 its previous value in standby mode and sleep mode, and in a manual reset.

Bit	Bit Name	Initial Value	R/W	Description
7	PE7DT	0	R/W	Table 18.5 shows the function of PEDI
6	PE6DT	0	R/W	_
5	PE5DT	0	R/W	_
4	PE4DT	0	R/W	_
3	PE3DT	0	R/W	_
2	PE2DT	0	R/W	_
1	PE1DT	0	R/W	_
0	PE0DT	0	R/W	<del></del>

Table 18.5 Read/Write Operation of the Port E Data Register (PEDR)

PEnMD1	PEnMD0	Pin State	Read	Write
0	0	Other function	PEDR value	Value is written to PEDR, but does pin state.
	1	Output	PEDR value	Write value is output from pin.
1	0	Input (Pull-up MOS: on)	Pin state	Value is written to PEDR, but does pin state.
	1	Input (Pull-up MOS: off)	Pin state	Value is written to PEDR, but does pin state.

Note: n = 0 to 7

Rev. 5.00 May 29, 2006 page 516 of 698 REJ09B0146-0500




Figure 18.6 Port F

# 18.6.1 Register Description

Port F has the following register. Refer to section 23, List of Registers, for more detail addresses and access sizes.

• Port F data register (PFDR)

Rev. 5.00 May 29, 2006 pag REJ09

previous value in standby mode and sleep mode, and in a manual reset.

Bit	Bit Name	Initial Value	R/W	Description
7	_	0	R	Reserved
6	PF6DT	0	R/W	Table 18.6 shows the function of PFD
5	PF5DT	0	R/W	<del></del>
4	PF4DT	0	R/W	<del></del>
3	PF3DT	0	R/W	
2	PF2DT	0	R/W	
1	PF1DT	0	R/W	
0	PF0DT	0	R/W	<del></del>

Table 18.6 Read/Write Operation of the Port F Data Register (PFDR)

PFnMD1	PFnMD0	Pin State	Read	Write
0	0	Other functions	PFDR value	Can be written to PFDR but does the pin state.
	1	Output	PFDR value	A value to be written is output fro
1	0	Input (Pull-up MOS: on)	Pin state	Can be written to PFDR but does the pin state.
	1	Input (Pull-up MOS: off)	Pin state	Can be written to PFDR but does the pin state.

Note: n = 0 to 6

Rev. 5.00 May 29, 2006 page 518 of 698 REJ09B0146-0500






Figure 18.7 Port G

#### 18.7.1 **Register Description**

Port G has the following register. Refer to section 23, List of Registers, for more detail addresses and access sizes.

Port G data register (PGDR)

REJ0

Bit	Bit Name	Initial Value	R/W	Description
7	_	*	R	Reserved
6	_	*	R	
5	PG5DT	*	R	Table 18.7 shows the function of PGD
4	PG4DT	*	R	
3	PG3DT	*	R	
2	PG2DT	*	R	
1	PG1DT	*	R	
0	PG0DT	*	R	

Legend: \* Undefined

Table 18.7 Read/Write Operation of the Port G Data Register (PGDR)

PGnMD1	PGnMD0	Pin State	Read	Write
0	0	Other function	Low level	Ignored (no affect on pin state)
	1	Reserved	_	Ignored (no affect on pin state)
1	0	Input (Pull-up MOS: on)	Pin state	Ignored (no affect on pin state)
	1	Input (Pull-up MOS: off)	Pin state	Ignored (no affect on pin state)

Note: n = 0 to 5






Figure 18.8 Port H

# 18.8.1 Register Description

Port H has the following register. Refer to section 23, List of Registers, for more detail addresses and access sizes.

• Port H data register (PHDR)

sleep mode, and in a manual reset.

Note that the low level is read if bits 6 to 0 are read except in general-purpose input.

Bit	Bit Name	Initial Value	R/W	Description
7	_	*	R	Reserved
6	PH6DT	0	R/W	Table 18.8 shows the function of PHD
5	PH5DT	0	R/W	
4	PH4DT	0	R/W	
3	PH3DT	0	R/W	
2	PH2DT	0	R/W	
1	PH1DT	0	R/W	
0	PH0DT	0	R/W	<del></del>

Legend: \* Undefined

Table 18.8 Read/Write Operation of the Port H Data Register (PHDR)

PHnMD1	PHnMD0	Pin State	Read	Write
0	0	Other function	PHDR value	Value is written to PHDR, but doe pin state.
	1	Output	PHDR value	Write value is output from pin.
1	0	Input (Pull-up MOS: on)	Pin state	Value is written to PHDR, but doe pin state.
	1	Input (Pull-up MOS: off)	Pin state	Value is written to PHDR, but doe pin state.

Note: n = 0 to 6

Rev. 5.00 May 29, 2006 page 522 of 698 REJ09B0146-0500






Figure 18.9 Port J

# 18.9.1 Register Description

Port J has the following register. Refer to section 23, List of Registers, for more detail addresses and access sizes.

• Port J data register (PJDR)

Rev. 5.00 May 29, 2006 pag REJ09

'	<u> </u>	0	IX	Neserved
6	_	0	R	
5	_	0	R	
4	_	0	R	
3	PJ3DT	0	R	Table 18.9 shows the function of PJDI
2	PJ2DT	0	R	
1	PJ1DT	0	R	
0	PJ0DT	0	R	

# Table 18.9 Read/Write Operation of the Port J Data Register (PJDR)

PJnMD1	PJnMD0	Pin State	Read	Write
0	0	Other function	Low level	Ignored (no affect on pin state)
	1	Reserved (Setting prohibited)	_	Ignored (no affect on pin state)
1	0	Input	Pin state	Ignored (no affect on pin state)

Note: n = 0 to 3

1

Rev. 5.00 May 29, 2006 page 524 of 698

Input

Pin state

Ignored (no affect on pin state)




Figure 18.10 SC Port

# 18.10.1 Register Description

Port SC has the following register. Refer to section 23, List of Registers, for more deta addresses and access sizes.

SC Port data register (SCPDR)

Rev. 5.00 May 29, 2006 pag REJ09



port function (pull-up MOS on) is set as the initial pin function, and the corresponding are read from bits SCP5DT to SCP3DT and SCP1DT. SCPDR retains its previous value standby mode and sleep mode, and in a manual reset.

Note that the low level is read if bit 7 is read except in general-purpose input.

When reading the state of the RxD2 and RxD0 pins of the SCP2DT and SCP0DT bits i without clearing the TE or RE bit in SCSCR to 0, set the RE bit in SCSCR to 1. When is set to 1, the RxD pin is for input and the pin state can be read before the setting of SC

Bit	Bit Name	Initial Value	R/W	Description
7	_	*	R	Reserved
6	_	*	R	
5	SCP5DT	0	R	Table 18.10 shows the function of SCI
4	SCP4DT	0	R/W	
3	SCP3DT	0	R/W	
2	SCP2DT	0	R/W	
1	SCP1DT	0	R/W	
0	SCP0DT	0	R/W	

Legend: \* Undefined

Rev. 5.00 May 29, 2006 page 526 of 698 REJ09B0146-0500

MOS: off)		not affect pin
Note: n = 0 to 4		
• For SCP5DT		
SCPnMD1 SCPnMD0 Pin State	Read	Write

MO2: 011)

Input (Pull-up

0

1

#### 0 Ignored (no affect on pin s Other function Low level 1 Ignored (no affect on pin s Reserved (Setting prohibited) Ignored (no affect on pin s 0 Input (Pull-up Pin state MOS: on) 1 Input (Pull-up Ignored (no affect on pin s Pin state

Note: n = 5

MOS: off)

Pin state

not affect pin state.

Value is written to SCPDF state.

Rev. 5.00 May 29, 2006 pag

Rev. 5.00 May 29, 2006 page 528 of 698 REJ09B0146-0500

- 10-bit resolution
- 4 input channels
- High-speed conversion
  - Conversion time: minimum 15  $\mu$ s per channel (with P $\phi$  = 33-MHz peripheral c
- Three conversion modes
  - Single mode: A/D conversion of one channel
  - Multi mode: A/D conversion on one to four channels
    Scan mode: Continuous A/D conversion on one to four channels
- Four 16-bit data registers
  - A/D conversion results are transferred for storage into data registers correspon channels.
- Sample-and-hold function
- A/D conversion can be externally triggered
- A/D interrupt requested at the end of conversion
  - At the end of A/D conversion, an A/D end interrupt (ADI) can be requested.




Figure 19.1 A/D Converter Block Diagram

Rev. 5.00 May 29, 2006 page 530 of 698

REJ09B0146-0500

Analog ground pin	AVss	Input	Analog ground and referen
Analog input pin 0	AN0	Input	Group 0 analog inputs
Analog input pin 1	AN1	Input	_
Analog input pin 2	AN2	Input	_
Analog input pin 3	AN3	Input	_
A/D external trigger input	ADTRG	Input	External trigger input for sta

Input

Analog power supply

conversion

**AVcc** 

## 19.3 Register Description

pin

Analog power-supply pin

The A/D converter has the following registers. Refer to section 23, List of Registers, f

details of the addresses and access sizes.

- A/D data register A (ADDRA)
  - The upper and lower bytes of ADDRA may be represented by ADDRAH and AD respectively.
- A/D data register B(ADDRB)
   The upper and lower bytes of ADDRB may be represented by ADDRBH and ADI
- respectively.
- A/D data register C (ADDRC)

  The upper and lower bytes of ADDRC may be represented by ADDRCH and ADI
  - respectively.
- A/D data register D (ADDRD)
   The upper and lower bytes of ADDRD may be represented by ADDRDH and ADDRDH.
  - respectively.
- A/D control/status register (ADCSR)
- A/D control register (ADCR)



Rev. 5.00 May 29, 2006 pag REJ0 data, see section 19.4, Bus Master Interface, and section 19.9.3, Access Size and Read 19.2 indicates the pairings of analog input channels and A/D data registers.

Bit	Bit Name	Initial Value	R/W	Description
15 to 6	AD9 to AD0	All 0	R	Bit data (10 bits)
5 to 0	_	All 0	R	Reserved

These bits are always read as 0.

#### Table 19.2 Analog Input Channels and A/D Data Registers

#### **Analog Input Channel**

Group 0	A/D Data Register	
AN0	ADDRA	
AN1	ADDRB	
AN2	ADDRC	
AN3	ADDRD	
	_	· ·

Rev. 5.00 May 29, 2006 page 532 of 698 REJ09B0146-0500



<ol> <li>Cleared by reading ADF while AI writing 0 in ADF</li> </ol>
<ol><li>Cleared when DMAC is activated interrupt and ADDR is read</li></ol>
1: [Setting conditions]
1. Single mode: A/D conversion end
<ol><li>Multi mode: A/D conversion ends selected channels</li></ol>
3. Scan mode: A/D conversion ends

R/W

selected channels.

Enables or disables the interrupt (ADI at the end of A/D conversion. Set the

0: A/D end interrupt request (ADI) is d 1: A/D end interrupt request (ADI) is e

A/D Interrupt Enable

convertion is stopped.

ADIE

0

6

			3. So co ch so	nds in a can mod ontinues nannels,	cally cleard to 0 when could selected channels. de: A/D conversion starts and cycling among the sele until ADST is cleared to reset, or by a transition to	
MULTI	0	R/W	Multi M	ode		
			Selects single mode, multi mode or sca For further information on operation in modes, see section 19.6, Operation. T selected by the combination of this bit and bit 5 (SCN) of ADCR.			
			MULTI	SCN		
			0	0	: Single mode	
			0	1	: Single mode	
			1	0	: Multi mode	
			1	1	: Scan mode	

R/W

automatically cleared to 0 when co

2. Multi mode: A/D conversion stauts

Selects the A/D conversion time. Clear bit to 0 before switching the conversion 0: Conversion time = 536 states (maxin 1: Conversion time = 266 states (maxin

REJ09B0146-0500

Rev. 5.00 May 29, 2006 page 534 of 698

0

CKS

3



Clock Select

					011: AN3	AN0 to
					010: AN2	AN0 to

ΑN ΑN

Notes: 1. Only 0 can be written to clear the flag.

2. The CKS value should be set so that the A/D conversion time is 16  $\mu s$  (min

RENESAS

Rev. 5.00 May 29, 2006 pag

REJ0

				0011101010111
				00: When an external trigger is input, the conversion does not start
				01: The same as above
				10: The same as above
				<ol> <li>The A/D conversion starts at the falli an input signal from the external trige (ADTRG).</li> </ol>
5	SCN	0	R/W	Scan Mode
				Selects multi mode or scan mode when bit is set to 1. See the description of bit 4

				bit is set to 1. See the description of bit 4 A/D Control/Status Register (ADCSR).
4, 3	_	All 0	R/W	Reserved
				These bits are always read as 0. The wrishould always be 0.
2 to 0	_	All 1	R	Reserved
				These bits are always read as 1. The wrishould always be 0.

### 19.4 Bus Master Interface

bits of the 16-bit peripheral data bus. Therefore, although the upper byte can be accessed by the bus master, the lower byte is read through an 8-bit temporary register (TEMP).

ADDRA to ADDRD are 16-bit registers, but they are connected to the bus master by the

An A/D data register is read as follows. When the upper byte is read, the upper-byte vatransferred directly to the bus master and the lower-byte value is transferred into TEMI when the lower byte is read, the TEMP contents are transferred to the bus master.

When reading an A/D data register, always read the upper byte before the lower byte. I to read only the upper byte, but if only the lower byte is read, the read value is not guar

Rev. 5.00 May 29, 2006 page 536 of 698 REJ09B0146-0500




Figure 19.2 A/D Data Register Access Operation (Reading H'AA40)

Rev. 5.00 May 29, 2006 pag REJ09

15	8 7	0
ADDRAH	Invalid data	

Figure 19.3 Word Access Example

#### 19.5.2 Longword Access

When A/D data registers are read in longword, the upper byte of the A/D data register in bits 31 to 24, invalid data from bits 23 to 16, the lower byte of the A/D data register from to 8, and invalid data from bits 7 to 0.

Figure 19.4 shows an example of reading ADDRAH.




Figure 19.4 Longword Access Example

Rev. 5.00 May 29, 2006 page 538 of 698 REJ09B0146-0500

input. The ADST bit remains set to 1 during A/D conversion and is automatically clear when conversion ends.

When conversion ends the ADF bit is set to 1. If the ADIE bit is also set to 1, an ADI requested at this time. To clear the ADF flag to 0, first read ADCSR, then write 0 in A


When the mode or analog input channel must be switched during A/D conversion, to

incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. A the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST set at the same time as the mode or channel is changed.

Typical operations when channel 1 (AN1) is selected in single mode are described nex

Figure 19.5 shows a timing diagram for this example.

- 1. Single mode is selected (MULTI = 0), input channel AN1 is selected (CH2 = CH1
- the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (ADST
   When A/D conversion is completed, the result is transferred into ADDRB. At the
  - the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter become
- 3. Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.
- . \_ . . \_ .
- 4. The A/D interrupt processing routine starts.
- 5. The routine reads ADCSR, then writes 0 in the ADF flag.
- 6. The routine reads and processes the conversion result (ADDRB = 0).
- 7. Execution of the A/D interrupt processing routine ends. Then, when the ADST bit A/D conversion starts to execute 2 to 7 above.



# 19.6.2 Multi Mode (MULTI = 1, SCN = 0)

Multi mode should be selected when performing multi channel A/D conversions on one channels. When the ADST bit in ADCSR is set to 1 by software or external trigger inproconversion starts on the first channel in the group (AN0 when CH2 = 0). When two or channels are selected, after conversion of the first channel ends, conversion of the second

when the mode or analog input channel selection must be changed during A/D converse prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D converse making the necessary changes, set the ADST bit to 1. A/D conversion will start again f

(AN1) starts immediately. When A/D conversions end on the selected channels, the AI cleared to 0. The conversion results are transferred for storage into the A/D data register


first channel in the group. The ADST bit can be set at the same time as the mode or chaselection is changed.

REJ09B0146-0500 **₹ENES∆S** 

Rev. 5.00 May 29, 2006 page 540 of 698

- 3. Conversion proceeds in the same way through the third channel (AN2).
  - 4. When conversion of all selected channels (AN0 to AN2) is completed, the ADF fl and ADST bit is cleared to 0. If the ADIE bit is set to 1, an ADI interrupt is requestime.

When the ADST bit is cleared to 0, A/D conversion stops. After that, if the ADST bit A/D conversion starts again from the first channel (AN0).



Channels AN0 to AN2 Selected)

Rev. 5.00 May 29, 2006 pag REJ09



When the mode or analog input channel must be changed during analog conversion, to

incorrect operation, first clear the ADST bit to 0 to halt A/D conversion. After making necessary changes, set the ADST bit to 1. A/D conversion will start again from the first the group. The ADST bit can be set at the same time as the mode or channel selection is

Typical operations when three channels (AN0 to AN2) are selected in scan mode are denext. Figure 19.7 shows a timing diagram for this example.

- 1. Scan mode is selected (MULTI = 1, SCN = 1), channel group 0 is selected (CH2 = input channels AN0 to AN2 are selected (CH1 = 1, CH0 = 0), and A/D conversion (ADST = 1).
- When A/D conversion of the first channel (AN0) is completed, the result is transfer ADDRA. Next, conversion of the second channel (AN1) starts automatically.
- 3. Conversion proceeds in the same way through the third channel (AN2).
- 4. When conversion of all the selected channels (AN0 to AN2) is completed, the ADF to 1 and conversion of the first channel (AN0) starts again. If the ADIE bit is set to
- interrupt is requested at this time.5. Steps 2 to 4 are repeated as long as the ADST bit remains set to 1. When the ADST cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion stops.

Rev. 5.00 May 29, 2006 page 542 of 698 REJ09B0146-0500

starts again from the first channel (AN0).




Figure 19.7 Example of A/D Converter Operation (Scan Mode, Channels AN0 to AN2 Selected)

#### 19.6.4 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples input at a time  $t_D$  after the ADST bit in ADCSR is set to 1, then starts conversion. Figure shows the A/D conversion timing. Table 19.3 indicates the A/D conversion time.

As indicated in figure 19.8, the A/D conversion time includes  $t_{\rm D}$  and the input sampling length of  $t_{\rm D}$  varies depending on the timing of the write access to ADCSR. The total continuous time therefore varies within the ranges indicated in table 19.3.

In multi mode and scan mode, the values given in table 19.3 apply to the first convers second and subsequent conversions the conversion time is fixed at 512 states when CL 256 states when CKS = 1.




Figure 19.8 A/D Conversion Timing

**Table 19.3** A/D Conversion Time (Single Mode)

			CKS =		CKS =		
	Symbol	Min	Тур	Max	Min	Тур	
A/D conversion start delay	t <sub>D</sub>	17	_	28	10	_	
Input sampling time	t <sub>spl</sub>	_	129	_	_	65	
A/D conversion time	t <sub>conv</sub>	514	_	525	259	_	

Note: Values in the table are numbers of states (t<sub>cyc</sub>).

Rev. 5.00 May 29, 2006 page 544 of 698

REJ09B0146-0500






Figure 19.9 External Trigger Input Timing

#### 19.7 Interrupt Requests

The A/D converter generates an interrupt (ADI) at the end of A/D conversion. The AI request can be enabled or disabled by the ADIE bit in ADCSR.

### 19.8 Definitions of A/D Conversion Accuracy

The A/D converter compares an analog value input from an analog input channel to it reference value and converts it into 10-bit digital data. The absolute accuracy of this A conversion is the deviation between the input analog value and the output digital value the following errors:

- Offset error
- Full-scale error
- Quantization error
- Nonlinearity error

These four error quantities are explained below using figure 19.10. In the figure, the 1 A/D converter have been simplified to 3 bits.

Rev. 5.00 May 29, 2006 pag

29, 2006 paç REJ09



Note that it does not include offset, full-scale of quantization effor.




Figure 19.10 Definitions of A/D Conversion Accuracy

### 19.9 Usage Note

When using the A/D converter, note the points listed in section 19.9.1 below.

#### 19.9.1 Setting Analog Input Voltage

- Analog Input Voltage Range: During A/D conversion, the voltages input to the analog ins ANn should be in the range  $AV_{SS} \le ANn \le AV_{CC}$  (n = 0 to 3).
- AV<sub>CC</sub>, AV<sub>SS</sub>, Input Voltage: AV<sub>CC</sub> and AV<sub>SS</sub> should be related as follows: AV<sub>CC</sub> 0.2 V and AV<sub>SS</sub> = V<sub>SS</sub>.

Rev. 5.00 May 29, 2006 page 546 of 698 REJ09B0146-0500




Figure 19.11 Example of Analog Input Protection Circuit




Figure 19.12 Analog Input Pin Equivalent Circuit

**Table 19.4 Analog Input Pin Ratings** 

Item	Min	Max	
Analog input capacitance	_	20	
Allowable signal-source impedance	_	5	

Rev. 5.00 May 29, 2006 pag REJ0



Table 19.5 Relationship between Access Size and Read Data

Access		Bus Width	32 Bits (D31 to D0)		16 Bits (D15 to D0)		8 Bits	
Size	Command	Endian	Big	Little	Big	Little	Big	
Byte	MOV.L	#ADDRAH,R9						
access	MOV.B	@R9,R8	FFFFFFF	FFFFFFF	FFFF	FFFF	FF	
	MOV.L	#ADDRAL,R9						
	MOV.B	@R9,R8	C0C0C0C0	C0C0C0C0	C0C0	C0C0	C0	
Word	MOV.L	#ADDRAH,R9						
access	MOV.W	@R9,R8	FFxxFFxx	FFxxFFxx	FFxx	FFxx	FFxx	
	MOV.L	#ADDRAL,R9						
	MOV.W	@R9,R8	C0xxC0xx	C0xxC0xx	C0xx	C0xx	C0xx	
Longword	MOV.L	#ADDRAH,R9						
access	MOV.L	@R9,R8	FFxxC0xx	FFxxC0xx	FFxxC0xx	C0xxFFxx	FFxxC0x	
N								

Note: #ADDRAH .EQU H'A4000080 #ADDRAL .EQU H'A4000082

Values are shown in hexadecimal for the case where read data is output to an exdevice via R8.

Rev. 5.00 May 29, 2006 page 548 of 698 REJ09B0146-0500




Figure 20.1 D/A Converter Block Diagram

#### 20.1 Feature

D/A converter features are listed below.

- 8-bit resolution
- Two output channels
- Conversion time: maximum 10 µs (with 20-pF capacitive load)
- Output voltage: 0 V to AVcc

Rev. 5.00 May 29, 2006 pag REJ09



Analog output pin 0	DA0	Output	Analog output, channel 0
Analog output pin 1	DA1	Output	Analog output, channel 1

## 20.3 Register Description

The D/A converter has the following registers. Refer to section 23, List of Registers, for details of the addresses and access sizes.

- D/A data register 0 (DADR0)
- D/A data register 1 (DADR1)
- D/A control register (DACR)

### 20.3.1 D/A Data Registers 0 and 1 (DADR0 and DADR1)

The D/A data registers (DADR0 and DADR1) are 8-bit read/write registers that store the converted. When analog output is enabled, the D/A data register values are constant converted and output at the analog output pins.

The D/A data registers are initialized to H'00 by a reset.

#### 20.3.2 D/A Control Register (DACR)

DACR is an 8-bit read/write register that controls the operation of the D/A converter.

Rev. 5.00 May 29, 2006 page 550 of 698 REJ09B0146-0500

				Controlo Diri convololon and analog carpa
				0: DA0 analog output is disabled
				1: Channel-0 D/A conversion and DA0 ana are enabled
5	DAE	0	R/W	D/A Enable
				Controls D/A conversion, together with bits DAOE1. When the DAE bit is cleared to 0, conversion is controlled independently in c and 1. When this LSI enters standby mode conversion is enabled, the D/A output is he analog power-supply current is equivalent to D/A conversion. To reduce the analog pow current in standby mode, clear the DAOE0 bits and disable the D/A output.
				00x: D/A conversion is disabled in channel
				010: D/A conversion is enabled in channel D/A conversion is disabled in channel
				011: D/A conversion is enabled in channels

100: D/A conversion is disabled in channel

D/A conversion is enabled in channel 101: D/A conversion is enabled in channels

11x: D/A conversion is enabled in channels

These bits are always read as 1. The write

Rev. 5.00 May 29, 2006 pag

REJ09

When the DAE bit is set to 1, even if bits D DAOE1 in DACR and the ADST bit in ADC cleared to 0, the same current is drawn from power supply as during A/D and D/A conve Reserved

All 1

Legend: x: Don't care

4 to

0

R

RENESAS

always be 1.

An example of D/A conversion on channel 0 is given next. Timing is indicated in figur

- 1. Data to be converted is written in DADR0.
- 2. Bit DAOE0 is set to 1 in DACR. D/A conversion starts and DA0 becomes an output converted result is output after the conversion time. The output value is (DADR0 co × AVcc. Output of this conversion result continues until the value in DADR0 is mo the DAOE0 bit is cleared to 0.
- 3. If the DADR0 value is modified, conversion starts immediately, and the result is ou the conversion time.
- 4. When the DAOE0 bit is cleared to 0, DA0 becomes an input pin.




Figure 20.2 Example of D/A Converter Operation

Rev. 5.00 May 29, 2006 page 552 of 698 REJ09B0146-0500



connection.

When using an emulator, H-UDI functions should not be used. Refer to the emulator rethe method of connecting the emulator.

Figure 21.1 shows the block diagram of the H-UDI.




Figure 21.1 H-UDI Block Diagram

Rev. 5.00 May 29, 2006 pag REJ09

#### 21.2 **Input/Output Pin**

Table 21.1 lists the pin configuration of the H-UDI.

**Table 21.1 Pin Configuration** 

Name	Description
TCK	H-UDI serial data input/output clock pin. Data is serially supplied to the the data input pin (TDI), and output from the data output pin (TDO), in synchronization with this clock.
TMS	Mode select input pin. The state of the TAP control circuit is determined changing this signal in synchronization with TCK. The protocol conforms JTAG standard (IEEE Std. 1149.1).
TRST	H-UDI reset input pin. Input is accepted asynchronously with respect to when low, the H-UDI is reset. See section 21.4.2, Reset Configuration, information.
TDI	H-UDI serial data input pin. Data transfer to the H-UDI is executed by chain synchronization with TCK.
TDO	H-UDI serial data output pin. Data output from the H-UDI is executed by this signal in synchronization with TCK.
ASEMD0	ASE mode select pin. If a low level is input at the $\overline{\text{ASEMD0}}$ pin while the pin is asserted, ASE mode is entered; if a high level is input, normal operation of mode is entered. $\overline{\text{ASEMD0}}$ pin should be high level when an emulator of not used. In ASE mode, boundary scan and emulator functions can be used input level at the $\overline{\text{ASEMD0}}$ pin should be held for at least one cycle after negation.
ASEBRKAK	Dedicated emulator pin

Rev. 5.00 May 29, 2006 page 554 of 698 REJ09B0146-0500



#### 21.3.1 **Bypass Register (SDBPR)**

The bypass register is a 1-bit register that cannot be accessed by the CPU. When the S the bypass mode, the SDBPR is connected between H-UDI pins TDI and TDO.

#### **Instruction Register (SDIR)** 21.3.2

The instruction register (SDIR) is a 16-bit read-only register. The register is in bypass initial state. It is initialized by TRST or in the TAP test-logic-reset state, and can be w H-UDI irrespective of the CPU mode. Operation is not guaranteed when a reserved co set to this register.

Bit	Bit Name	Initial Value	R/W	Description
15	TI3	1	R	Test Instruction Bits
14	TI2	1	R	Cannot be written by the CPU.
13	TI1	1	R	0000: EXTEST
12	TIO	1	R	0100: SAMPLE/PRELOAD 0101: Reserved (Setting prohibited) 0110: H-UDI reset negate 0111: H-UDI reset assert 100X: Reserved (Setting prohibited) 101X: H-UDI interrupt 110X: Reserved (Setting prohibited) 1110: Reserved (Setting prohibited) 1111: Bypass mode (initial value) 0001: Recovery from sleep
11 to 0	_	All 1	R	Reserved
				These bits are always read as 1.

Legend: X: Don't care

Rev. 5.00 May 29, 2006 pag

REJ09

Table 21.2 This LSI's Pins and Boundary Scan Register Bits

I/O

Bit

Pin Name

Bit

275

274

273

D9

D8

D7

Pin Name

From	TDI		272	D6
297	D31/PTB[7]	IN	271	D5
296	D30/PTB[6]	IN	270	D4
295	D29/PTB[5]	IN	269	D3
294	D28/PTB[4]	IN	268	D2
293	D27/PTB[3]	IN	267	D1
292	D26/PTB[2]	IN	266	D0
291	D25/PTB[1]	IN	265	D31/PTB[7]
290	D24/PTB[0]	IN	264	D30/PTB[6]
289	D23/PTA[7]	IN	263	D29/PTB[5]
288	D22/PTA[6]	IN	262	D28/PTB[4]
287	D21/PTA[5]	IN	261	D27/PTB[3]
286	D20/PTA[4]	IN	260	D26/PTB[2]
285	D19/PTA[3]	IN	259	D25/PTB[1]
284	D18/PTA[2]	IN	258	D24/PTB[0]
283	D17/PTA[1]	IN	257	D23/PTA[7]
282	D16/PTA[0]	IN	256	D22/PTA[6]
281	D15	IN	255	D21/PTA[5]
280	D14	IN	254	D20/PTA[4]
279	D13	IN	253	D19/PTA[3]
278	D12	IN	252	D18/PTA[2]
277	D11	IN	251	D17/PTA[1]
276	D10	IN	250	D16/PTA[0]

IN

IN

IN

Rev. 5.00 May 29, 2006 page 556 of 698 REJ09B0146-0500

RENESAS

249

248

247

D15

D14

D13

231	D29/PTB[5]	Control	197	CS3/PTC[4]
230	D28/PTB[4]	Control	196	A0
229	D27/PTB[3]	Control	195	A1
228	D26/PTB[2]	Control	194	A2
227	D25/PTB[1]	Control	193	A3
226	D24/PTB[0]	Control	192	A4
225	D23/PTA[7]	Control	191	A5
224	D22/PTA[6]	Control	190	A6
223	D21/PTA[5]	Control	189	A7
222	D20/PTA[4]	Control	188	A8
221	D19/PTA[3]	Control	187	A9
220	D18/PTA[2]	Control	186	A10
219	D17/PTA[1]	Control	185	A11
218	D16/PTA[0]	Control	184	A12
217	D15	Control	183	A13
216	D14	Control	182	A14
215	D13	Control	181	A15
214	D12	Control	180	A16
213	D11	Control	179	A17
				Rev. 5.00 May 29, 2006 pag REJ09

OUT

OUT

OUT

OUT

OUT

OUT

Control

Control

205

204

203

202

201

200

199

198

D3

D2

D1

D0

BS/PTC[0]

CS2/PTC[3]

WE2/DQMUL/ICIORD/PTC[1]

WE3/DQMUU/ICIOWR/PTC[2]

\_ ..

239

238

237

236

235

234

233

232

D5

D4

D3

D2

D1

D0

D31/PTB[7]

D30/PTB[6]

163	CS0	OUT	133	RD
162	CS2/PTC[3]	OUT	132	WE0/DQMLL
161	CS3/PTC[4]	OUT	131	WE1/DQMLU/WE
160	A0	Control	130	WE2/DQMUL/ICIORD/PTC[1]
159	A1	Control	129	WE3/DQMUU/ICIOWR/PTC[2]
158	A2	Control	128	RD/WR
157	A3	Control	127	CS0
156	A4	Control	126	CS2/PTC[3]
155	A5	Control	125	CS3/PTC[4]
154	A6	Control	124	CS4/PTC[5]
153	A7	Control	123	CS5/CE1A/PTC[6]
152	A8	Control	122	CS6/CE1B/PTC[7]
151	A9	Control	121	CE2A/PTD[6]
150	A10	Control	120	CE2B/PTD[7]
149	A11	Control	119	RASL/PTD[0]

OUT

OUT

OUT

OUT

OUT

OUT

OUT

OUT

141

140

139

138

137

136

135

134

A19

A20

A21

A22

A23

A24

A25

BS/PTC[0]

171

170

169

168

167

166

165

164

A25

 $\overline{\mathsf{RD}}$ 

BS/PTC[0]

WE0/DQMLL

RD/WR

WE1/DQMLU/WE

WE2/DQMUL/ICIORD/PTC[1]

WE3/DQMUU/ICIOWR/PTC[2]

REJ09B0146-0500 **₹ENES∆S** 

Rev. 5.00 May 29, 2006 page 558 of 698

101	MD1	IN	71
100	CS4/PTC[5]	OUT	70
99	CS5/CE1A/PTC[6]	OUT	69
98	CS6/CE1B/PTC[7]	OUT	68
97	CE2A/PTD[6]	OUT	67
96	CE2B/PTD[7]	OUT	66
95	RASL/PTD[0]	OUT	65
94	RASU/PTD[1]	OUT	64
93	CASL/PTD[2]	OUT	63
92	CASU/PTD[3]	OUT	62
91	CKE/PTD[4]	OUT	61
90	IOIS16/PTD[5]	OUT	60
89	BACK	OUT	59
			·

. . \_

111

110

109

108

107

106

105

104

103

102

DACK0/PTE[0]

DACK1/PTE[1]

DRAK0/PTE[2]

DRAK1/PTE[3]

AUDATA[0]/PTF[0]

AUDATA[1]/PTF[1]

AUDATA[2]/PTF[2]

AUDATA[3]/PTF[3]

AUDSYNC/PTF[4]

ASEBRKAK/PTF[6]

IN

81

80

79

78

77

76

75

74

73

72

RENESAS

AUDATA[3]/PTF[3]

AUDSYNC/PTF[4]

ASEBRKAK/PTF[6]

CS4/PTC[5]

CS5/CE1A/PTC[6]

CS6/CE1B/PTC[7]

CE2A/PTD[6]

CE2B/PTD[7]

RASL/PTD[0]

RASU/PTD[1]

CASL/PTD[2]
CASU/PTD[3]
CKE/PTD[4]
IOIS16/PTD[5]

DACKO/PTE[0]

DACKT/PTE[1]

DRAKO/PTE[2]

DRAK1/PTTE[3]

AUDATA[0]/PTF[0]

AUDATA[1]/PTF[1]

AUDATA[2]/PTF[2]

AUDATA[3]/PTF[3]

Rev. 5.00 May 29, 2006 pag

REJ09

BACK

44	IRQ2/IRL2/PTH[2]	IN	14	STATUS1/PTE[5]
43	IRQ3/IRL3/PTH[3]	IN	13	TCLK/PTE[6]
42	IRQ4/PTH[4]	IN	12	IRQOUT/PTE[7]
41	NMI	IN	11	TxD0/SCPT[0]
40	AUDCK/PTG[4]	IN	10	SCK0/SCPT[1]
39	DREQ0/PTH[5]	IN	9	TxD2/SCPT[2]
38	DREQ1/PTH[6]	IN	8	SCK2/SCPT[3]
37	ADTRG/PTG[5]	IN	7	RTS2/SCPT[4]
36	MD0	IN	6	IRQ0/IRL0/PTH[0]
35	MD2	IN	5	IRQ1/IRL1/PTH[1]
34	MD3	IN	4	IRQ2/IRL2/PTH[2]
33	MD4	IN	3	IRQ3/IRL3/PTH[3]
32	MD5	IN	2	IRQ4/PTH[4]
31	STATUS0/PTE[4]	OUT	1	DREQ0/PTH[5]
30	STATUS1/PTE[5]	OUT	0	DREQ1/PTH[6]
29	TCLK/PTE[6]	OUT	to TD	00

~

51

50

49

48

47

46

45

Conto, Co. .[.]

SCK2/SCPT[3]

RTS2/SCPT[4]

RxD0/SCPT[0]

RxD2/SCPT[2]

CTS2/IRQ5/SCPT[5]

IRQ0/IRL0/PTH[0]

IRQ1/IRL1/PTH[1]

n toto in the original

IRQ1/IRL1/PTH[1]

IRQ2/IRL2/PTH[2]

IRQ3/IRL3/PTH[3]

IRQ4/PTH[4]

DREQ0/PTH[5]

DREQ1/PTH[6]

STATUS0/PTE[4]

21

20

19

18

17

16

15

IN

IN

IN

IN

IN

IN

IN

Rev. 5.00 May 29, 2006 page 560 of 698




Figure 21.2 TAP Controller State Transitions

Note: The transition condition is the TMS value on the rising edge of TCK. The TD sampled on the rising edge of TCK; shifting occurs on the falling edge of TCI value changes on the TCK falling edge. The TDO is at high impedance, excep DR (shift-SR) and shift-IR states. When  $\overline{\text{TRST}} = 0$ , there is a transition to test

asynchronously with TCK.

Rev. 5.00 May 29, 2006 pag REJ0



		Н	Normal operation
L I		L	Reset hold*2
		Н	During ASE user mode*3: Normal r
			During ASE break mode*3: RESET masked
	Н	L	H-UDI reset only
		Н	Normal operation
otes: 1. Perfo	rms normal opera	tion mode and AS	SE mode settings
ASEN	$\overline{MD0} = H$ , normal of	peration mode	

No

ASEMD0 = L, ASE mode

ASEMD0 pin should be high level when an emulator or H-UDI is not used. 2. During ASE mode, reset hold is enabled by setting RESETP and TRST pins for a constant cycle. In this state, the CPU does not start up, even if RESET

- high level. When TRST is set to high level, H-UDI operation is enabled, but t does not start up. The reset hold state is cancelled by the following: • Boot request from H-UDI (boot sequence)
- Another RESETP assert (power-on reset)
- 3. ASE mode can be divided by two modes: a mode to execute the firmware pr the emulator (ASE break mode) and a mode to execute the user program (A mode).

Rev. 5.00 May 29, 2006 page 562 of 698




Figure 21.3 H-UDI Reset

#### **H-UDI Interrupt** 21.4.4

The H-UDI interrupt function generates an interrupt by setting a command from the H SDIR. An H-UDI interrupt is a general exception/interrupt operation, resulting in a br address based on the VBR value plus offset, and return by the RTE instruction. This is request has a fixed priority level of 15.

H-UDI interrupts are not accepted in sleep mode or standby mode.

#### 21.4.5 **Bypass**

The JTAG-based bypass mode for the H-UDI pins can be selected by setting a comma H-UDI in the SDIR.

#### 21.4.6 **Using H-UDI to Recover from Sleep Mode**

It is possible to recover from sleep mode by setting a command (0001) from the H-UI

Rev. 5.00 May 29, 2006 pag

REJ09



SAMPLE/PRELOAD, and EXTEST).

**BYPASS:** The BYPASS instruction is an essential standard instruction that operates the register. This instruction shortens the shift path to speed up serial data transfer involving chips on the printed circuit board. While this instruction is executing, the test circuit has on the system circuits. The instruction code is 1111.

**SAMPLE/PRELOAD:** The SAMPLE/PRELOAD instruction inputs values from this internal circuitry to the boundary scan register, outputs values from the scan path, and I onto the scan path. When this instruction is executing, this LSI's input pin signals are triggered to the internal circuitry, and internal circuit values are directly output externally output pins. This LSI's system circuits are not affected by execution of this instruction. instruction code is 0100.

In a SAMPLE operation, a snapshot of a value to be transferred from an input pin to the circuitry, or a value to be transferred from the internal circuitry to an output pin, is lated boundary scan register and read from the scan path. Snapshot latching is performed in synchronization with the rise of TCK in the Capture-DR state. Snapshot latching does normal operation of this LSI.

In a PRELOAD operation, an initial value is set in the parallel output latch of the bound register from the scan path prior to the EXTEST instruction. Without a PRELOAD operation when the EXTEST instruction was executed an undefined value would be output from pin until completion of the initial scan sequence (transfer to the output latch) (with the instruction, the parallel output latch value is constantly output to the output pin).

**EXTEST:** This instruction is provided to test external circuitry when this LSI is mount printed circuit board. When this instruction is executed, output pins are used to output to (previously set by the SAMPLE/PRELOAD instruction) from the boundary scan regist printed circuit board, and input pins are used to latch test results into the boundary scar from the printed circuit board. If testing is carried out by using the EXTEST instruction the Nth test data is scanned-in when test data (N-1) is scanned out.

Rev. 5.00 May 29, 2006 page 564 of 698 REJ09B0146-0500

- 2. Boundary scan mode does not cover reset-related signals (RESETP, RESETM, CA
- 3. Boundary scan mode does not cover H-UDI-related signals (TCK, TDI, TDO, TM
- 4. When a boundary scan test is carried out, ensure that the CKIO clock operates con The CKIO frequency range is as follows:

Minimum: 1 MHz

Maximum: Maximum frequency for respective clock mode specified in the CPG s Set pins MD[2:0] to the clock mode to be used. After powering on, wait for the CKIO clock to stabilize before performing a bound test.

- 5. Fix the  $\overline{RESETP}$  pin low.
  - 6. Fix the CA pin high, and the  $\overline{ASEMD0}$  pin low.

using an emulator.

#### 21.6 **Usage Note**

- 1. An H-UDI command other than an H-UDI interrupt, once set, will not be modified
- another command is not re-issued from the H-UDI. An H-UDI interrupt command will be changed to a bypass command once set. 2. Because chip operations are suspended in standby mode, H-UDI commands are no
  - However, the TAP controller remains in operation at this time.
  - 3. The H-UDI is used for emulator connection. Therefore, H-UDI functions cannot b
  - 21.7

# **Advanced User Debugger (AUD)**

The AUD is a function exclusively for use by an emulator. Refer to the User's Manual relevant emulator for details of the AUD.

REJ09

Rev. 5.00 May 29, 2006 page 566 of 698 REJ09B0146-0500



- 2. Software standby mode
  - 3. Module standby function (TMU, RTC, SCI, UBC, DMAC, DAC, ADC, and SCIF supporting modules)
  - 4. Hardware standby mode

Table 22.1 shows the transition conditions for entering the modes from the program estate, as well as the CPU and supporting module states in each mode and the procedur canceling each mode.

Rev. 5.00 May 29, 2006 pag

REJ09

Hardware standby mode	Drive CA pin low	Halts	Halts	Held	Held	Halts*3	Held	Self- refresh	Po
Notes: 1	. The RTC still r (RTC)). TMU s section 12, Tin	still runs	s wher	outpu			•		
2	<ul> <li>Depends on the TMU external SCI external p</li> </ul>	pin: He	ld	porting	g modul	e.			
3	. The RTC still r	uns if t	he ST/	ART bi	t in RCF	R2 is set to 1.	. TMU c	loes not r	un.

Halts Halts Held

Runs

4. When the LSI enters sleep mode, the CPU halts.

Held

Runs

Halts\*1

Specified

module

halts

Held

Held

5. If the realtime clock (RTC) is set to module standby mode (bit 1 in standby c register (STBCR) set to 1) before any register in the RTC, SCI, or TMU is ac registers in the serial communication interface (SCI) or timer unit (TMU) may read properly. To avoid this problem, access (read or write) any register in the SCI, or TMU once or more before setting the RTC to module standby mode.

Held

Self-

refresh

Refresh

1.

2.

1.

2.

Software

standby

mode

Module

standby

function

**Execute SLEEP** 

instruction with

STBY bit set to 1 in STBCR

Set MSTP bit of

STBCR to 1\*5

Rev. 5.00 May 29, 2006 page 568 of 698 REJ09B0146-0500 RENESAS

High-level	High-level	Reset
High-level	Low-level	Sleep mod
Low-level	High-level	Standby m
Low-level	Low-level	Normal op

## 22.2 Register Description

These are two control registers for the power-down modes. Refer to section 23, List of for more details of the addresses and access sizes.

• Standby control register (STBCR)

**Bit Name** 

Bit

• Standby control register 2 (STBCR2)

## 22.2.1 Standby Control Register (STBCR)

**Initial Value** 

The standby control register (STBCR) is an 8-bit read/write register that sets the power mode.

R/W

Description

7	STBY	0	R/W	Software Standby
				Specifies transition to software standb
				<ol><li>Executing SLEEP instruction puts the sleep mode.</li></ol>
				<ol> <li>Executing SLEEP instruction puts the software standby mode.</li> </ol>
6, 5	_	All 0	R	Reserved
				These bits are always read as 0. The should always be 0.

RENESAS

Rev. 5.00 May 29, 2006 pag REJ09

			Siloulu always be 0.
MSTP2	0	R/W	Module Stop 2
			Specifies halting the clock supply to the TMU (an on-chip supporting module). WMSTP2 bit is set to 1, the supply of the TMU is halted.
			0: TMU runs.
 			1: Clock supply to TMU is halted.
MSTP1	0	R/W	Module Stop 1
			Specifies halting the clock supply to the clock RTC (an on-chip supporting modu the MSTP1 bit is set to 1, the supply of RTC is halted. When the clock halts, all registers become inaccessible, but the keeps running.
			0: RTC runs.
 			1: Clock supply to RTC is halted.
MSTP0	0	R/W	Module Stop 0
			Specifies halting the clock supply to the communication interface SCI (an on-chi supporting module). When the MSTPO 1, the supply of the clock to the SCI is h
			0: SCI operates.
			1: Clock supply to SCI is halted.

0

R

Reserved

should always be 0.

These bits are always read as 0. The w

3

2

0

Rev. 5.00 May 29, 2006 page 570 of 698

				changed in software standby mode. W is set to 1, the MD5 to MD0 pin values when returning from software standby means of a reset or interrupt.
				<ol><li>Pins MD5 to MD0 are not changed i standby mode</li></ol>
				<ol> <li>Pins MD5 to MD0 are changed in so standby mode</li> </ol>
5	MSTP8	0	R/W	Module Stop 8
				Specifies halting the clock supply to th controller UBC (an on-chip supporting When the MSTP8 bit is set to 1, the su clock to the UBC is halted.
				0: UBC runs
				1: Clock supply to UBC is halted
4	MSTP7	0	R/W	Module Stop 7
				Specifies halting of clock supply to the on-chip peripheral module). When the is set to 1, the supply of the clock to th halted.
				0: DMAC runs

R/W

Pin MD5 to MD0 Control

Specifies whether or not pins MD5 to I

1: Clock supply to DMAC halted

Rev. 5.00 May 29, 2006 pag

REJO

6

**MDCHG** 

0

			Specifies halting of clock supply to the A on-chip peripheral module). When the N is set to 1, the supply of the clock to the halted and all registers are initialized.
			0: ADC runs
			Clock supply to ADC halted and all re initialized
MSTP4	0	R/W	Module Stop 4
			Specifies halting the clock supply to the communication interface with FIFO (an peripheral module). When the MSTP1 be 1, the supply of the clock to the SCIF is
			0: SCIF runs
			1: Clock supply to SCIF halted
_	0	R	Reserved
			This bit is always read as 0. The write v

R/W

Module Stop 5

2

0

MSTP5

0

SLEEP instruction, the contents of its internal registers remain unchanged. The on-chi modules continue to run during sleep mode and the clock continues to be output to the In sleep mode, the STATUS1 pin is set high and the STATUS0 pin low.

## **Canceling Sleep Mode**

Sleep mode is canceled by an interrupt (NMI, IRQ, IRL, on-chip supporting module) Interrupts are accepted during sleep mode even when the BL bit in the SR register is 1 necessary, save SPC and SSR in the stack before executing the SLEEP instruction.

Canceling with an Interrupt: When an NMI, IRQ, IRL or on-chip supporting modul occurs, sleep mode is canceled and interrupt exception processing is executed. A code the interrupt source is set in the INTEVT and INTEVT2 registers.

Canceling with a Reset: Sleep mode is canceled by a power-on reset or a manual res



REJ09

states of registers in software standby mode.

### Table 22.3 Register States in Software Standby Mode

Module	Registers Initialized	Registers Retaining D
Interrupt controller (INTC)	_	All registers
On-chip clock pulse generator (CPG)	_	All registers
User Break controller (UBC)	_	All registers
Bus state controller (BSC)	_	All registers
Timer unit (TMU)	TSTR register	Registers other than TS
Realtime clock (RTC)	_	All registers
A/D converter (ADC)	All registers	_
D/A converter (DAC)	_	All registers

The procedure for moving to software standby mode is as follows:

WDT's timer counter (WTCNT) and the CKS2 to CKS0 bits of the WTCSR registe appropriate values to secure the specified oscillation settling time.

1. Clear the TME bit in the WDT's timer control register (WTCSR) to 0 to stop the W

- 2. After the STBY bit in the STBCR register is set to 1, a SLEEP instruction is execut 3. Software standby mode is entered and the clocks within the chip are halted. The ST
  - output goes low and the STATUS0 pin output goes high.

## **Canceling Software Standby Mode**

Standby mode is canceled by an interrupt (NMI, IRQ\*1, IRL\*1, or on-chip supporting n a reset.

Rev. 5.00 May 29, 2006 page 574 of 698

REJ09B0146-0500



power supply. Interrupts are accepted during software standby mode even when the B SR register is 1. If necessary, save SPC and SSR in the stack before executing the SLI instruction. Immediately after an interrupt is detected, the phase of the clock output of pin may be unstable, until the processor starts interrupt processing. (The canceling contents of the contents of the clock output of pin may be unstable, until the processor starts interrupt processing.

that the IRL3 to IRL0 level is higher than the mask level in the I3 to I0 bits in the SR Notes: 1. Software Standby mode can be canceled using IRL3 to IRL0 or IRQ4 to IR

- Software standby mode can be canceled with an RTC or TMU (only when the RTC clock) interrupt.
  - 3. Standby mode should be canceled by power-on resets. Operations at manu during interrupt input are not guaranted.




Figure 22.1 Canceling Software Standby Mode with STBCR.STBY

Canceling with a Reset: Standby mode can be canceled with a reset (power-on or matthe RESETP pin and RESETM pin low until the clock oscillation settles.

REJ09

- Once the STATEST pin goes low and the STATEST pin goes ingh, the input clock or the frequency is changed. 4. When the frequency is changed, an NMI, IRL, IRQ or on-chip supporting module (
  - internal timer) interrupt is input after the change. When the clock is stopped, the sai interrupts are input after the clock is applied.
  - 5. After the time set in the WDT has elapsed, the clock starts being applied internally chip, the STATUS1 and STATUS0 pins both go low, interrupts are handled, and or resumes.

#### 22.3.3 **Module Standby Function**

## **Transition to Module Standby Function**

supply of clocks to the corresponding on-chip supporting modules. This function can b reduce the power consumption in normal mode and sleep mode. The module standby fu holds the state prior to halt of the external pins of the on-chip supporting modules. TM pins hold their state prior to the halt. SCI external pins go to the reset state. With a few all registers hold their values.

Setting the standby control register MSTP8 to MSTP4, MSTP2 to MSTP0 bits to 1 half

If the realtime clock (RTC) is set to module standby mode (bit 1 in standby control reg (STBCR) set to 1) before any register in the RTC, SCI, or TMU is accessed, registers in communication interface (SCI) or timer unit (TMU) may not be read properly. To avoi problem, access (read or write) any register in the RTC, SCI, or TMU once or more bet

the RTC to module standby mode.

MSTP0	0	SCI runs.
	1	Supply of clock to SCI halted.
Notes: 1.	The regist	ers initialized are the same as in the software standby mode (tab
2.	The count	er runs.
Clearing th	he Module	e Standby Function
	•	Function can be cleared by clearing the MSTP8 to MSTP4, MSTI y a power-on reset or manual reset.

Supply of clock to SCIF halted.

ADC runs.

SCIF runs.

TMU runs.

RTC runs.

MSTP5

MSTP4

MSTP2

MSTP1

0

0

0

1

0

1



Supply of clock to ADC halted, and all registers initialized.

Supply of clock to TMU halted. Registers initialized.\*1

Supply of clock to RTC halted. Register access prohibited.\*2

Rev. 5.00 May 29, 2006 pag

REJ0




Figure 22.2 Power-On Reset STATUS Output

#### Manual Reset:





Figure 22.3 Manual Reset STATUS Output

Rev. 5.00 May 29, 2006 page 578 of 698

REJ09B0146-0500





Software Standby to Power-On Reset:




Figure 22.5 Software Standby to Power-On Reset STATUS Output

Rev. 5.00 May 29, 2006 pag REJ09




Figure 22.6 Software Standby to Manual Reset STATUS Output

## **Timing for Canceling Sleep Mode**

Sleep to Interrupt:




Figure 22.7 Sleep to Interrupt STATUS Output

Rev. 5.00 May 29, 2006 page 580 of 698

REJ09B0146-0500






Figure 22.8 Sleep to Power-On Reset STATUS Output

### Sleep to Manual Reset:




Figure 22.9 Sleep to Manual Reset STATUS Output

Rev. 5.00 May 29, 2006 pag REJ0

- 1. Interrupts and manual resets are not accepted.
- 2. The TMU does not operate.

Operation when a low-level signal is input at the CA pin depends on the CPG state, as

- 1. In software standby mode
  - The clock remains stopped and the chip enters the hardware standby state. Acceptar interrupts and manual resets is disabled, TCLK output is fixed low, and the TMU h
- During WDT operation when software standby mode is canceled by an interrupt
   The chip enters hardware standby mode after standby mode is canceled and the CPI operation.

The chip enters hardware standby mode after sleep mode is canceled and the CPU r

3. In sleep mode

operation.

Hold the CA pin low in hardware standby mode.

In hardware standby mode, the LSI can supply power only to the RTC power-supply pi

## **Canceling Hardware Standby Mode**

Hardware standby mode can only be canceled by a power-on reset.


When the CA pin is driven high while the  $\overline{RESETP}$  pin is low, clock oscillation is start the  $\overline{RESETP}$  pin low until clock oscillation stabilizes. When the  $\overline{RESETP}$  pin is driven CPU begins power-on reset processing.

If an interrupt or manual reset is input, correct operation cannot be guaranteed.

Rev. 5.00 May 29, 2006 page 582 of 698

REJ09B0146-0500





Clock oscillation starts when the CA pin is driven high after the RESELP pin is driven

Figure 22.10 Hardware Standby Mode (When CA Goes Low in Normal Operation)

Rev. 5.00 May 29, 2006 pag REJ0






Figure 22.11 Hardware Standby Mode Timing (When CA Goes Low during WDT Operation on Standby Mode Cancellat

Rev. 5.00 May 29, 2006 page 584 of 698

REJ09B0146-0500



BASRA		L	H'FFFFFE4	8	8
BASRB		L	H'FFFFFE8	8	8
CCR		L	H'FFFFFEC	32	32
CCR2		I	H'A40000B0	32	32
TRA		L	H'FFFFFD0	32	32
EXPEVT		L	H'FFFFFD4	32	32
INTEVT		L	H'FFFFFD8	32	32
BARA	UBC	L	H'FFFFFB0	32	32
BAMRA		L	H'FFFFFB4	32	32
BBRA		L	H'FFFFFB8	16	16
BARB		L	H'FFFFFA0	32	32
BAMRB		L	H'FFFFFA4	32	32
BBRB		L	H'FFFFFA8	16	16
BDRB		L	H'FFFFFF90	32	32
BDMRB		L	H'FFFFFF94	32	32
BRCR		L	H'FFFFF98	32	32
BETR		L	H'FFFFFF9C	16	16
BRSR		L	H'FFFFFAC	32	32
BRDR		L	H'FFFFFBC	32	32
FRQCR	CPG	I	H'FFFFFF80	16	16
STBCR		Ī	H'FFFFFF82	8	8
STBCR2		Ī	H'FFFFFF88	8	8
		<del></del>	H'FFFFFF84	8	8, 16
WTCNT					

L

L

L

H'FFFFFF8

H'FFFFFFC

H'FFFFFE0

32

32

32

32

32

32

TTB

TEA

MMUCR

RMINCNT		P	H'FFFFFEC4	8
RHRCNT		Р	H'FFFFFEC6	8
RWKCNT		Р	H'FFFFFEC8	8
RDAYCNT		Р	H'FFFFFECA	8
RMONCNT		Р	H'FFFFFECC	8
RYRCNT		Р	H'FFFFFECE	8
RSECAR		Р	H'FFFFFED0	8
RMINAR		Р	H'FFFFFED2	8
RHRAR		Р	H'FFFFFED4	8
RWKAR		Р	H'FFFFFED6	8
RDAYAR		P	H'FFFFFED8	8
RMONAR		Р	H'FFFFFEDA	8
RCR1		Р	H'FFFFFEDC	8
RCR2		P	H'FFFFFEDE	8
ICR0	INTC	I	H'FFFFFEE0	16
IPRA		Ī	H'FFFFFEE2	16
IPRB		I	H'FFFFFEE4	16

ı

Ī

ı

ī

I

Р

Ρ

RTC

H'FFFFFF6E

H'FFFFFF70

H'FFFFFF72

H'FFFFFF74

H'FFFFEFFF

H'FFFFEC0

H'FFFFEC2

H'FFFFD000 to —

16

16

16

16

8

16

16

16

16

8

8

16

16

RTCSR

RTCNT

**RTCOR** 

RFCR

SDMR

R64CNT

RSECCNT

TCNT_2		P	H'FFFFFEB0	32
TCR_2		Р	H'FFFFFEB4	16
TCPR_2		Р	H'FFFFFEB8	32
SCSMR	SCI	Р	H'FFFFFE80	8
SCBRR		Р	H'FFFFFE82	8
SCSCR		Р	H'FFFFFE84	8
SCTDR		Р	H'FFFFFE86	8
SCSSR		Р	H'FFFFE88	8
SCRDR		Р	H'FFFFFE8A	8
SCSCMR		Р	H'FFFFFE8C	8
INTEVT2	INTC	I	H'04000000	32
IRR0		I	H'A4000004	16
IRR1		I	H'A4000006	16
IRR2		I	H'A4000008	16
ICR1		I	H'A4000010	16
IPRC		I	H'A4000016	16
IPRD		I	H'A4000018	16
IPRE		I	H'A400001A	16
SAR_0	DMAC	Р	H'A4000020	32
DAR_0		Р	H'A4000024	32
DMATCR_0		P	H'A4000028	32
CHCR_0		P	H'A400002C	32

Ρ

P

H'FFFFFEA4

H'FFFFFEA8

H'FFFFFEAC

16,32

16,32

16,32

8,16,32

TCNT\_1

TCR\_1

TCOR\_2

Rev. 5.00 May 29, 2006 pag REJ09

				02
DAR_3		P	H'A4000054	32
DMATCR_3		Р	H'A4000058	32
CHCR_3		P	H'A400005C	32
DMAOR		Р	H'A4000060	16
CMSTR	CMT	Р	H'A4000070	16
CMCSR		Р	H'A4000072	16
CMCNT		P	H'A4000074	16
CMCOR		P	H'A4000076	16
ADDRAH	A/D	Р	H'A4000080	8
ADDRAL		P	H'A4000082	8
ADDRBH		P	H'A4000084	8
ADDRBL		P	H'A4000086	8
ADDRCH		P	H'A4000088	8
ADDRCL		Р	H'A400008A	8
ADDRDH		Р	H'A400008C	8
ADDRDL		Р	H'A400008E	8
ADCSR		Р	H'A4000090	8
ADCR		Р	H'A4000092	8
DADR0	D/A	Р	H'A40000A0	8
DADR1		Р	H'A40000A2	8
DACR		Р	H'A40000A4	8

Ρ

P

Р

H'A4000048

H'A400004C

H'A4000050

32

32

32

16, 32

16, 32

16, 32

16, 32

8, 16

8, 16, 32

8, 16, 32

8, 16, 32

8, 16, 32 8,16,32 8, 16, 32\*4\* 8, 16\*<sup>4</sup> 8, 16,  $\overline{32^{*4}}$ 8, 16\*4 8, 16, 32\*4\* 8, 16\*4 8, 16, 32\*4\* 8, 16\*4 8, 16, 32\*4\* 8, 16 8, 16, 32\*4\* 8, 16<sup>\*4</sup> 8, 16, 32

8, 16, 32

DMATCR\_2

CHCR\_2

SAR\_3

Rev. 5.00 May 29, 2006 page 588 of 698

	PADR	_	Р	H'A4000120
	PBDR	_	Р	H'A4000122
	PCDR	_	Р	H'A4000124
	PDDR	_	Р	H'A4000126
•	PEDR	_	Р	H'A4000128
	PFDR	_	Р	H'A400012A
	PGDR	_	Р	H'A400012C
•	PHDR	_	Р	H'A400012E
	PJDR	_	Р	H'A4000130
•	SCPDR	_	Р	H'A4000136
•	SCSMR2	SCIF	Р	H'A4000150
	SCBRR2	_	Р	H'A4000152
•	SCSCR2	_	Р	H'A4000154
	SCFTDR2	_	Р	H'A4000156
	SCSSR2	_	Р	H'A4000158
•	SCFRDR2	_	Р	H'A400015A
•	SCFCR2	_	Р	H'A400015C
•	SCFDR2	=	Р	H'A400015E
	SDIR	UDI	I	H'A4000200

Ρ

Р

H'A400010C

H'A400010E

H'A4000110

H'A4000116

Rev. 5.00 May 29, 2006 pag REJ09

**PGCR** 

PHCR

PJCR

SCPCR

- connected 3. The access size shown is for control register access (read/write). An incorre
  - be obtained if a different size from that shown is used for access.
  - 4. With 16-bit access, it is not possible to read data in two registers simultaneous
  - 5. With 32-bit access, it is not possible to read data in the register at [accessed 2] simultaneously.

Rev. 5.00 May 29, 2006 page 590 of 698 REJ09B0146-0500

SCTDR						_		
SCSSR	TDRE	RDRF	ORER	FER/ERS	PER	TEND	MPB	MPBT
SCRDR								
SCSCMR	_	_	_	_	SDIR	SINV	_	SMIF
SCFRDR2								
SCFTDR2								
SCSMR2	_	CHR	PE	O/Ē	STOP	_	CKS1	CKS0
SCSCR2	TIE	RIE	TE	RE	_	-	CKE1	CKE0
SCSSR2	ER	TEND	TDFE	BRK	FER	PER	RDF	DR
SCBRR2								
SCFCR2	RTRG1	RTRG0	TTRG1	TTRG0	MCE	TFRST	RFRST	LOOP
SCFDR2								
TOCR	_	_	_	_	_		_	TCOE
TSTR	_	_	_	_	_	STR2	STR1	STR0
TCOR_0								
TCNT_0								
TCR_0	_	_	_	_	_		_	UNF
						1		

RENESAS

CKEG1

UNIE

CKEG0

TPSC2

TPSC1

Rev. 5.00 May 29, 2006 pag REJ09

TPSC0

TCR_1		_	_	_	_	_	_	UNF	
	_	_	UNIE	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	
TCOR_2									
TCNT_2									
TCR_2	_	_	_	_		-	ICPF	UNF	
	ICPE1	ICPE0	UNIE	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	
TCPR_2									
R64CNT	_	1 Hz	2 Hz	4 Hz	8 Hz	16 Hz	32 Hz	64 Hz	
RSECCNT	_		10 sec			1 :	sec		
RMINCNT	_		10 min			1 min			
RHRCNT	_		10 h	nours		1 h	nour		
RWKCNT	_	_	_	_	_		day of week		
RDAYCNT	_	_	10	days		1 day			
RMONCNT	_	_	_	10 months		1 m	onth		

Rev. 5.00 May 29, 2006 page 592 of 698 REJ09B0146-0500

RCR1	CF	_	_	CIE	AIE	_	_	AF
RCR2	PEF	PES2	PES1	PES0	RTCEN	ADJ	RESET	START
ICR0	NML	_	_	_	_	_	_	NMIE
	_	_	_	_	_	_	_	_
IPRA		TM	1U0			TM	IU1	
		TM	1U2			R	тс	
IPRB		W	DT			RI	EF	
		S	CI		_	_	_	_
BCR1	PULA	PULD	HIZMEM	HIZCNT	ENDIAN	A0BST1	A0BST0	A5BST1
	A5BST0	A6BST1	A6BST0	DRAMTP2	DRAMTP1	DRAMTP0	A5PCM	A6PCM
BCR2	_	_	A6SZ1	A6SZ0	A5SZ1	A5SZ0	A4SZ1	A4SZ0
	A3SZ1	A3SZ0	A2SZ1	A2SZ0	_	_	_	_
WCR1	WAITSEL	_	A6IW1	A6IW0	A5IW1	A5IW0	A4IW1	A4IW0
	A3IW1	A3IW0	A2IW1	A2IW0	_	_	A0IW1	A0IW0
WCR2	A6W2	A6W1	A6W0	A5W2	A5W1	A5W0	A4W2	A4W1
	A4W0	A3W1	A3W0	A2W1	A2W0	A0W2	A0W1	A0W0
MCR	TPC1	TPC0	RCD1	RCD0	TRWL1	TRWL0	TRAS1	TRAS0
	RASD	AMX3	AMX2	AMX1	AMX0	RFSH	RMODE	_
PCR	A6W3	A5W3	_	_	A5TED2	A6TED2	A5THE2	A6THE2
	A5TED1	A5TED0	A6TED1	A6TED0	A5THE1	A5THE0	A6THE1	A6THE0
RTCSR	_	_	_	_	_	_	_	_
	CMF	CMIE	CKS2	CKS1	CKS0	OVF	OVIE	LMTS
RTCNT	_	_	_	_	_	_	_	_

BDMB23   BDMB22   BDMB21   BDMB20   BDMB19   BDMB18   BDMB16   BDMB16   BDMB15   BDMB14   BDMB13   BDMB12   BDMB11   BDMB10   BDMB9   BDMB8   BDMB7   BDMB6   BDMB5   BDMB4   BDMB3   BDMB2   BDMB1   BDMB0   BDMB0	STBCR	STBY	_	_	STBYTL	_	MSTP2	MSTP1	MSTP0
WTCSR	STBCR2	_	MDCHG	MSTP8	MSTP7	MSTP6	MSTP5	MSTP4	_
BDRB         BDB31         BDB30         BDB29         BDB28         BDB27         BDB26         BDB25         BDB24           BDB23         BDB22         BDB21         BDB20         BDB19         BDB18         BDB17         BDB16           BDB15         BDB14         BDB13         BDB12         BDB11         BDB10         BDB9         BDB8           BDM7         BDB6         BDB5         BDB4         BDB3         BDB2         BDB1         BDB0           BDM81         BDMB31         BDM830         BDM829         BDM828         BDMB27         BDM826         BDM825         BDM824           BDMB23         BDMB22         BDMB21         BDMB20         BDMB19         BDM818         BDM817         BDM816         BDM816         BDM818         BDM817         BDM816         BDM818         BDM819         BDM818         BDM819         BDM818         BDM819         BDM818         BDM816         BDM816         BDM816         BDM816         BDM816         BDM818         BDM819         BDM818         BDM819         BDM818         BDM819         BDM818         BDM816         BDM816         BDM816         BDM816         BDM816         BDM818         BDM819         BDM818         BDM819         BDM81	WTCNT								
BDB23   BDB22   BDB21   BDB20   BDB19   BDB18   BDB16   BDB15   BDB14   BDB13   BDB12   BDB11   BDB10   BDB9   BDB8   BDB7   BDB6   BDB5   BDB4   BDB3   BDB2   BDB1   BDB0   BDB8   BDBMB1   BDMB31   BDMB30   BDMB29   BDMB28   BDMB27   BDMB26   BDMB25   BDMB24   BDMB23   BDMB24   BDMB25   BDMB26   BDMB25   BDMB26   BDMB25   BDMB26   BDMB16   BDMB15   BDMB14   BDMB13   BDMB19   BDMB18   BDMB17   BDMB16   BDMB15   BDMB14   BDMB11   BDMB10   BDMB9   BDMB8   BDMB7   BDMB6   BDMB5   BDMB4   BDMB3   BDMB2   BDMB1   BDMB0   BDMB5   BDMB4   BDMB5   BD	WTCSR	TME	WT/IT	RSTS	WOVF	IOVF	CKS2	CKS1	CKS0
BDB15   BDB14   BDB13   BDB12   BDB11   BDB10   BDB9   BDB8     BDB7   BDB6   BDB5   BDB4   BDB3   BDB2   BDB1   BDB0     BDMRB   BDMB31   BDMB30   BDMB29   BDMB28   BDMB27   BDMB26   BDMB25   BDMB24     BDMB23   BDMB22   BDMB21   BDMB20   BDMB19   BDMB18   BDMB17   BDMB16     BDMB15   BDMB14   BDMB13   BDMB12   BDMB11   BDMB10   BDMB9   BDMB8     BDMB7   BDMB6   BDMB5   BDMB4   BDMB3   BDMB2   BDMB1   BDMB0     BRCR	BDRB	BDB31	BDB30	BDB29	BDB28	BDB27	BDB26	BDB25	BDB24
BDB7   BDB6   BDB5   BDB4   BDB3   BDB2   BDB1   BDB0		BDB23	BDB22	BDB21	BDB20	BDB19	BDB18	BDB17	BDB16
BDMRB         BDMB31         BDMB30         BDMB29         BDMB28         BDMB27         BDMB26         BDMB25         BDMB24           BDMB23         BDMB22         BDMB21         BDMB20         BDMB19         BDMB18         BDMB17         BDMB16           BDMB15         BDMB14         BDMB13         BDMB12         BDMB11         BDMB10         BDMB9         BDMB8           BDMB7         BDMB6         BDMB5         BDMB4         BDMB3         BDMB2         BDMB1         BDMB8           BRCR         —         —         —         —         —         —           BASMA         BASMA         BASMB         —         —         —         —           SCMFCA         SCMFCB         SCMFDA         SCMFDB         PCTE         PCBA         — <td></td> <td>BDB15</td> <td>BDB14</td> <td>BDB13</td> <td>BDB12</td> <td>BDB11</td> <td>BDB10</td> <td>BDB9</td> <td>BDB8</td>		BDB15	BDB14	BDB13	BDB12	BDB11	BDB10	BDB9	BDB8
BDMB23   BDMB22   BDMB21   BDMB20   BDMB19   BDMB18   BDMB16   BDMB16   BDMB15   BDMB14   BDMB13   BDMB12   BDMB11   BDMB10   BDMB9   BDMB8   BDMB7   BDMB6   BDMB5   BDMB4   BDMB3   BDMB2   BDMB1   BDMB0   BDMB0		BDB7	BDB6	BDB5	BDB4	BDB3	BDB2	BDB1	BDB0
BDMB15   BDMB14   BDMB13   BDMB12   BDMB11   BDMB10   BDMB9   BDMB8     BDMB7   BDMB6   BDMB5   BDMB4   BDMB3   BDMB2   BDMB1   BDMB0     BRCR	BDMRB	BDMB31	BDMB30	BDMB29	BDMB28	BDMB27	BDMB26	BDMB25	BDMB24
BDMB7   BDMB6   BDMB5   BDMB4   BDMB3   BDMB2   BDMB1   BDMB0		BDMB23	BDMB22	BDMB21	BDMB20	BDMB19	BDMB18	BDMB17	BDMB16
BRCR — — — — — — — — — — — — — — — — — —		BDMB15	BDMB14	BDMB13	BDMB12	BDMB11	BDMB10	BDMB9	BDMB8
—         —         BASMA         BASMB         —		BDMB7	BDMB6	BDMB5	BDMB4	BDMB3	BDMB2	BDMB1	BDMB0
SCMFCA         SCMFCB         SCMFDA         SCMFDB         PCTE         PCBA         —         —           DBEB         PCBB         —         —         SEQ         —         —         ETBE           BARB         BAB31         BAB30         BAB29         BAB28         BAB27         BAB26         BAB25         BAB24           BAB23         BAB22         BAB21         BAB20         BAB19         BAB18         BAB17         BAB16           BAB15         BAB14         BAB13         BAB12         BAB11         BAB10         BAB9         BAB8           BAB7         BAB6         BAB5         BAB4         BAB3         BAB2         BAB1         BAB0           BAMRB         BAMB31         BAMB30         BAMB29         BAMB28         BAMB27         BAMB26         BAMB25         BAMB24           BAMB23         BAMB22         BAMB21         BAMB20         BAMB19         BAMB18         BAMB17         BAMB16           BAMB15         BAMB14         BAMB13         BAMB12         BAMB11         BAMB10         BAMB9         BAMB8	BRCR	_	_	_	_	_	_	_	_
DBEB         PCBB         —         —         SEQ         —         —         ETBE           BARB         BAB31         BAB30         BAB29         BAB28         BAB27         BAB26         BAB25         BAB24           BAB23         BAB22         BAB21         BAB20         BAB19         BAB18         BAB17         BAB16           BAB15         BAB14         BAB13         BAB12         BAB11         BAB10         BAB9         BAB8           BAB7         BAB6         BAB5         BAB4         BAB3         BAB2         BAB1         BAB0           BAMRB         BAMB31         BAMB30         BAMB29         BAMB28         BAMB27         BAMB26         BAMB25         BAMB24           BAMB23         BAMB22         BAMB21         BAMB20         BAMB19         BAMB18         BAMB17         BAMB16           BAMB15         BAMB14         BAMB13         BAMB12         BAMB11         BAMB10         BAMB9         BAMB8		_	_	BASMA	BASMB	_	_	_	_
BARB         BAB31         BAB30         BAB29         BAB28         BAB27         BAB26         BAB25         BAB24           BAB23         BAB22         BAB21         BAB20         BAB19         BAB18         BAB17         BAB16           BAB15         BAB14         BAB13         BAB12         BAB11         BAB10         BAB9         BAB8           BAB7         BAB6         BAB5         BAB4         BAB3         BAB2         BAB1         BAB0           BAMRB         BAMB31         BAMB30         BAMB29         BAMB28         BAMB27         BAMB26         BAMB25         BAMB24           BAMB23         BAMB22         BAMB21         BAMB20         BAMB19         BAMB18         BAMB17         BAMB16           BAMB15         BAMB14         BAMB13         BAMB12         BAMB11         BAMB10         BAMB9         BAMB8		SCMFCA	SCMFCB	SCMFDA	SCMFDB	PCTE	PCBA	_	_
BAB23         BAB22         BAB21         BAB20         BAB19         BAB18         BAB17         BAB16           BAB15         BAB14         BAB13         BAB12         BAB11         BAB10         BAB9         BAB8           BAB7         BAB6         BAB5         BAB4         BAB3         BAB2         BAB1         BAB0           BAMRB         BAMB31         BAMB30         BAMB29         BAMB28         BAMB27         BAMB26         BAMB25         BAMB24           BAMB23         BAMB22         BAMB21         BAMB20         BAMB19         BAMB18         BAMB17         BAMB16           BAMB15         BAMB14         BAMB13         BAMB12         BAMB11         BAMB10         BAMB9         BAMB8		DBEB	PCBB	_	_	SEQ	_	_	ETBE
BAB15         BAB14         BAB13         BAB12         BAB11         BAB10         BAB9         BAB8           BAB7         BAB6         BAB5         BAB4         BAB3         BAB2         BAB1         BAB0           BAMRB         BAMB31         BAMB30         BAMB29         BAMB28         BAMB27         BAMB26         BAMB25         BAMB24           BAMB23         BAMB22         BAMB21         BAMB20         BAMB19         BAMB18         BAMB17         BAMB16           BAMB15         BAMB14         BAMB13         BAMB12         BAMB11         BAMB10         BAMB9         BAMB8	BARB	BAB31	BAB30	BAB29	BAB28	BAB27	BAB26	BAB25	BAB24
BAB7         BAB6         BAB5         BAB4         BAB3         BAB2         BAB1         BAB0           BAMRB         BAMB31         BAMB30         BAMB29         BAMB28         BAMB27         BAMB26         BAMB25         BAMB24           BAMB23         BAMB22         BAMB21         BAMB20         BAMB19         BAMB18         BAMB17         BAMB16           BAMB15         BAMB14         BAMB13         BAMB12         BAMB11         BAMB10         BAMB9         BAMB8		BAB23	BAB22	BAB21	BAB20	BAB19	BAB18	BAB17	BAB16
BAMRB         BAMB31         BAMB30         BAMB29         BAMB28         BAMB27         BAMB26         BAMB25         BAMB24           BAMB23         BAMB22         BAMB21         BAMB20         BAMB19         BAMB18         BAMB17         BAMB16           BAMB15         BAMB14         BAMB13         BAMB12         BAMB11         BAMB10         BAMB9         BAMB8		BAB15	BAB14	BAB13	BAB12	BAB11	BAB10	BAB9	BAB8
BAMB23         BAMB22         BAMB21         BAMB20         BAMB19         BAMB18         BAMB17         BAMB16           BAMB15         BAMB14         BAMB13         BAMB12         BAMB11         BAMB10         BAMB9         BAMB8		BAB7	BAB6	BAB5	BAB4	BAB3	BAB2	BAB1	BAB0
BAMB15 BAMB14 BAMB13 BAMB12 BAMB11 BAMB10 BAMB9 BAMB8	BAMRB	BAMB31	BAMB30	BAMB29	BAMB28	BAMB27	BAMB26	BAMB25	BAMB24
		BAMB23	BAMB22	BAMB21	BAMB20	BAMB19	BAMB18	BAMB17	BAMB16
BAMB7 BAMB6 BAMB5 BAMB4 BAMB3 BAMB2 BAMB1 BAMB0		BAMB15	BAMB14	BAMB13	BAMB12	BAMB11	BAMB10	BAMB9	BAMB8
		BAMB7	BAMB6	BAMB5	BAMB4	BAMB3	BAMB2	BAMB1	BAMB0

	BAMA23	BAMA22	BAMA21	BAMA20	BAMA19	BAMA18	BAMA17	BAMA16
	BAMA15	BAMA14	BAMA13	BAMA12	BAMA11	BAMA10	BAMA9	BAMA8
	BAMA7	BAMA6	BAMA5	BAMA4	BAMA3	BAMA2	BAMA1	BAMA0
BBRA	_	_	_	_	_	_	_	_
	CDA1	CDA0	IDA1	IDA0	RWA1	RWA0	SZA1	SZA0
BETR	_	_	_	_				
BRSR	SVF	PID2	PID1	PID0	BSA27	BSA26	BSA25	BSA24
	BSA23	BSA22	BSA21	BSA20	BSA19	BSA18	BSA17	BSA16
	BSA15	BSA14	BSA13	BSA12	BSA11	BSA10	BSA9	BSA8
	BSA7	BSA6	BSA5	BSA4	BSA3	BSA2	BSA1	BSA0
BRDR	DVF	_	_	_	BDA27	BDA26	BDA25	BDA24
	BDA23	BDA22	BDA21	BDA20	BDA19	BDA18	BDA17	BDA16
	BDA15	BDA14	BDA13	BDA12	BDA11	BDA10	BDA9	BDA8
	BDA7	BDA6	BDA5	BDA4	BDA3	BDA2	BDA1	BDA0
BASRA	BASA7	BASA6	BASA5	BASA4	BASA3	BASA2	BASA1	BASA0
BASRB	BASB7	BASB6	BASB5	BASB4	BASB3	BASB2	BASB1	BASB0
TRA	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	imm	
							_	_
EXPEVT		_			_	_	_	_
		_	_	_	_	_	_	_

	_	_	RC	RC	_	TF	IX	AT
CCR	_	_	_	_	_	_	_	_
	_	_	_	_	_	_	_	_
	_	_	_	_	_	ı	_	_
	_	_	_	_	CF	СВ	WT	CE
CCR2	_	_	_	_	_	ı	_	_
	_	_	_	_	_	1	_	_
	_	_	_	_	_	_	W3LOAD	W3LOCK
	_	_	_	_	_	_	W2LOAD	W2LOCK
PTEH	VPN							
							_	_
	ASID							
PTEL	PPN							
							_	V
	_	PR	PR	SZ	С	D	SH	_
TTB								
TEA								

Rev. 5.00 May 29, 2006 page 596 of 698 REJ09B0146-0500

ICR1	MAI	IRQLVL	BLMSK	_	IRQ51S	IRQ50S	IRQ41S	IRQ40S		
	IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01S	IRQ00S		
IPRC		IR	Q3			IRQ2				
	IRQ1				IRQ0					
IPRD	ı	I	I	ı	ı	I	_	1		
		IR	Q5			IR	Q4			
IPRE		DM	IAC		ı	I	_	1		
		SC	CIF			A	/D			
SAR_0										
DAR_0										
DMATCR_0							_	-		
CHCR_0	_	_	_	_		_	_	_		
	_	_	_	DI	RO	RL	AM	AL		
	DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0		
	_	DS	TM	TS1	TS0	IE	TE	DE		

DMATCR_1	_	_	_	_	_	_	_	_
CHCR_1	_	_	_	_	_	_	_	_
	_	_	_	DI	RO	RL	AM	AL
	DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
	_	DS	TM	TS1	TS0	IE	TE	DE
SAR_2								
DAR_2								
DMATCR_2	_	_	-	_	_	_	_	_
CHCR_2	_	_	_	_	_	_	_	_
	_	_	_	DI	RO	RL	AM	AL
	DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
	_	DS	TM	TS1	TS0	IE	TE	DE

Rev. 5.00 May 29, 2006 page 598 of 698 REJ09B0146-0500



DMATCR_3	_	_	_	_	_	_	_	_
CHCR_3	_	1	_	_	1	ı	_	_
	_	ı	_	DI	RO	RL	AM	AL
	DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
	_	DS	TM	TS1	TS0	IE	TE	DE
DMAOR	_	_	_	_	_	_	PR1	PR0
	_	_	_	_	_	AE	NMIF	DME
CMSTR	_	1	_	_	1	ı	_	_
	_	ı	_	_	ı	I	_	STR0
CMCSR	_	_	_	_	_	_	_	_
	CMF	_	_	_	_	_	CKS1	CKS0
CMCNT								
CMCOR								

ADDRDL	AD1	AD0	1	1	-	-	_	_
ADCSR	ADF	ADIE	ADST	MULTI	CKS	CH2	CH1	CH0
ADCR	TRGE	TRGE0	SCN	_	_	_	_	_
DADR0								
DADR1								
DACR	DAOE1	DAOE0	DAE	_	_	_	_	_
PACR	PA7MD1	PA7MD0	PA6MD1	PA6MD0	PA5MD1	PA5MD0	PA4MD1	PA4MD0
	PA3MD1	PA3MD0	PA2MD1	PA2MD0	PA1MD1	PA1MD0	PA0MD1	PA0MD0
PBCR	PB7MD1	PB7MD0	PB6MD1	PB6MD0	PB5MD1	PB5MD0	PB4MD1	PB4MD0
	PB3MD1	PB3MD0	PB2MD1	PB2MD0	PB1MD1	PB1MD0	PB0MD1	PB0MD0
PCDR	PC7MD1	PC7MD0	PC6MD1	PC6MD0	PC5MD1	PC5MD0	PC4MD1	PC4MD0
	PC3MD1	PC3MD0	PC2MD1	PC2MD0	PC1MD1	PC1MD0	PC0MD1	PC0MD0
PDCR	PD7MD1	PD7MD0	PD6MD1	PD6MD0	PD5MD1	PD5MD0	PD4MD1	PD4MD0
	PD3MD1	PD3MD0	PD2MD1	PD2D0	PD1MD1	PD1MD0	PD0MD1	PD0MD0
PECR	PE7MD1	PE7MD0	PE6MD1	PE6MD0	PE5MD1	PE5MD0	PE4MD1	PE4MD0
	PE3MD1	PE3MD0	PE2MD1	PE2MD0	PE1MD1	PE1MD0	PE0MD1	PE0MD0
PFCR	_	l	PF6MD1	PF6MD0	PF5MD1	PF5MD0	PF4MD1	PF4MD0
	PF3MD1	PF3MD0	PF2MD1	PF2MD0	PF1MD1	PF1MD0	PF0MD1	PF0MD0
PGCR	_	1	1	1	PG5MD1	PG5MD0	PG4MD1	PG4MD0
	PG3MD1	PG3MD0	PG2MD1	PG2MD0	PG1MD1	PG1MD0	PG0MD1	PG0MD0
PHCR	_	_	PH6MD1	PH6MD0	PH5MD1	PH5MD0	PH4MD1	PH4MD0
	PH3MD1	PH3MD0	PH2MD1	PH2MD0	PH1MD1	PH1MD0	PH0MD1	PH0MD0
PJCR	_	_	_	_	_	_	_	_
	PJ3MD1	PJ3MD0	PJ2MD1	PJ2MD0	PJ1MD1	PJ1MD0	PJ0MD1	PJ0MD0

PFDR	_	PF6DT	PF5DT	PF4DT	PF3DT	PF2DT	PF1DT	PF0DT
PGDR	_	_	PG5DT	PG4DT	PG3DT	PG2DT	PG1DT	PG0DT
PHDR	_	PH6DT	PH5DT	PH4DT	PH3DT	PH2DT	PH1DT	PH0DT
PJDR	_	_	_	_	PJ3DT	PJ2DT	PJ1DT	PJ0DT
SCPDR	_	_	SCP5DT	SCP4DT	SCP3DT	SCP2DT	SCP1DT	SCP0DT
SDIR	TI3	TI2	TI1	TI0	_	_	_	_
	_	_	_	_	_	_	_	_

MMUCR	Initialized*1	Initialized*1	Held	Held	Held	Held
BASRA	Undefined	Undefined	Held	Held	Held	Held
BASRB	Undefined	Undefined	Held	Held	Held	Held
CCR	Initialized	Initialized	Held	Held	Held	Held
CCR2	Initialized	Initialized	Held	Held	Held	Held
TRA	Undefined	Undefined	Held	Held	Held	Held
EXPEVT	Initialized	Initialized	Held	Held	Held	Held
INTEVT	Undefined	Undefined	Held	Held	Held	Held
BARA	Initialized	Initialized	Held	Held	Held	Held
BAMRA	Initialized	Initialized	Held	Held	Held	Held
BBRA	Initialized	Initialized	Held	Held	Held	Held
BARB	Initialized	Initialized	Held	Held	Held	Held
BAMRB	Initialized	Initialized	Held	Held	Held	Held
BBRB	Initialized	Initialized	Held	Held	Held	Held
BDRB	Initialized	Initialized	Held	Held	Held	Held
BDMRB	Initialized	Initialized	Held	Held	Held	Held
BRCR	Initialized	Initialized	Held	Held	Held	Held
BETR	Initialized	Initialized	Held	Held	Held	Held
BRSR	Initialized*1	Initialized*1	Held	Held	Held	Held
BRDR	Initialized*1	Initialized*1	Held	Held	Held	Held
FRQCR	Initialized*2	Held	Held	Held	Held	Held
-						

Held

Held

Held

Held

Rev. 5.00 May 29, 2006 page 602 of 698 REJ09B0146-0500

Held

Held

Held

Held

**STBCR** 

STBCR2

WTCNT

WTCSR

Initialized

Initialized

Initialized\*2

Initialized\*2



Held

•				
R64CNT	Held	Held	Held	Held
RSECCNT	Held	Held	Held	Held
RMINCNT	Held	Held	Held	Held
RHRCNT	Held	Held	Held	Held
RWKCNT	Held	Held	Held	Held
RDAYCNT	Held	Held	Held	Held
RMONCNT	Held	Held	Held	Held
RYRCNT	Held	Held	Held	Held
RSECAR	Held*3	Held*3	Held	Held
RMINAR	Held*3	Held*3	Held	Held
RHRAR	Held*3	Held*3	Held	Held
RWKAR	Held*3	Held*3	Held	Held
RDAYAR	Held*3	Held*3	Held	Held
RMONAR	Held*3	Held*3	Held	Held
RCR1	Initialized	Initialized	Held	Held
RCR2	Initialized	Initialized	Held	Held
ICR0	Initialized	Initialized	Held	Held
IPRA	Initialized	Initialized	Held	Held
IPRB	Initialized	Initialized	Held	Held
TOCR	Initialized	Initialized	Held	Held

Initialized

Initialized

Held

REJ09

**RTCSR** 

**RTCNT** 

**RTCOR** 

**RFCR** 

**TSTR** 

TCOR\_0

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized



Held

SCSMR	Initialized	Initialized	Initialized	Initialized	Initialized
SCBRR	Initialized	Initialized	Initialized	Initialized	Initialized
SCSCR	Initialized	Initialized	Initialized	Initialized	Initialized
SCTDR	Initialized	Initialized	Initialized	Initialized	Initialized
SCSSR	Initialized	Initialized	Initialized	Initialized	Initialized
SCRDR	Initialized	Initialized	Initialized	Initialized	Initialized
SCSCMR	Initialized	Initialized	Initialized	Initialized	Initialized
INTEVT2	Undefined	Undefined	Held	Held	Held
IRR0	Initialized	Initialized	Held	Held	Held
IRR1	Initialized	Initialized	Held	Held	Held
IRR2	Initialized	Initialized	Held	Held	Held
ICR1	Initialized	Initialized	Held	Held	Held
IPRC	Initialized	Initialized	Held	Held	Held
IPRD	Initialized	Initialized	Held	Held	Held
IPRE	Initialized	Initialized	Held	Held	Held
SAR_0	Undefined	Undefined	Held	Held	Held
DAR_0	Undefined	Undefined	Held	Held	Held
DMATCR_0	Undefined	Undefined	Held	Held	Held
CHCR_0	Initialized	Initialized	Held	Held	Held
SAR_1	Undefined	Undefined	Held	Held	Held
DAR_1	Undefined	Undefined	Held	Held	Held
DMATCR_1	Undefined	Undefined	Held	Held	Held

TCNT\_2

TCR\_2

TCPR\_2

CHCR\_1

Initialized

Initialized

Initialized

Undefined

Initialized

Initialized

Undefined

Held

Held Held



Initialized

Held



Held

Held

ADDRCL	Initialized	Initialized	Initialized	Initialized
ADDRDH	Initialized	Initialized	Initialized	Initialized
ADDRDL	Initialized	Initialized	Initialized	Initialized
ADCSR	Initialized	Initialized	Initialized	Initialized
ADCR	Initialized	Initialized	Initialized	Initialized
DADR0	Initialized	Initialized	Held	Held
DADR1	Initialized	Initialized	Held	Held
DACR	Initialized	Initialized	Held	Held
PACR	Initialized	Held	Held	Held
PBCR	Initialized	Held	Held	Held
PCCR	Initialized	Held	Held	Held
PDCR	Initialized	Held	Held	Held
PECR	Initialized	Held	Held	Held

Held

DMATCR\_3

CHCR\_3

**DMAOR** 

**CMSTR** 

CMCSR

**CMCNT** 

**CMCOR** 

**ADDRAH** 

**ADDRAL** 

**ADDRBH** 

**ADDRBL** 

**ADDRCH** 

**PFCR** 

Undefined

Initialized

Undefined

Initialized

Held

Held

Held

Held

Held

Held

Held

Initialized

Initialized

Initialized

Initialized

Initialized

Held

Held

Held

Held

Held

Held

Held

Held

Initialized

Initialized

Initialized

Initialized

Initialized

Held

Held

Held

Held

Held

Held

Held

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized Initialized

Initialized

Initialized

Initialized

Held

Held

Held

Held

Held

Held

Held Held

Held

Rev. 5.00 May 29, 2006 pag

Held

Held Held

Held

Held



PCDR	Initialized	Held	Held	Held	Held	Held
PDDR	Initialized	Held	Held	Held	Held	Held
PEDR	Initialized	Held	Held	Held	Held	Held
PFDR	Initialized	Held	Held	Held	Held	Held
PGDR	Initialized	Held	Held	Held	Held	Held
PHDR	Initialized	Held	Held	Held	Held	Held
PJDR	Initialized	Held	Held	Held	Held	Held
SCPDR	Initialized	Held	Held	Held	Held	Held
SCSMR2	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCBRR2	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCSCR2	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCFTDR2	Undefined	Undefined	Undefined	Undefined	Undefined	Held
SCSSR2	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCFRDR2	Undefined	Undefined	Undefined	Undefined	Undefined	Held
SCFCR2	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCFDR2	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SDIR*4	Held	Held	Held	Held	Held	Held

Held Held Held Held Held

- Notes: 1. Some bits are not initialized.

  - 2. These bits are not initialized at a power-on reset by the WDT.

4. Initialized on asserting state of TRST or on Test-Logic-Reset state of TAP.

Rev. 5.00 May 29, 2006 page 606 of 698

3. Some bits are initialized.

REJ09B0146-0500

	Vcc – RTC		
Input voltage (except port J)	Vin	-0.3 to VccQ + 0.3	V
Input voltage (port J)	Vin	-0.3 to AVcc + 0.3	V
Analog power-supply voltage	AVcc	-0.3 to 4.6	V
Analog input voltage	V <sub>AN</sub>	-0.3 to AVcc + 0.3	V
Operating temperature	Topr	-20 to +75	٥(
Storage temperature	Tstr	-55 to +125	٥(
Cautions:  • Operating the chip in excess	ss of the absolu	te maximum rating may result	in perma

**Symbol** 

Vcc - PLL1 Vcc - PLL2

VccQ

Vcc

Rating

-0.3 to +4.2

-0.3 to +2.5

U

- - Order of turning on or off 1.9 V power (Vcc, Vcc PLL1, Vcc PLL2, Vcc RT power (VccQ, AVcc):

Item

Power supply voltage (I/O)


Power supply voltage (internal)

- 1. The voltage of 1.9 V power should not be higher than that of 3.3 V power. The period when only 3.3 V power is turned on should be less than 1 ms. This should be as short as possible.
- 2. Until voltage is applied to all power supplies, a high level is input at the CA pi level is input at the RESETP pin, and CKIO clocks are equal to or below 4 clo circuits remain unsettled, and so pin states are also undefined. The system desi ensure that these undefined states do not cause erroneous system operation. When the states do not cause erroneous system operation. pin is at a low level, the low level of the  $\overline{RESETP}$  pin is not accepted.

RENESAS

Rev. 5.00 May 29, 2006 pag

REJ09



**Power-On Sequence** 

Rev. 5.00 May 29, 2006 page 608 of 698 REJ09B0146-0500

		Vcc-PLL2, Vcc-RTC					
Current	Normal	lcc*2	_	250	400	mA	Vcc = 1.9 \
dissipation	operation	IccQ*3	_	20	40	_	VccQ = 3.3
	In sleep	lcc*2	_	15	30	_	Bφ = 33 MH
	mode*1	IccQ*3	_	10	20	_	VccQ = 3.3
	In standby	lcc*2		40	125	μΑ	Ta = 25°C
	mode	IccQ*3		10	25	_	VccQ = 3.3
		Icc*2	_	35	110		Ta = 25°C
		IccQ*3		10	25	_	VccQ = 3.3
	RTC current	Icc-RTC*4	_	_	15		Vcc-RTC =
Input high voltage	RESETP, RESETM, NMI, IRQ5 to IRQ0, MD5 to MD0, ASEMDO, CA, TRST, ADTRG, EXTAL, CKIO	V <sub>IH</sub>	VccQ × 0.9	_	VccQ + 0.3	V	
	Port J	_	2.0	_	AVcc + 0.3	_	
	Other input pins	_	2.0	_	VccQ + 0.3	_	

VccQ

Vcc, Vcc-PLL1,

3.0

1.75

3.3

1.90

3.6

2.05

Power supply

voltage

	Other input pins	<del>-</del>	-0.3	_	VccQ × 0.2
Input leak current	All input pins	I lin I	_	_	1.0
Three-state leak current	I/O, all output pins (off condition)	I Isti I	_	_	1.0
Output high	All output pins	V <sub>OH</sub>	2.4	_	_
voltage			2.0	_	_
Output low voltage	All output pins	V <sub>OL</sub>	_	_	0.55
Pull-up resistance	Port pin	Ppull	30	60	120
Pin capacity	All pins	С	_	_	10
Analog power- supply voltage		AVcc	3.0	3.3	3.6

-0.3

AVcc × 0.2

μΑ

μΑ

 $\mathsf{k}\Omega$ 

рF

٧

Vin = 0.5 to Vcc

Vin = 0.5 to Vcc

VccQ = 3.0 V, IC

VccQ = 3.0 V, ICVccQ = 3.6 V, IC

EXTAL, CKIO Port J

Rev. 5.00 May 29, 2006 page 610 of 698

Vss – PLL and Vss – RTC to Vss.

converters are not used, do not leave the AVcc and AVss pins open. Connect A VccQ, and connect AVss to VssQ.

AVcc must be under condition of VccQ − 0.3 V ≤ AVcc ≤ VccQ + 0.3 V. If the A

Current dissipation values shown are the values at which all output pins are wit under conditions of  $V_{\parallel}$ min = VccQ - 0.5 V,  $V_{\parallel}$  max = 0.5 V.

- 1. No external bus cycles except refresh cycles.
- 2. Total current of Vcc, Vcc PLL1, and Vcc PLL2
- 3. Current of VccQ
- 4. Current of Vcc RTC

Item

5. Only in software standby mode

## **Table 24.3 Permitted Output Current Values**

Output low-level permissible current (per pin)	I <sub>OL</sub>	_	_	2.0
Output low-level permissible current (total)	$\sum$ I <sub>OL</sub>	_		120
Output high-level permissible current (per pin)	<b>–I</b> <sub>он</sub>	_	_	2.0
Output high-level permissible current (total)	$\sum$ (-I <sub>OH</sub> )	_	_	40

Conditions:  $VccQ = 3.3 \pm 0.3 \text{ V}$ ,  $Vcc = 1.9 \pm 0.15 \text{ V}$ ,  $AVcc = 3.3 \pm 0.3 \text{ V}$ , Ta = -20

Symbol

Min

Typ

Ma

Caution: To ensure LSI reliability, do not exceed the value for output current given in 7

Avcc =  $3.3 \pm 0.3$ V Ta = -20 to +75°C

**Table 24.4 Operating Frequency Range** 

Item		Symbol	Min	Тур	Max	Unit	Ren
Operating	CPU, cache, TLB	f	25	_	133.34	MHz	
frequency	External bus	<del>_</del>	25	_	66.67	_	
	Peripheral module	<del>_</del>	6.25	_	33.34		

## 24.3.1 Clock Timing

## **Table 24.5 Clock Timing**

. 2

Rev. 5.00 May 29, 2006 page 612 of 698

REJ09B0146-0500



CKIO clock output low pulse width	t <sub>ckol</sub>	3
CKIO clock output high pulse width	t <sub>скон</sub>	3
CKIO clock output rise time	t <sub>CKOR</sub>	_
CKIO clock output fall time	t <sub>CKOF</sub>	_
Power-on oscillation settling time	t <sub>osc1</sub>	10
RESETP setup time (at the power-on or at the release from standby mode)	t <sub>RESPS</sub>	20
RESETM setup time (at the release from standby mode)	t <sub>RESMS</sub>	0
RESETP assert time (at the power-on or at the release from standby mode)	t <sub>respw</sub>	20
RESETM assert time (at the release from standby mode)	t <sub>RESMW</sub>	20
Standby return oscillation settling time 1	t <sub>osc2</sub>	10
Standby return oscillation settling time 2	t <sub>osc3</sub>	10
Standby return oscillation settling time 3	t <sub>osc4</sub>	11
PLL synchronization settling time 1 (at the release from standby mode)	t <sub>PLL1</sub>	100
PLL synchronization settling time 2 (at the modification of multiplication rate)	t <sub>PLL2</sub>	100
IRQ/IRL interrupt determination time (RTC is used in the standby mode)	t <sub>IRLSTB</sub>	100

 $\mathbf{f}_{\mathsf{OP}}$ 

 $\mathbf{t}_{\mathrm{cyc}}$ 

25

15

66.67

40

5

5

 $\mathsf{MHz}$ 

ns ns ns

ns

ns ms ns

ns

tcyc

tcyc

ms ms ms

μs

μs

μs

CKIO clock output frequency

CKIO clock output cycle time

Figure 24.1 EXTAL Clock Input Timing




Figure 24.2 CKIO Clock Input Timing




Figure 24.3 CKIO Clock Output Timing

Rev. 5.00 May 29, 2006 page 614 of 698 REJ09B0146-0500

Note: Oscillation settling time in clock mode 2.

Oscillation settling time becomes t<sub>OSC1</sub> = t<sub>PLL1</sub> (min. 100 μs) except in clock mode 2.

Figure 24.4 Power-On Oscillation Settling Time




Figure 24.5 Oscillation Settling Time at Standby Return (Return by Re

Rev. 5.00 May 29, 2006 pag REJ09



Note: Oscillation settling time in the Clock-mode-2 and Oscillation-halt-mode

Figure 24.6 Oscillation Settling Time at Standby Return (Return by NM




Figure 24.7 Oscillation Settling Time at Standby Return (Return by IRQ or IRL)

Rev. 5.00 May 29, 2006 page 616 of 698 REJ09B0146-0500






Figure 24.8 PLL Synchronization Settling Time by Reset or NMI at the Returning from Standby Mode (Return by Reset or




Figure 24.9 PLL Synchronization Settling Time at the Returning from Standby Mode (Return by IRQ/IRL Interrupt

Rev. 5.00 May 29, 2006 pag REJ09






Figure 24.10 PLL Synchronization Settling Time when Frequency Multiplie **Rate Modified** 

Bus tri-state delay time 1		t <sub>BOFF1</sub>	0	15	ns	
Bus tri-state delay time 2		t <sub>BOFF2</sub>	0	15	ns	
Bus buffer-on time 1		t <sub>BON1</sub>	0	15	ns	
Bus buffer-	on time 2	t <sub>BON2</sub>	0	15	ns	
2. 3.	RESETP, NMI, and IRQ5 to IRQ0 are asynchronous. Changes are detected clock fall when the setup shown is used. When the setup cannot be used, to be delayed until the next clock falls. The upper limit of the external bus clock is 66 MHz. In the standby mode, when XTAL oscillation continues, $t_{RESPn} = t_{OSC1}$ (100 µs) oscillation stops, $t_{RESPW} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESPW} = t_{PLL1}$ (100 µs). In the standby mode, $t_{RESMW} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESPW} = t_{PLL1}$ (100 µs). In the standby mode, $t_{RESMW} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESETM} = t_{OSC2}$ (10 ms).					

12\*<sup>4</sup>

6

34

6

4

10

4

10

4

tcyc

ns

10

10

10

Rev. 5.00 May 29, 2006 pag

REJ09

RENESAS

 $\mathbf{t}_{\text{RESMW}}$ 

 $\mathbf{t}_{\text{RESMS}}$ 

 $t_{\scriptscriptstyle{\mathsf{RESMH}}}$ 

t<sub>BREQS</sub>

 $\boldsymbol{t}_{\text{BREQH}}$ 

 $\mathbf{t}_{\text{\tiny NMIS}}$ 

 $t_{_{\rm NMIH}}$ 

 $\mathbf{t}_{\text{IRQS}}$ 

 $\mathbf{t}_{_{\mathrm{IRQH}}}$ 

 $\boldsymbol{t}_{\text{IRQOD}}$ 

 $\boldsymbol{t}_{\text{BACKD}}$ 

 $t_{STD}$ 

RESETM pulse width

**RESETM** setup time

**RESETM** hold time

BREQ setup time

BREQ hold time

NMI setup time\*1

IRQ5 to IRQ0 setup time\*1

STATUS1, STATUS0 delay time

IRQ5 to IRQ0 hold time

**IRQOUT** delay time

**BACK** delay time

NMI hold time




Figure 24.12 Interrupt Signal Input Timing




Figure 24.13 **TROUT** Timing

Rev. 5.00 May 29, 2006 page 620 of 698 REJ09B0146-0500




Figure 24.14 Bus Release Timing




Figure 24.15 Pin Drive Timing at Standby

REJ0

CS delay time 2	t <sub>CSD2</sub>	_	10	ns	24.16 to 24.21
CS delay time 3	t <sub>CSD3</sub>	1.5	10	ns	24.24 to 24.39
Read/write delay time	t <sub>RWD</sub>	1.5	10	ns	24.16 to 24.46
Read/write hold time	t <sub>RWH</sub>	0	_	ns	24.16 to 24.21
Read strobe delay time	t <sub>RSD</sub>		10	ns	24.16 to 24.21 24.40 to 24
Read data setup time 1	t <sub>RDS1</sub>	6	_	ns	24.16 to 24.21, 24.40 to 2
Read data setup time 2	t <sub>RDS2</sub>	5	_	ns	24.22 to 24.25, 24.30 to 2
Read data hold time 1	t <sub>RDH1</sub>	0	_	ns	24.16 to 24.21, 24.40 to 2
Read data hold time 2	t <sub>RDH2</sub>	2	_	ns	24.22 to 24.25, 24.30 to 2
Write enable delay time	t <sub>wed</sub>	_	10	ns	24.16 to 22.18, 24.40 to 2
Write data delay time 1	t <sub>wdd1</sub>	_	12	ns	24.16 to 24.18, 24.40 to 2
					24.44 to 24.46
Write data delay time 2	$\mathbf{t}_{_{\mathrm{WDD2}}}$	1.5	12	ns	24.20 to 24.29
Write data hold time 1	t <sub>wDH1</sub>	1.5	_	ns	24.16 to 24.18, 24.40 to 2
					24.44 to 24.46
Write data hold time 2	$\mathbf{t}_{_{\mathrm{WDH2}}}$	1.5	_	ns	24.26 to 24.29
Write data hold time 3	t <sub>wDH3</sub>	2	_	ns	24.16 to 24.18
Write data hold time 4	t <sub>wDH4</sub>	2	_	ns	24.40 to 24.41, 24.44 to 2
WAIT setup time	t <sub>wrs</sub>	5	_	ns	24.17 to 24.21, 24.41, 24.
					24.46
WAIT hold time	t <sub>wth</sub>	0	_	ns	24.17 to 24.21, 24.41, 24.
					24.46
RAS delay time	t <sub>RASD</sub>	1.5	10	ns	24.22 to 24.39
CAS delay time	t <sub>CASD</sub>	1.5	10	ns	24.22 to 24.39

 $\boldsymbol{t}_{_{\!BSD}}$ 

 $\boldsymbol{t}_{\text{CSD1}}$ 

10

10

ns

ns

24.16 to 24.36, 24.40 to 2

24.16 to 24.21, 24.40 to 2

BS delay time

CS delay time 1

DQM delay time

REJ09B0146-0500

Rev. 5.00 May 29, 2006 page 622 of 698

 $\mathbf{t}_{_{\mathrm{DQMD}}}$ 

ns

24.22 to 24.36

RENESAS

10

1.5




Figure 24.16 Basic Bus Cycle (No Wait)

Rev. 5.00 May 29, 2006 page 624 of 698 REJ09B0146-0500




Figure 24.17 Basic Bus Cycle (One Wait)

Rev. 5.00 May 29, 2006 pag REJ0




Figure 24.18 Basic Bus Cycle (External Wait)

Rev. 5.00 May 29, 2006 page 626 of 698

REJ09B0146-0500






Figure 24.19 Burst ROM Bus Cycle (No Wait)

Rev. 5.00 May 29, 2006 pag REJ0





Figure 24.20 Burst ROM Bus Cycle (Two Waits)

Rev. 5.00 May 29, 2006 page 628 of 698

REJ09B0146-0500



tRDH1: Stipulated from the faster negate timing of  $\overline{\text{CSn}}$  or  $\overline{\text{RD}}$ 

tAH: Stipulated from the slower negate timing of CSn, RD, or WEn

Figure 24.21 Burst ROM Bus Cycle (External Wait)

Rev. 5.00 May 29, 2006 pag REJ09






Figure 24.22 Synchronous DRAM Read Bus Cycle (RCD = 0, CAS Latency = 1,

Rev. 5.00 May 29, 2006 page 630 of 698

REJ09B0146-0500




Figure 24.23 Synchronous DRAM Read Bus Cycle (RCD = 2, CAS Latency = 2

Rev. 5.00 May 29, 2006 pag REJ0




Figure 24.24 Synchronous DRAM Read Bus Cycle

(Burst Read (Single Read  $\times$  4), RCD = 0, CAS Latency = 1, TPC = 1)

Rev. 5.00 May 29, 2006 page 632 of 698

REJ09B0146-0500




Figure 24.25 Synchronous DRAM Read Bus Cycle (Burst Read (Single Read  $\times$  4), RCD = 1, CAS Latency = 3, TPC = 0)

Rev. 5.00 May 29, 2006 pag

REJ0




Figure 24.26 Synchronous DRAM Write Bus Cycle (RCD = 0, TPC = 0, TRV

Rev. 5.00 May 29, 2006 page 634 of 698

REJ09B0146-0500




Figure 24.27 Synchronous DRAM Write Bus Cycle (RCD = 2, TPC = 1, TR

Rev. 5.00 May 29, 2006 pag

REJ0






Figure 24.28 Synchronous DRAM Write Bus Cycle (Burst Mode (Single Write  $\times$  4), RCD = 0, TPC = 1, TRWL = 0)

Rev. 5.00 May 29, 2006 page 636 of 698

REJ09B0146-0500




Figure 24.29 Synchronous DRAM Write Bus Cycle (Burst Mode (Single Write  $\times$  4), RCD = 1, TPC = 0, TRWL = 0)

Rev. 5.00 May 29, 2006 pag REJ0




Figure 24.30 Synchronous DRAM Burst Read Bus Cycle (RAS Down, Same Row Address, CAS Latency = 1)

Rev. 5.00 May 29, 2006 page 638 of 698

REJ09B0146-0500






Figure 24.31 Synchronous DRAM Burst Read Bus Cycle (RAS Down, Same Row Address, CAS Latency = 2)

Rev. 5.00 May 29, 2006 pag REJ09




Figure 24.32 Synchronous DRAM Burst Read Bus Cycle (RAS Down, Different Row Address, TPC = 0, RCD = 0, CAS Latency =

Rev. 5.00 May 29, 2006 page 640 of 698

REJ09B0146-0500




Figure 24.33 Synchronous DRAM Burst Read Bus Cycle (RAS Down, Different Row Address, TPC = 1, RCD = 0, CAS Latency =

Rev. 5.00 May 29, 2006 pag

RENESAS

006 paç REJ0!




Figure 24.34 Synchronous DRAM Burst Write Bus Cycle (RAS Down, Same Row Address)

Rev. 5.00 May 29, 2006 page 642 of 698 REJ09B0146-0500




Figure 24.35 Synchronous DRAM Burst Write Bus Cycle (RAS Down, Different Row Address, TPC = 0, RCD = 0)

Rev. 5.00 May 29, 2006 pag




Figure 24.36 Synchronous DRAM Burst Write Bus Cycle (RAS Down, Different Row Address, TPC = 1, RCD = 1)

Rev. 5.00 May 29, 2006 page 644 of 698 REJ09B0146-0500






Figure 24.37 Synchronous DRAM Auto-Refresh Timing (TRAS = 1, TPC




Figure 24.38 Synchronous DRAM Self-Refresh Cycle (TPC = 0)

Rev. 5.00 May 29, 2006 pag REJ0




Figure 24.39 Synchronous DRAM Mode Register Write Cycle

Rev. 5.00 May 29, 2006 page 646 of 698

REJ09B0146-0500






Figure 24.40 PCMCIA Memory Bus Cycle (TED = 0, TEH = 0, No Wa

Rev. 5.00 May 29, 2006 pag

REJO





Figure 24.41 PCMCIA Memory Bus Cycle (TED = 2, TEH = 1, One Wait, External Wait)

Rev. 5.00 May 29, 2006 page 648 of 698

REJ09B0146-0500



Note: Even though burst mode is set, write cycle operation is the same as in normal mode.

Figure 24.42 PCMCIA Memory Bus Cycle (Burst Read, TED = 0, TEH = 0, No Wait)

Rev. 5.00 May 29, 2006 pag REJ09




Figure 24.43 PCMCIA Memory Bus Cycle (Burst Read, TED = 1, TEH = 1, Two Waits, Burst Pitch = 3)

Rev. 5.00 May 29, 2006 page 650 of 698 REJ09B0146-0500




Figure 24.44 PCMCIA I/O Bus Cycle (TED = 0, TEH = 0, No Wait)

REJ0




Figure 24.45 PCMCIA I/O Bus Cycle (TED = 2, TEH = 1, One Wait, External Wait)

Rev. 5.00 May 29, 2006 page 652 of 698 REJ09B0146-0500




Figure 24.46 PCMCIA I/O Bus Cycle (TED = 1, TEH = 1, One Wait, Bus Sizing)

\_\_\_

Rev. 5.00 May 29, 2006 pag

REJ09

	puise wiatri	Both edge specification	t <sub>TCKWL</sub>	2.5	_	
	Oscillation se	ettling time	t <sub>ROSC</sub>	_	3	s
SCI	Input clock	Asynchronization	t <sub>scyc</sub>	4	_	tcy
	cycle	Clock synchronization	_	6	_	
	Input clock ri	se time	t <sub>SCKR</sub>	_	1.5	
	Input clock fa	all time	t <sub>SCKF</sub>	_	1.5	
	Input clock p	ulse width	t <sub>sckw</sub>	0.4	0.6	tso
	Transmission	n data delay time	t <sub>TXD</sub>	_	100	ns
	Receive data (clock synch		t <sub>RXS</sub>	100	_	_
	Receive data (clock synch		t <sub>RXH</sub>	100	_	_
	RTS delay ti	me	t <sub>RTSD</sub>	_	100	
	CTS setup ti (clock synch		t <sub>ctss</sub>	100		
	CTS hold tim		t <sub>CTSH</sub>	100	_	
Port	Output data	delay time	t <sub>PORTD</sub>	_	17	ns
	Input data setup time 1		t <sub>PORTS1</sub>	15	_	
	Input data hold time 1		t <sub>PORTH1</sub>	8	_	
	Input data setup time 2		t <sub>PORTS2</sub>	tcyc + 15		
	Input data hold time 2		t <sub>PORTH2</sub>	8	_	
	Input data setup time 3		t <sub>PORTS3</sub>	3 × tcyc + 15	_	
	Input data ho	old time 3	t <sub>PORTH3</sub>	8	_	
DMAC	DREQ setup time		t <sub>DREQ</sub>	6	_	ns
	DREQ hold time		t <sub>DREQH</sub>	4	_	
	DRAK delay time		t <sub>DRAKD</sub>	_	10	




Figure 24.48 TCLK Clock Input Timing




Figure 24.49 Oscillation Settling Time at RTC Crystal Oscillator Power




Figure 24.50 SCK Input Clock Timing

Rev. 5.00 May 29, 2006 pag REJ09




Figure 24.51 SCI I/O Timing in Clock Synchronous Mode




Figure 24.52 I/O Port Timing

Rev. 5.00 May 29, 2006 page 656 of 698

REJ09B0146-0500




Figure 24.54 DRAK Output Timing

Rev. 5.00 May 29, 2006 pag REJ09

TCK rise/fall time	$t_{_{TCKf}}$	_	4	ns	
TRST setup time	t <sub>TRSTS</sub>	12	_	ns	24.56
TRST hold time	t <sub>TRSTH</sub>	50	_	t <sub>cyc</sub>	
TDI setup time	t <sub>TDIS</sub>	10	_	ns	24.57
TDI hold time	t <sub>TDIH</sub>	10	_	ns	
TMS setup time	t <sub>TMSS</sub>	10	_	ns	
TMS hold time	$\mathbf{t}_{\scriptscriptstyleTMSH}$	10	_	ns	<u>_</u>
TDO delay time	t <sub>TDOD</sub>	_	16	ns	
ASEMD0 setup time	t <sub>ASEMDH</sub>	12	_	ns	24.58
ASEMD0 hold time	t	12	_	ns	<u>_</u>
AUDCK cycle time	t <sub>AUDCYC</sub>	_	66	ms	24.59
AUDATA delay time	t <sub>AUDD</sub>	_	12	ns	
AUDSYNC delay time	t <sub>AUSYD</sub>	_	12	ns	




Figure 24.55 TCK Input Timing

Rev. 5.00 May 29, 2006 page 658 of 698

REJ09B0146-0500



## Figure 24.56 TKS1 Input Timing (Reset Hold)




Figure 24.57 H-UDI Data Transfer Timing




Figure 24.58 ASEMD0 Input Timing

Rev. 5.00 May 29, 2006 pag REJ09

Figure 24.59 AUD Timing

## 24.3.10 A/D Converter Timing

**Table 24.10 A/D Converter Timing** 

Item		Symbol	Min	Тур	Max	Unit
External trigger input pulse width		t <sub>TRGW</sub>	2	_	_	tcyc
External trigger input start delay time		$\mathbf{t}_{TRGS}$	50	_	_	ns
Input sampling time	(CKS = 0)	t <sub>SPL</sub>	_	129	_	tcyc
	(CKS = 1)	<del></del>	_	65	_	
A/D conversion	(CKS = 0)	t <sub>D</sub>	17	_	28	tcyc
start delay time	(CKS = 1)		10	_	17	
A/D conversion time	(CKS = 0)	t <sub>conv</sub>	514	_	525	tcyc
	(CKS = 1)		259	_	266	

Rev. 5.00 May 29, 2006 page 660 of 698 REJ09B0146-0500





Figure 24.60 External Trigger Input Timing

 $t_{TRGS}$ 





Figure 24.61 A/D Conversion Timing

Rev. 5.00 May 29, 2006 pag REJ0



Notes: 1. C<sub>L</sub> is the total value that includes the capacitance of measurement instruments, etc., and is set as follows for each pin.

30 pF: CKIO, RASX, CASXX, CSO, CS2 to CS6, CE2A, CE2B, BACK

50 pF: All other pins

2. IoL and IoH are the values shown in table 23.3.

Figure 24.62 Output Load Circuit

Rev. 5.00 May 29, 2006 page 662 of 698 REJ09B0146-0500




Figure 24.63 Load Capacitance vs. Delay Time

Rev. 5.00 May 29, 2006 pag REJ09

Conversion time	15	_	_	
Analog input capacitance	_	_	20	
Permissible signal-source (single-source) impedance	_	_	5	
Nonlinearity error	_	_	±3.0	
Offset error	_	_	±2.0	
Full-scale error	_	_	±2.0	
Quantization error	_	_	±0.5	
Absolute accuracy	_	_	±4.0	

10

10

10

bit

μs

рF

kΩ

LS

LS LS

LS LS

## 24.5 **D/A Converter Characteristics**


Table 24.12 lists the D/A converter characteristics.

Table 24.12 D/A Converter Characteristics


Resolution

Conditions: $VccQ = 3.3 \pm 0.3 \text{ V}$ , $Vcc = 1.9 \pm 0.15 \text{ V}$ , $AVcc = 3.3 \pm 0.3 \text{ V}$ , $Ta = -20 \text{ total}$							
Min	Тур	Max	Unit	Test Co			
8	8	8	bits				
_	_	10.0	μs	20-pF ca load			
_	±2.5	±4.0	LSB	2-MΩ re load			
	Min	Min         Typ           8         8           —         —	Min         Typ         Max           8         8         8           —         —         10.0	Min         Typ         Max         Unit           8         8         bits           —         —         10.0         μs			

Rev. 5.00 May 29, 2006 page 664 of 698 REJ09B0146-0500



REJ0



Rev. 5.00 May 29, 2006 page 666 of 698 REJ09B0146-0500


] Input data CS[4:2]/PTC[5:3] Input enable CS5/CE1A/PTC[6 CS6/CE1B/PTC[7 CE2A/PTD[6] CE2B/PTD[7] RASL/PTD[0] RASU/PTD[1] CASL/PTD[2] CASU/PTD[3] CKE/PTD[4] IOIS16/PTD[5] DACK[1:0]/PTE[1 DRAK[1:0]/PTE[3 AUDATA[3:0]/PTF AUDSYNC/PTF[4 TDO/PTF[5] ASEBRKAK/PTF[ STATUS[1:0]/PTE TCLK/PTE[6] **IRQOUT/PTE[7]** SCK0/SCPT[1] SCK2/SCPT[3] RTS2/SCPT[4] DREQ[1:0]/PTH[6

RENESAS

Rev. 5.00 May 29, 2006 pag

REJ09

WE3/DQMUU/ICI



Rev. 5.00 May 29, 2006 page 668 of 698

REJ09B0146-0500



	BREQ	1	I
	BACK	0	0
	MD[5:0]	I	I
	CA	1	I
	STATUS[1:0]/PTE[5:4]	0	OP*3
Interrupt	IRQ[3:0]/ <del>IRL[3:0]</del> / PTH[3:0]	I*8	I
	IRQ4/ PTH[4]	I*8	I
	NMI	I	I
	IRQOUT/PTE[7]	Н	OP*3
Address bus	A[25:0]	Z	0
Data bus	D[15:0]	Z	I
	D[23:16]/PTA[7:0]	Z	IP*3

D[31:24]/PTB[7:0]

Category

Clock

System

control

Pin

EXTAL

XTAL

CKIO

EXTAL2

CAP1, CAP2

RESETP

RESETM

XTAL2

IP\*3

Power-On Manual

Reset

ı

ı

0

I

ı

O\*1

IO\*1

Reset

ī

I

0

I

ı

Ζ

O\*1

IO\*1

Standby

O\*1

ı

0

I

I

ı

0

ı

I

ZK\*3

ZL\*10

ZK\*3

ZK\*3

Ζ

OP\*3

IO\*1 \*12

Sleep

O\*1

IO\*1

ı

0

I

Ι

ı

0 ī

ı OP\*3

ī

OP\*3

0

Ю IOP\*3

IOP\*3

REJ09

Rev. 5.00 May 29, 2006 pag



	RD/WR	Н	0
	RD	Н	0
	CKE/PTD[4]	Н	OP*3
	WAIT	Z	I
DMAC	DREQ0/PTH[5]	I	$ZI^{*7}$
	DACK0/PTE[0]	0	OP*3
	DRAK0/PTE[2]	0	OP*3
	DREQ1/PTH[6]	I	$ZI^{*7}$
	DACK1/PTE[1]	0	OP*3
	DRAK1/PTE[3]	0	OP*3
Timer	TCLK/PTE[6]	I	$ZI^{*7}$
SCI/Smart card without FIFO	RxD0/SCPT[0]	Z	$ZI^{*7}$
	TxD0/SCPT[0]	Z	ZO*7
	SCK0/SCPT[1]	V	ZP*3

B2/PTC[0]

RASL/PTD[0]

RASU/PTD[1]

CASL/PTD[2]

CASU/PTD[3]

WE0/DQMLL

PTC[1]

PTC[2]

WE1/DQMLU/WE

WE2/DQMUL/ICIORD/

WE3/DQMUU/ICIOWR/ H

Rev. 5.00 May 29, 2006 page 670 of 698 REJ09B0146-0500 RENESAS

ZH N

ZOK\*4

ZOK\*4

ZOK\*4

ZOK\*4

ZH\*11

ZH\*11

ZH\*11 K\*3

ZH\*11 K\*3

ZH\*11

ZH\*11

OK\*3 Ζ

ZH\*11 K\*3

ZH\*11 K\*3

Ζ ZK\*3

Ζ

ZK\*3

IOP\*5

 $ZK^{*3}$ 

ZK\*3

OP\*3

OP\*3

OP\*3

OP\*3

0

0

OP\*3

OP\*3

0

0 OP\*3

OP\*3

OP\*3

 $\overline{\mathsf{OP}^{*3}}$ 

OP\*3

IOP\*5  $IZ^{*6}$ 

 $OZ^{*6}$ IOP\*5

OP\*3

 $OP^{*3}$ 

OP\*3

OP\*3

0

0

OP\*3

OP\*3

Н

Н

Н

Н

Н

		AUDCK/PTG[4]	IV	I
		AUDATA[3:0]/PTF[3:0]	IV	I
		ASEBRKAK/PTF[6]	OV	OP*
		ASEMD0	I	I
Ana	alog	AN[1:0]/PTJ[1:0]	Z	$ZI^{*7}$
		AN[3:2]/DA[0:1]/ PTJ[3:2]	Z	ZI*7
Leç	gend:			
I:	Input			
O:	Output			
H:	High-level	output		
L:	Low-level	output		
Z:	High imped	dance		
P:	Input or ou	tput depending on registe	er setting	
K:	Input pin is	s high impedance, output	pin holds the	state
V:	I/O buffer of	off, pullup MOS on		

C152/IRQ5/5CP1[5]

CE2B/PTD[7]

CE2A/PTD[6]

IOIS16/PTD[5]

ADTRG/PTG[5]

TCK/PTG[1]

TDI/PTG[0]

TMS/PTG[2]

TRST/PTG[3]

TDO/PTF[5]

AUDSYNC/PTF[4]

Port

H-UDI

ΖI OP\*3

ī

ī

ı

I

ı OP\*3

OP\*3

OP\*3

Н

Н

ı V\*8

IV

IV

IV

IV

OV

OV

OP\*3

OP\*3

ı

ı

I

I

OP\*3

OP\*3

OP\*3

ı

I

I

ı 1O\*9

ZH\*11 K\*3

ZH\*11 K\*3

Ζ

ΙZ

ΙZ

ΙZ

ΙZ

ΙZ

ΙZ

ΙZ

Ζ

Ζ

OZ\*2

OK\*3

OK\*3

OP\*3

Rev. 5.00 May 29, 2006 pag

REJ0

- 8. Input Schmitt buffers of IRQ[5:0] and ADTRG are on. Input Schmitt buffers of inputs (e.g. PTH, CTS2) that are shared with these pins are off.
- 9. O when DA output is enabled; otherwise depends on a register setting.
- 10. In the standby mode, Z or L depending on register setting.
- 11. In the standby mode, Z or H depending on register setting.
- 12. In the standby mode, CKIO may be either high or low level.

Rev. 5.00 May 29, 2006 page 672 of 698

REJ09B0146-0500

RENESAS

A25 to A0	76, 75, 74, 72, 70, 69, 68, 67, 66, 65, 64, 62, 60, 59, 58, 57, 56, 55, 54, 53, 52, 50, 48, 47, 46, 45	T11, P10, T10, R9, T9, P9, U8, T8, R8, P8, U7, R7, U6, T6, R6, P6, U5, T5, R5, P5, U4, R4, T3, R3, U2, U1	O	Address bus
BS/PTC[0]	77	R11	O / I/O	Bus cycle start signal / input/output
RD	78	P11	0	Read strobe
WE0/DQMLL	79	U12	0	D7 to D0 select signal / DQM (SDR
WE1/DQMLU/WE	80	T12	0	D15 to D8 select signal / DQM (SDI strobe (PCMCIA)
WE2/DQMUL/ ICIORD/PTC[1]	81	R12	0 / 0 / 0 / I/O	D23 to D16 select signal / DQM (SI PCMCIA input/output read / input/o
WE3/DQMUU/ ICIOWR/PTC[2]	82	P12	0 / 0 / 0 / I/O	D31 to D24 select signal / DQM (SI PCMCIA input/output write / input/o
RD/WR	83	U13	0	Read/write
CS0	85	P13	0	Chip select

MD1

MD2

MD3

MD4

MD5

D31 to D24/

D23 to D16/

D15 to D0

PTB[7] to PTB[0]

PTA[7] to PTA[0]

129

164

167

168

169

12, 14

5, 6, 7, 8, 9, 10,

15, 16, 17, 18,

20, 22, 23, 24

26, 28, 29, 30,

31, 32, 33, 34,

35, 36, 38, 40,

41, 42, 43, 44

C17

B7

C6

D6

Α5

F4, F3, F2, F1,

G4, G3, G1, H3

H2, H1, J4, J2,

J3, K2, K3, K4

L2, L4, M1, M2,

M3, M4, N1, N2,

N3, N4, P2, R1,

R2, P4, T1, T2

ı

1

1

1

ı

I/O

I/O

I/O

Clock mode setting

Clock mode setting

Endian setting

Data bus

Area 0 bus width setting

Area 0 bus width setting

Data bus / input/output port B

Data bus / input/output port A

Rev. 5.00 May 29, 2006 pag

REJ09



CE2A/PTD[6]	92	R16	O / I/O	Area 5 PCMCIA CE2 / input/output p
CE2B/PTD[7]	94	P15	O / I/O	Area 6 PCMCIA CE2 / input/output p
RASL/PTD[0]	96	P17	O / I/O	Lower 32 Mbytes address RAS (SDI input/output port D
RASU/PTD[1]	97	N14	O / I/O	Upper 32 Mbytes address RAS (SDI input/output port D
CASL/PTD[2]	98	N15	O / I/O	Lower 32 Mbytes address CAS (SDI input/output port D
CASU/PTD[3]	99	N16	O / I/O	Upper 32 Mbytes address CAS (SDI input/output port D
CKE/PTD[4]	100	N17	0 / I/O	CK enable (SDRAM) / input/output p
IOIS16/PTD[5]	101	M14	1 / 1/0	IOIS16 (PCMCIA) / input port D
BACK	102	M15	0	Bus acknowledge
BREQ	103	M16	I	Bus request
WAIT	104	M17	I	Hardware wait request
DACK0/PTE[0]	105	L14	0 / I/O	DMA acknowledge 0 / input/output p
DACK1/PTE[1]	106	L15	O / I/O	DMA acknowledge 1 / input/output p
DRAK0/PTE[2]	107	L16	O / I/O	DMA request acknowledge / input/or

Rev. 5.00 May 29, 2006 page 674 of 698 REJ09B0146-0500

DRAK1/PTE[3]

AUDATA[0]/PTF[0]

AUDATA[1]/PTF[1]

AUDATA[2]/PTF[2]

AUDATA[3]/PTF[3]

AUDSYNC/PTF[4]

TDI/PTG[0]

TCK/PTG[1]

TMS/PTG[2]

TRST/PTG[3]

TDO/PTF[5]

108

109

110

111

112

113

114

116

118

119

120

L17

K15

K16

K17

J14

J16

J17

H17

G16

G15

G14

RENESAS

0 / I/O

I/O

I/O

I/O

I/O

ı

ı

ı

0 / I/O

0 / I/O

DMA request acknowledge / input/ou

AUD data / input/output port F

Data input (H-UDI) / input port G

Mode select (H-UDI) / input port G

Data output (H-UDI) / input/output po

Clock (H-UDI) / input port G

Reset (H-UDI) / input port G

AUD synchronous / input/output port

SCK0/SCPT[1]	141	D13	I/O	SCI clock 0 / SC port
SCK2/SCPT[3]	143	B13	I/O	SCIF clock 2 / SC port
RxD0/SCPT[0]	145	D12	I	SCI receive data 0 / SC port
RxD2/SCPT[2]	146	C12	1	SCIF receive data 2 / SC port
RTS2/SCPT[4]	144	A13	O / I/O	SCIF transmit request 2 / SC port
CTS2/IRQ5/ SCPT[5]	147	B12	1	SCIF transmit clear / external interr SC port
RESETM	149	C11	I	Manual reset request
IRQ[3:0]/ <u>IRL</u> [3:0]/ PTH[[3:0]]	151, 152, 153, 154	A11, D10, C10, B10	1/1/1/0	External interrupt request / input/ou
IRQ4/PTH[4]	155	A10	I / I/O	External interrupt request / input/ou
NMI	157	B9	1	Nonmaskable interrupt request
AUDCK/PTG[4]	159	C9	I	AUD clock / input port G
RESETP	165	A6	I	Power-on reset request
CA	166	B6	I	Chip activate / hardware standby re
AN[0]/PTJ[0]	171	C5	I	A/D converter input / input port J
AN[1]/PTJ[1]	172	D5	I	A/D converter input / input port J
AN2[2]/DA[1]/PTJ[2]	173	A4	1/0/1	A/D converter input / D/A converter port J
[-](-](-]-				

132

2

3

133

134

135

136

138

140

142

סוס

C2

C1

A17

A16

C15

**B15** 

C14

A14

C13

0

0 / I/O

0 / I/O

0 / I/O

I/O

I/O

0

0

RENESAS

External clock / crystal oscillator pir

On-chip RTC crystal oscillator pin

On-chip RTC crystal oscillator pin

Processor status / input/output port

Processor status / input/output port

TMU or RTC clock input/output / in

Interrupt request notification / input

System clock input/output
SCI transmit data 0 / SC port

SCIF transmit data 2 / SC port

REJ09

EXIAL

**XTAL** 

CKIO

EXTAL2

STATUS0/PTE[4]

STATUS1/PTE[5]

TCLK/PTE[6]

**IRQOUT/PTE[7]** 

TxD0/SCPT[0]

TxD2/SCPT[2]

	150	H16, B11	supply	
V <sub>cc</sub> -RTC	1	C3	Power supply	RTC power supply (1.9 V)
V <sub>cc</sub> -PLL1	123	E17	Power supply	PLL1 power supply (1.9 V)
V <sub>cc</sub> -PLL2	128	D16	Power supply	PLL2 power supply (1.9 V)
AV <sub>cc</sub>	175	В3	Power supply	Analog power supply (3.3 V)
$V_{ss}Q$	11, 25, 37, 49, 61, 84, 93, 137, 156	G2, L1, P1, U3, P7, R13, R17, A15, D9	Power supply	Input/output power supply (0 V)
V <sub>ss</sub>	19, 71, 115, 130, 148	J1, U9, J15, C16, D11	Power supply	Internal power supply (0 V)
V <sub>ss</sub> -RTC	4	D3	Power supply	RTC power supply (0 V)
V <sub>ss</sub> -PLL1	125	E15	Power supply	PLL1 power supply (0 V)
V <sub>ss</sub> -PLL2	126	E14	Power supply	PLL2 power supply (0 V)
AV <sub>ss</sub>	170, 176	B5, B2	Power supply	Analog power supply (0 V)

Rev. 5.00 May 29, 2006 page 676 of 698 REJ09B0146-0500

RENESAS

	— CAP1:	Leave unconnected
	$$ $V_{CC} - PLL1$ :	Power supply (1.9)
	$$ $V_{ss}$ – PLL1:	Power supply (0 V)
•	When PLL2 is not	used
	— CAP2:	Leave unconnected
	V <sub>CC</sub> - PLL2:	Power supply (1.9 V)
	— V <sub>ss</sub> – PLL2:	Power supply (0 V)
•	When on-chip crys	tal oscillator is not used
	— XTAL:	Leave unconnected
•	When EXTAL pin	is not used
	— EXTAL:	Connect to $V_{cc}Q$ or $V_{ss}Q$
•	When A/D convert	ter is not used
	— AN[3:0]:	Leave unconnected
	AV <sub>CC</sub> :	Power supply (3.3 V)
	AV <sub>ss</sub> :	Power supply (0 V)
•	When hardware sta	andby is not used
	— CA:	Pull up to $V_{cc}Q$

	W	High	High	High	High
RD/WR	R	High	High	High	High
	W	Low	Low	Low	Low
BS	•	Enabled	Enabled	Enabled	Enab
RASU/PTD[1]		High	High	High	High
RASL/PTD[0]		High	High	High	High
CASL/PTD[2]		High	High	High	High
CASU/PTD[3]		High	High	High	High
WE0/DQMLL	R	High	High	High	High
	W	Low Low		High	Low
WE1/WE/DQMLU	R	High	High	High	High
	W	High High		Low	Low
WE2/ICIORD/DQMUL/		High	High	High	High
PTC[1]	W	High	High	High	High
WE3/ICIOWR/DQMUU/	R	High	High	High	High
PTC[2]	W	High	High	High	High
CE2A/PTD[6]	•	High	High	High	High
CE2B/PTD[7]		High	High	High	High
CKE		Disabled	Disabled	Disabled	Disab
WAIT		Enabled*1	Enabled*1	Enabled*1	Enab
IOIS16		Disabled	Disabled	Disabled	Disab
A25 to A0		Address	Address	Address	Addre
D7 to D0		Valid data	Valid data	Invalid data	Valid
D15 to D8		Hi-Z*2	Invalid data	Valid data	Valid

Hi-Z\*2

D31 to D16

Hi-Z\*2

Hi-Z\*2

	W	Low	Low	Low	Low	Low	Low
BS		Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High	High	High
RASL/PTD[0]		High	High	High	High	High	High
CASL/PTD[2]		High	High	High	High	High	High
CASU/PTD[3]		High	High	High	High	High	High
WE0/DQMLL	R	High	High	High	High	High	High
	W	Low	High	High	High	Low	High
WE1/WE/DQMLU	R	High	High	High	High	High	High
	W	High	Low	High	High	Low	High
WE2/ICIORD/DQMUL/	R	High	High	High	High	High	High
PTC[1]	W	High	High	Low	High	High	Low
WE3/ICIOWR/DQMUU/	R	High	High	High	High	High	High
PTC[2]	W	High	High	High	Low	High	Low
CE2A/PTD[6]		High	High	High	High	High	High
CE2B/PTD[7]		High	High	High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*
IOIS16		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address	Address	Address
D7 to D0		Valid data	Invalid data	Invalid data	Invalid data	Valid data	Invalid data
D15 to D8		Invalid data	Valid data	Invalid data	Invalid data	Valid data	Invalid data

D31 to D24 Notes: 1. Disabled when WCR2 register wait setting is 0.

D23 to D16

data data data Invalid Invalid Invalid data data data

Invalid

Invalid

2. Unused data pins should be switched to the port function, or pulled up or de

RENESAS

Valid

Invalid

data

Valid

data

Invalid

Invalid

data

data

Valid

data

Valid

data

	W	Low	Low	Low	Low
BS		Enabled	Enabled	Enabled	Enabl
RASU/PTD[1]		High	High	High	High
RASL/PTD[0]		High	High	High	High
CASL/PTD[2]		High	High	High	High
CASU/PTD[3]		High	High	High	High
WE0/DQMLL	R	High	High	High	High
	W	Low	High	Low	Low
WE1/WE/DQMLU	R	High	High	High	High
	W	High Low		High	Low
WE2/ICIORD/DQMUL/	R	High	High	High	High
PTC[1]	W	High	High	High High High Low High High High High High High High High	High
WE3/ICIOWR/DQMUU/	R	High	High	High	High
PTC[2]	W	High	High	High	High
CE2A/PTD[6]		High	High	High	High
CE2B/PTD[7]		High	High	High	High
CKE		Disabled	Disabled	Disabled	Disab
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabl
IOIS16		Disabled	Disabled	Disabled	Disab
A25 to A0		Address	Address	Address	Addre
D7 to D0		Valid data	Invalid data	Valid data	Valid
D15 to D8		Hi-Z*2	Valid data	Invalid data	Valid

Hi-Z\*2

Rev. 5.00 May 29, 2006 page 680 of 698 REJ09B0146-0500

D31 to D16

Hi-Z\*2

Hi-Z\*2

Hi-Z\*2

	W	Low	Low	Low	Low	Low	Low
BS		Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High	High	High
RASL/PTD[0]		High	High	High	High	High	High
CASL/PTD[2]		High	High	High	High	High	High
CASU/PTD[3]		High	High	High	High	High	High
WE0/DQMLL	R	High	High	High	High	High	High
	W	High	High	High	Low	High	Low
WE1/WE/DQMLU	R	High	High	High	High	High	High
	W	High	High	Low	High	High	Low
WE2/ICIORD/DQMUL/	R	High	High	High	High	High	High
PTC[1]	W	High	Low	High	High	Low	High
WE3/ICIOWR/DQMUU/	R	High	High	High	High	High	High
PTC[2]	W	Low	High	High	High	Low	High
CE2A/PTD[6]		High	High	High	High	High	High
CE2B/PTD[7]		High	High	High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*
IOIS16		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address	Address	Address
D7 to D0		Invalid data	Invalid data	Invalid data	Valid data	Invalid data	Valid data
D15 to D8		Invalid data	Invalid data	Valid data	Invalid data	Invalid data	Valid data

D31 to D24

D23 to D16

Invalid Invalid Valid Invalid data data data data Notes: 1. Disabled when WCR2 register wait setting is 0. 2. Unused data pins should be switched to the port function, or pulled up or de

Valid

data

Invalid

data

Invalid

data

Valid

data

Valid

data

Invalid

data

RENESAS

Invalid

data

Rev. 5.00 May 29, 2006 pag REJ0

Invalid

data

	W	_	_	_	_
BS		Enabled	Enabled	Enabled	Enabl
RASU/PTD[1]		High	High	High	High
RASL/PTD[0]		High	High	High	High
CASL/PTD[2]		High	High	High	High
CASU/PTD[3]		High	High	High	High
WE0/DQMLL	R	High	High	High	High
	W	_	_	_	_
WE1/WE/DQMLU	R	High	High	High	High
	W	_	_	_	_
WE2/ICIORD/DQMUL/	R	High	High	High	High
PTC[1]	W	_	_		_
WE3/ICIOWR/DQMUU/	R	High	High	High	High
PTC[2]	W	_	_	_	_
CE2A/PTD[6]		High	High	High	High
CE2B/PTD[7]		High	High	High	High
CKE		Disabled	Disabled	Disabled	Disab
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabl
ĪOIS16		Disabled	Disabled	Disabled	Disab
A25 to A0		Address	Address	Address	Addre
D7 to D0		Valid data	Valid data	Invalid data	Valid
D15 to D8		Hi-Z*2	Invalid data	Valid data	Valid

Hi-Z\*2

D31 to D16

Hi-Z\*2

Hi-Z\*2

Hi-Z\*2

	W	_	_	_	_	_	_
BS		Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High	High	High
RASL/PTD[0]		High	High	High	High	High	High
CASL/PTD[2]		High	High	High	High	High	High
CASU/PTD[3]		High	High	High	High	High	High
WE0/DQMLL	R	High	High	High	High	High	High
	W	_	_	_	_	_	_
WE1/WE/DQMLU	R	High	High	High	High	High	High
	W	_	_	_	_	_	_
WE2/ICIORD/DQMUL/	R	High	High	High	High	High	High
PTC[1]	W	_	_	_	_	_	_
WE3/ICIOWR/DQMUU/	R	High	High	High	High	High	High
PTC[2]	W	_	_	_	_	_	_
CE2A/PTD[6]		High	High	High	High	High	High
CE2B/PTD[7]		High	High	High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*
IOIS16		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address	Address	Address
D7 to D0		Valid	Invalid	Invalid	Invalid	Valid	Invalid
		data	data	data	data	data	data
D15 to D8		Invalid	Valid	Invalid	Invalid	Valid	Invalid
		data	data	data	data	data	data

D31 to D24

D23 to D16

Invalid Invalid Invalid data data

Invalid

data

Invalid

data

Notes: 1. Disabled when WCR2 register wait setting is 0.

2. Unused data pins should be switched to the port function, or pulled up or decided as a second sec

RENESAS

Valid

data

Invalid

data

Valid

data

Rev. 5.00 May 29, 2006 pag REJ09

Invalid

Invalid

data

data

Valid

data

Valid

data

	W	_	_	_	_
BS		Enabled	Enabled	Enabled	Enabl
RASU/PTD[1]		High	High	High	High
RASL/PTD[0]		High	High	High	High
CASL/PTD[2]		High	High	High	High
CASU/PTD[3]		High	High	High	High
WE0/DQMLL	R	High	High	High	High
	W	_	_	_	_
WE1/WE/DQMLU	R	High	High	High	High
	W	_	_	_	_
WE2/ICIORD/DQMUL/	R	High	High	High	High
PTC[1]	W	_	_	_	_
WE3/ICIOWR/DQMUU/	R	High	High	High	High
PTC[2]	W	_	_	_	_
CE2A/PTD[6]	ı	High	High	High	High
CE2B/PTD[7]		High	High	High	High
CKE		Disabled	Disabled	Disabled	Disab
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabl
IOIS16		Disabled	Disabled	Disabled	Disab
A25 to A0		Address	Address	Address	Addre
D7 to D0		Valid data	Invalid data	Valid data	Valid
D15 to D8		Hi-Z*2	Valid data	Invalid data	Valid

Hi-Z\*2

Rev. 5.00 May 29, 2006 page 684 of 698 REJ09B0146-0500

D31 to D16

Hi-Z\*2

Hi-Z\*2

Hi-Z\*2

BS		Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]	High	High	High	High	
RASL/PTD[0]	High	High	High	High	
CASL/PTD[2]		High	High	High	High
CASU/PTD[3]		High	High	High	High
WE0/DQMLL	R	High	High	High	High
	W	_	_	_	_
WE1/WE/DQMLU	R	High	High	High	High
	W	_	_	_	_
WE2/ICIORD/DQMUL/	R	High	High	High	High
PTC[1]	W	_	_	_	_
WE3/ICIOWR/DQMUU/	R	High	High	High	High
PTC[2]	W	_	_	_	_
CE2A/PTD[6]		High	High	High	High
CE2B/PTD[7]		High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled*1
IOIS16		Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address
D7 to D0		Invalid data	Invalid data	Invalid data	Valid data
D15 to D8		Invalid data	Invalid data	Valid data	Invalid data
D23 to D16		Invalid data	Valid data	Invalid data	Invalid data

w —

D31 to D24

data data data Notes: 1. Disabled when WCR2 register wait setting is 0.

Invalid

Valid

2. Unused data pins should be switched to the port function, or pulled up or details.

Rev. 5.00 May 29, 2006 pag

RENESAS

Invalid

Enabled

High

Disabled

Enabled\*1

Disabled

Address

Invalid

Invalid data

Valid

data

Valid

data

Invalid

data

data

Enabled

High

Disabled

Enabled\*

Disabled

Address

Valid

data

Valid

data

data

data

Invalid

Invalid

REJ09

DQMLU/WE1	R	High	Low	High	High
	W	High	Low	High	High
DQMUL/WE2/ICIORD	R	High	High	Low	High
	W	High	High	Low	High
DQMUU/WE3/ICIOWR	R	High	High	High	Low
	W	High	High	High	Low
CE2A/PTD[6]		High	High	High	High
CE2B/PTD[7]		High	High	High	High
CKE		High*2	High*2	High*2	High*2
WAIT		Disabled	Disabled	Disabled	Disabled
IOIS16		Disabled	Disabled	Disabled	Disabled
A25 to A0		Address command	Address command	Address command	Address command
D7 to D0		Valid data	Invalid data	Invalid data	Invalid data
D15 to D8		Invalid data	Valid data	Invalid data	Invalid data
D23 to D16		Invalid data	Invalid data	Valid data	Invalid data
D31 to D24		Invalid data	Invalid data	Invalid data	Valid data
Notes: 1. Lower 32-	Mbyt	e access/L	Jpper 32-M	lbyte acce	ss
<ol><li>Normally h</li></ol>	nigh.	Low in self	-refreshing	<b>J</b> .	

High

Enabled

High/Low\*1

Low/High\*1

High/Low\*1

Low/High\*1

Low

R High

W Low

R

W Low

RD/WR

RASU/PTD[1]

RASL/PTD[0]

CASL/PTD[2]

CASU/PTD[3]

DQMLL/WE0

 $\overline{\mathsf{BS}}$ 

High

High

Low

Enabled

High/Low\*1

Low/High\*1

High/Low\*1

Low/High\*1

High

High

High

High

Low

Enabled

High/Low\*1

Low/High\*1

High/Low\*1

Low/High\*1

High

High

High

High

Low

Enabled

High/Low\*1

Low/High\*1

High/Low\*1

Low/High\*1

High

High

High

High

Low

Enabled

High/Low\*1

Low/High\*1

High/Low\*1

Low/High\*1

Low

Low

Low

Low

High

High

High

High

High

High

High\*2

Disabled

Disabled

Address

command

Valid data

Valid data

Invalid data

Invalid data

High

High

Low

Enabled

High/Low\*

Low/High\*

High/Low\*

Low/High\*

High

High

High

High

Low

Low

Low

Low

High

High

High\*2

Disabled

Disabled

Address

command

Invalid data

Invalid data

Valid data

Valid data

Rev. 5.00 May 29, 2006 page 686 of 698 REJ09B0146-0500 RENESAS

		_	_		
DQMUL/WE2/ICIORD	R	High	Low	High	High
	W	High	Low	High	High
DQMUU/WE3/ICIOWR	R	Low	High	High	High
	W	Low	High	High	High
CE2A/PTD[6]		High	High	High	High
CE2B/PTD[7]		High	High	High	High
CKE		High*2	High*2	High*2	High*2
WAIT	WAIT		Disabled	Disabled	Disabled
IOIS16		Disabled	Disabled	Disabled	Disabled
A25 to A0		Address command	Address command	Address command	Address command
D7 to D0		Invalid data	Invalid data	Invalid data	Valid data
D15 to D8		Invalid data	Invalid data	Valid data	Invalid data
D23 to D16		Invalid data	Valid data	Invalid data	Invalid data
D31 to D24	Valid data	Invalid data	Invalid data	Invalid data	
Notes: 1. Lower 32-N	/lbyte	e access/L	Jpper 32-M	lbyte acce	SS
2. Normally high. Low in self-refreshing.					

High

Enabled

High/Low\*1

Low/High\*1

High/Low\*1

Low/High\*1

R High

W Low

R High

W High

R High

W High

RD/WR

RASU/PTD[1]

RASL/PTD[0]

CASL/PTD[2]

CASU/PTD[3]

DQMLL/WE0

DQMLU/WE1

 $\overline{\mathsf{BS}}$ 

High

High

Low

Enabled

High/Low\*1

Low/High\*1

High/Low\*1

Low/High\*1

High

High

High

High

High

High

Low

Enabled

High/Low\*1

Low/High\*1

High/Low\*1

Low/High\*1

High

High

Low

Low

High

High

Low

Enabled

High/Low\*1

Low/High\*1

High/Low\*1

Low/High\*1

Low

Low

High

High

High

High

Low

Enabled

High/Low\*1

Low/High\*1

High/Low\*1

Low/High\*1

High

High

High

High

Low

Low

Low

Low

High

High

High\*2

Disabled

Disabled

Address

command

Invalid data

Invalid data

Valid data

Valid data

High

High

Low

Enabled

High/Low

Low/High

High/Low

Low/High

Low

Low

Low

Low

High

High

High

High

High

High

High\*2

Disabled

Disabled

Address

command

Valid data

Valid data

Invalid da

Invalid da



REJ09

WE2/ICIORD/	R	High	High	High	High
DQMUL/PTC[1]	W	High	High	High	High
WE3/ICIOWR/	R	High	High	High	High
DQMUU/PTC[2]	W	High	High	High	High
CE2A/PTD[6]		High	High	Low	Low
CE2B/PTD[7]		High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled*1
IOIS16		Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address
D7 to D0		Valid data	Valid data	Invalid data	Valid data
D15 to D8		Hi-Z*2	Invalid data	Valid data	Valid data
D31 to D16		Hi-Z*2	Hi-Z*2	Hi-Z*2	Hi-Z*2



High

High

High

Low

High

High

High

High

High

High

High

High

Low

High

High

Low

High

High

Disabled

Enabled\*1

Disabled

Address

Valid data

Invalid data

Hi-Z\*2

Enabled

High

High

High

Low

High High

High

High

High

High

High

High

Low

High

High

Low

Low

High

Disable

Enabled

Enabled

Address

Invalid data

Valid da

Hi-Z\*2

Enabled

High

High

High

Low

High

High

High

High

High

High

High

High

Low

High

High

Low

High

High

Disabled

Enabled\*1

Disabled

Address

Valid data

Hi-Z<sup>\*2</sup>

Hi-Z\*2

Enabled

Low

High

High

Low

High

High

High

High

High

High

High

Low

Enabled

Low

High

High

Low

High

High

High

High

High

High

High

Low

Enabled

 $\overline{\mathsf{RD}}$ 

 $\overline{\mathsf{BS}}$ 

RD/WR

RASU/PTD[1]

RASL/PTD[0]

CASL/PTD[2]

CASU/PTD[3]

WE0/DQMLL

WE1/WE/DQMLU

R Low

W High

R High

W Low

R

W High

R High

W Low

Enabled

High

High

High

High

High

Low

High

High

Low

High

High

High

High

High

High

High

Low

Enabled

IXD/WIT	-	riigii	riigii	riigii	riigii
	W	Low	Low	Low	Low
BS		Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High
RASL/PTD[0]		High	High	High	High
CASL/PTD[2]		High	High	High	High
CASU/PTD[3]		High	High	High	High
WE0/DQMLL	R	High	High	High	High
	٧	High	High	High	High
WE1/WE/DQMLU	R	High	High	High	High
	W	Low	Low	Low	Low
WE2/ICIORD/	R	High	High	High	High
DQMUL/PTC[1]	W	High	High	High	High
WE3/ICIOWR/	R	High	High	High	High
DQMUU/PTC[2]	W	High	High	High	High
CE2A/PTD[6]		High	High	High	High
CE2B/PTD[7]		High	High	Low	Low
CKE		Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled*
ĪOIS16		Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address
D7 to D0		Valid data	Valid data	Invalid data	Valid data
D15 to D8		Hi-Z <sup>*2</sup>	Invalid data	Valid data	Valid data
		1	1	1	t

Low

High

High

Low

High

High

Low

High

High

High

High

High

Low

High

High

High

High

High

High

High

High

Low

High

High

Low

High

High

Disabled

Enabled\*1

Disabled

Address

Valid

data

Hi-Z\*2

Hi-Z\*2

Enabled

High

High

High

Low

High

High

High

High

High

High

High

High

Low

High

High

Low

High

High

Disabled

Enabled\*1

Disabled

Address

Valid

data

data

Invalid

Hi-Z\*2

Enabled

High

High

High

Low

Enable

High

High

High

High

High

High

High

High

Low

High

High

Low

High

Low

Disable

Enabled

Enable

Addres

Invalid

data

Valid

data

Hi-Z\*2

REJ09

R Low

W

R

High

High

 $\overline{\mathsf{RD}}$ 

RD/WR

Hi-Z\*2 Hi-Z\*2 Hi-Z\*2 Hi-Z\*2 D31 to D16 Notes: 1. Disabled when WCR2 register wait setting is 0.

2. Unused data pins should be switched to the port function, or pulled up or d

WE2/ICIORD/	R	High	High	High	High
DQMUL/PTC[1]	W	High	High	High	High
WE3/ICIOWR/	R	High	High	High	High
DQMUU/PTC[2]	W	High	High	Low	Low
CE2A/PTD[6]		High	High	Low	Low
CE2B/PTD[7]		High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled*1
IOIS16		Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address
D7 to D0		Valid data	Invalid data	Valid data	Valid data
D15 to D8		Hi-Z*2	Valid data	Invalid data	Valid data
D31 to D16		Hi-Z*2	Hi-Z*2	Hi-Z*2	Hi-Z*2

 $\overline{\mathsf{RD}}$ 

 $\overline{\mathsf{BS}}$ 

RD/WR

RASU/PTD[1]

RASL/PTD[0]

CASL/PTD[2]

CASU/PTD[3]

WE0/DQMLL

WE1/WE/DQMLU

R Low

W High

R High

W Low

R High

w

R High

W Low

Enabled

High

High

High

High

High

Low

High

High

Low

High

High

High

High

High

High

High

Low

Enabled

Low

High

High

Low

High

High

High

High

High

High

High

Low

Enabled

Low

High

High

Low

High

High

High

High

High

High

High

Low

Enabled

High

High

High

Low

High

High

High

High

High

High

High

High

Low

High

High

Low

High

High

Disabled

Enabled\*1

Disabled

Address

Hi-Z\*2

Hi-Z\*2

Valid data

Enabled

High

High

High

Low

High

High

High

High

High

High

High

High

Low

High

High

Low

High

High

Disabled

Enabled\*1

Disabled

Address

Invalid data

Valid data

Hi-Z\*2

Enabled

High

High

High

Low

High

High

High

High

High

High

High

High

Low

High

High

Low

Low

High

Disabled

Enabled\*

Disabled

Address

Valid dat

Invalid da

Hi-Z\*2

Enabled

11		3	9	9	3	3	3	9
RASL/PTD[0]		High	High	High	High	High	High	High
CASL/PTD[2]		High	High	High	High	High	High	High
CASU/PTD[3]		High	High	High	High	High	High	High
WE0/DQMLL	R	High	High	High	High	High	High	High
	8	High	High	High	High	High	High	High
WE1/WE/DQMLU	R	High	High	High	High	High	High	High
	8	Low	Low	Low	Low	High	High	High
WE2/ICIORD/	R	High	High	High	High	Low	Low	Low
DQMUL/PTC[1]	W	High	High	High	High	High	High	High
WE3/ICIOWR/	R	High	High	High	High	High	High	High
DQMUU/PTC[2]	8	High	High	High	High	Low	Low	Low
CE2A*3/PTD[6]		High	High	High	High	High	High	High
CE2B*3/PTD[7]		High	High	Low	Low	High	High	Low
CKE		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disable
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled <sup>3</sup>
IOIS16		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disable
A25 to A0		Address	Address	Address	Address	Address	Address	Address
D7 to D0		Valid data	Invalid data	Valid data	Valid data	Valid data	Invalid data	Invalid o
D15 to D8		Hi-Z*2	Valid data	Invalid data	Valid data	Hi-Z*2	Valid data	Invalid o
D31 to D16	Hi-Z*2	Hi-Z*2	Hi-Z*2	Hi-Z*2	Hi-Z*2	Hi-Z*2	Hi-Z*2	
	ed d	lata pins s	should be	switched t	o the port		or pulled u	•
<ol><li>The behavior of the CE pin in the big endian is the same as that in the little</li></ol>								

 $\overline{\mathsf{RD}}$ 

 $\overline{\mathsf{BS}}$ 

RD/WR

RASU/PTD[1]

Low

Enabled

High

R

W High

R High

W Low

Low

High

High

Low

High

Enabled

Low

High

High

Low

High

Enabled



High

High

High

Low

High

Enabled

High

High

High

Low

High

Enabled

High

High

High

Low

High

Enabled

Low

High

High

Low

High

Enabled

Rev. 5.00 May 29, 2006 page 692 of 698 REJ09B0146-0500

RENESAS





Figure D.1 Package Dimensions (FP-176C/PLQP0176KD-A)

Rev. 5.00 May 29, 2006 pag REJ09



ш

Rev. 5.00 May 29, 2006 page 694 of 698 REJ09B0146-0500

RENESAS

	RENES	SAS	0
		Rev. 5.00 May 29, 20	06 p REJ
BDMRB145, 585, 594	4, 602	DMATCR_0	. 256
BCR2 177, 586, 593		DMAOR	
BCR1 174, 586, 59	*	DMA Transfer Requests	
BBRB	*	Delayed Branching	
BBRA 142, 585, 59		Data Array	
BASRB 153, 585, 599	*	DAR_3	
BASRA 152, 585, 59		DAR_2	
BARB 144, 585, 59	4, 602	DAR_1	. 25:
BARA 141, 585, 59	5, 602	DAR_0	. 25:
BAMRB144, 585, 594	4, 602	DADR1	. 55
BAMRA 142, 585, 59	5, 602	DADR0	. 55
		DACR	. 55
Avoiding Synonym Problems		•	
Auto-Request Mode		Cycle-Steal Mode	
Area 6		Control Registers	
Area 5		CMSTR	
Area 4		CMCSR	
Area 3		CMCOR	
Area 2		CMCNT	
Area 1		Clock Synchronous Oper	
Area 0		CHCR 3	
Addressing Modes		CHCR 2	
Address Array		CHCR 1	
Address Array	100	CHCR 0	25

ADDRBH ...... 531, 588, 600, 605 ADDRBL......531, 588, 600, 605

ADDRC ...... 532 ADDRCH ...... 531, 588, 600, 605

ADDRCL...... 531, 588, 600, 605 ADDRD......532

ADDRDH ...... 531, 588, 600, 605 ADDRDL......531, 588, 600, 605 Burst Mode.....

Bus Modes .....

CCR......101, 5 CCR2......102, 5

Changing the Division Ratio ..... Changing the Multiplication Ra

Channel Priority.....

	74, 002	D.C.	,
CDD	17	PC	
GBRGeneral Exceptions			
		PCDR	
General Registers	13	PCMCIA	
ICDA 125 596 5	02 (02	PCR	,
ICR0 125, 586, 5		PDCR	
ICR1 126, 587, 5		PDDR	
Instruction Code Map		PECR	-
Instruction Formats		PEDR	
Instruction Set		PFCR	
Interrupt Response Time		PFDR	,
Interrupts		PGCR	*
INTEVT 87, 585, 5		PGDR	*
INTEVT2 87, 587, 5		PHCR	
IPRA 124, 586, 5		PHDR	*
IPRB 124, 586, 5		PJCR	
IPRC 124, 587, 5		PJDR	
IPRD 124, 587, 5		PR	
IPRE 124, 587, 5	97, 604	Processor Modes	
RR0 129, 587, 5	97, 604	PTEH	57, 58
IRR1 131, 587, 5	97, 604	PTEL	57, 58
IRR2 132, 587, 5	97, 604		
		R64CNT	342, 58
little-endian	20	RCR1	352, 58
		RCR2	354, 58
MAC	16	RDAYAR	350, 58
MCR 186, 586, 5	93, 603	RDAYCNT	345, 58
	96, 602	Resets	
MMUCR 58, 585, 5		RFCR	

PBDR......510, 58

RWKCN	VT 344, 586, 592, 60	03 STBCR2	571, 5
RYRCN'	T346, 586, 593, 60	03 System Reg	isters
SAR_0.	255, 587, 597, 60	_	
SAR_1.	255, 588, 598, 60	04 TCNT_1	
SAR_2.	255, 588, 598, 60	05 TCNT_2	332, 5
$SAR_3$ .	255, 588, 599, 60	05 TCOR_0	328, 331, 332, 5
SCBRR		04 TCOR_1	328, 331, 332, 5
SCBRR2	2 460, 589, 591, 60	06 TCOR_2	331, 5
SCFCR2	466, 589, 591, 60	06 TCPR_2	332, 5
SCFDR2	2 468, 589, 591, 60	06 TCR_0	328, 5
SCFRDF	82446, 589, 591, 60	06 TCR_1	328, 5
SCFTDF	82 446, 589, 591, 60	06 TCR_2	328, 5
SCPCR.		06 TEA	58, 5
SCPDR.		06 TOCR	326, 5
SCRDR		04 TRA	87, 5
SCRSR.	30	68 TSTR	327, 5
SCRSR2	4	46 TTB	58, 5
SCSCMI	R 424, 587, 591, 60	04	
SCSCR.	372, 587, 591, 60	04 VBR	
SCSCR2	449, 589, 591, 60	06 Virtual Add	ress Map
SCSMR		04 virtual mem	ory system
SCSMR	2 447, 589, 591, 60	06	
SCSSR.	376, 425, 587, 591, 60	04 WCR1	179, 5
SCSSR2	452, 589, 591, 60	06 WCR2	182, 5
SCTDR		04 WTCNT	316, 5
SCTSR.	30	68 WTCSR	3
		Rev. 5.00	) May 29, 2006 pa REJ0

KSECCN1 ...... 343, 380, 392, 003

RTCNT ...... 196, 586, 593, 603

RTCOR...... 196, 586, 594, 603

RTCSR...... 193, 586, 593, 603 RWKAR ...... 349, 586, 593, 603



Space Anocation.....

SPC .....

SR..... SSR .....

STBCR......569, 5

Rev. 5.00 May 29, 2006 page 698 of 698 REJ09B0146-0500

RENESAS

## Renesas 32-Bit RISC Microcomputer Hardware Manual SH7706 Group

Publication Date: 1st Edition, September 2001

Rev.5.00, May 29, 2006

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

©2006. Renesas Technology Corp., All rights reserved. Printed in Japan.



## **RENESAS SALES OFFICES**

http://www.

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.

Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <655-6213-0200, Fax: <655-6278-8001

Renesas Technology Korea Co., Ltd.
Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehs Tel: <603> 7955-9390, Fax: <603> 7955-9510

## SH7706 Group Hardware Manual



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

CY8C20524-12PVXIT CY8C28433-24PVXIT MB95F012KPFT-G-SNE2 MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2 MB95F263KPF-G-SNE2 MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F398KPMC-G-SNE2 MB95F398KPMC2-G-SNE2 MB95F636KWQN-G-SNE1 MB95F696KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F631ECDFBV0 C8051F389-B-GQ C8051F392-A-GMR ISD-ES1600\_USB\_PROG 901015X SC705C8AE0VFBE STM8TL53G4U6 PIC16F877-04/P-B R5F10Y17ASP#30 CY8C3MFIDOCK-125 403708R MB95F354EPF-G-SNE2 MB95F564KPFT-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F636KPMC-G-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2 MC908QY8CDWER MC9S08PT16AVLD MC9S08PT32AVLH MC9S08PT60AVLC MC9S08PT60AVLH C8051F500-IQR LC87F0G08AUJA-AH CP8361BT STM8S207C6T3 CG8421AF