

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

SH7706 Group

Hardware Manual

Renesas 32-Bit RISC Microcomputer
SuperH™ RISC engine Family/SH7700 Series

SH7706 HD6417706F
 HD6417706BP

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any rights, including any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs, and algorithms represents information on products at the time of publication of these materials, and is subject to change by Renesas Technology Corp. without notice due to product improvement or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss resulting from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for information considering the use of a product contained herein for any specific purposes, such as apparatuses or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce these materials, in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they may not be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. If they are in their open states, intermediate levels are induced by noise in the vicinity through current flows internally, and a malfunction may occur.

3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied through the chip and a low level is input on the reset pin. During the period where the state is undefined, the register settings and the output state of each pin are also undefined. Be careful of your system so that it does not malfunction because of processing while it is in an undefined state. For those products which have a reset function, reset the LSI after the power supply has been turned on.

4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test functions may have been allocated to these addresses. Do not access these registers; their operation is not guaranteed if they are accessed.

The list of revisions is a summary of points that have been revised or added to earlier editions. This does not include all of the revised contents. For details, see the actual locations in the manual.

5. Contents
6. Overview
7. Description of Functional Modules
 - CPU and System-Control Modules
 - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, in the final part of each section.

8. List of Registers
9. Electrical Characteristics
10. Appendix
11. Index

Objective: This manual was written to explain the hardware functions and electrical characteristics of this LSI to the above users.
Refer to the SH-3/SH-3E/SH3-DSP Programming Manual for a detailed of the instruction set.

Notes on reading this manual:

- Product names

The following products are covered in this manual.

Product Classifications and Abbreviations

Basic Classification	Product Code
SH7706 (176-pin plastic LQFP)	HD6417706F133
SH7706 (208-pin plastic TFBGA)	HD6417706BP133V

- In order to understand the overall functions of the chip
Read the manual according to the contents. This manual can be roughly categorized on the CPU, system control functions, peripheral functions and electrical characteristics.
- In order to understand the details of the CPU's functions
Read the SH-3/SH-3E/SH3-DSP Programming Manual.

Rules:

Register name: The following notation is used for cases when the same function, e.g. serial communication, is implemented on more than one channel:
XXX_N (XXX is the register name and N is the number)

Bit order: The MSB (most significant bit) is on the left and the LSB (least significant bit) is on the right.

Number notation: Binary is B'xxxx, hexadecimal is H'xxxx, decimal is D'xxxx.

Signal notation: An overbar is added to a low-active signal: $\overline{\text{xxxx}}$

Rev. 5.00 May 29, 2006 p. 1

RENESAS

Users manuals for development tools:

Document Title	Docume
SH Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	ADE-702
SH Series Simulator/Debugger (for Windows) User's Manual	ADE-702
SH Series Simulator/Debugger (for UNIX) User's Manual	ADE-702
High-performance Embedded Workshop User's Manual	ADE-702
SH Series High-performance Embedded Workshop, High-performance Debugging Interface Tutorial	ADE-702

DAC	Digital to Analog Converter
DMA	Direct Memory Access
DMAC	Direct Memory Access Controller
DRAM	Dynamic Random Access Memory
ETU	Elementary Time Unit
FIFO	First-In First-Out
H-UDI	User Debugging Interface
INTC	Interrupt Controller
JEIDA	Japan Electronic Industry Development Association
JTAG	Joint Test Action Group
LRU	Least Recently Used
LSB	Least Significant Bit
MMU	Memory Management Unit
MSB	Most Significant Bit
PCMCIA	Personal Computer Memory Card International Association
PFC	Pin Function Controller
PLL	Phase Locked Loop
RISC	Reduced Instruction Set Computer
ROM	Read Only Memory
RTC	Realtime Clock
SCI	Serial Communication Interface
SCIF	Serial Communication Interface with FIFO
SRAM	Static Random Access Memory
TLB	Translation Lookaside Buffer
TMU	Timer Unit
UART	Universal Asynchronous Receiver/Transmitter
UBC	User Break Controller
WDT	Watchdog Timer

Rev. 5.00 May 29, 2006 pa

RENESAS

1.4 Pin Function 10

Table amended


Number of Pins		Pin Name	I/O	Description
FP-176C	TBP-208A			
109	K15	AUDATA[0]/PTF[0]	I/O	AUD data / input/output
110	K16	AUDATA[1]/PTF[1]	I/O	AUD data / input/output
111	K17	AUDATA[2]/PTF[2]	I/O	AUD data / input/output

3.4.4 Avoiding Synonym Problems 69


Figure 3.9 Synonym Problem

Figure amended

When using a 4-kbyte page



When using a 1-kbyte page



(IRQ0)

confirm it is set to 1, then write 0 only to the bit to be cleared while writing 1 to all the other bits. Only 0 can be written to bits IRQ5R to IRQ0R.

Table amended

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.
5	IRQ5R	0	R/W	IRQ5 Interrupt Request Indicates whether an interrupt request is input to the IRQ5 pin. When edge detection mode is selected, an interrupt request is cleared by clearing the flag write bit. It is not necessary to clear the flag write bit when level-sensing, because this bit merely shows the status of the IRQ5 pin. 0: An interrupt request is not input to the IRQ5 pin. 1: An interrupt request is input to the IRQ5 pin.
4	IRQ4R	0	R/W	IRQ4 Interrupt Request Indicates whether an interrupt request is input to the IRQ4 pin. When edge detection mode is selected, an interrupt request is cleared by clearing the flag write bit. It is not necessary to clear the flag write bit when level-sensing, because this bit merely shows the status of the IRQ4 pin. 0: An interrupt request is not input to the IRQ4 pin. 1: An interrupt request is input to the IRQ4 pin.
3	IRQ3R	0	R/W	IRQ3 Interrupt Request Indicates whether an interrupt request is input to the IRQ3 pin. When edge detection mode is selected, an interrupt request is cleared by clearing the flag write bit. It is not necessary to clear the flag write bit when level-sensing, because this bit merely shows the status of the IRQ3 pin. 0: An interrupt request is not input to the IRQ3 pin. 1: An interrupt request is input to the IRQ3 pin.

Indicates whether an interrupt request is input to the IRQ1 pin. When edge detection mode is selected, an interrupt request is cleared by clearing the flag bit. It is not necessary to clear the flag bit level-sensing, because this bit merely indicates the level of the IRQ1 pin.

0: An interrupt request is not input to the IRQ1 pin.
1: An interrupt request is input to the IRQ1 pin.

0	IRQ0R	0	R/W	IRQ0 Interrupt Request (IRQ0R)
Indicates whether an interrupt request is input to the IRQ0 pin. When edge detection mode is selected, an interrupt request is cleared by clearing the flag bit. It is not necessary to clear the flag bit level-sensing, because this bit merely indicates the level of the IRQ0 pin.				
0: An interrupt request is not input to the IRQ0 pin. 1: An interrupt request is input to the IRQ0 pin.				

8.1 Feature 163 (Before) • PCMCIA direct-connection interface → (After) • PCMCIA interface

8.4.4 Wait State Control Register 2 (WCR2) 182 Description amended

Bit	Bit Name	Initial Value	R/W	Description
15	A6W2	1	R/W	Area 6 Wait Control
14	A6W1	1	R/W	Specify the number of wait states in physical space area 6 in combination with A6W2. Also specify the burst pitch for the burst pitch for details.
13	A6W0	1	R/W	Refer to table 8.6 for details.
12	A5W2	1	R/W	Area 5 Wait Control
11	A5W1	1	R/W	Specify the number of wait states in physical space area 5 in combination with A5W2. Also specify the burst pitch for the burst pitch for details.
10	A5W0	1	R/W	Refer to table 8.7 for details.

Table 8.6 Area 6 Wait Control (Normal Memory I/F) 184 Table title amended

Table 8.7 Area 5 Wait Control (Normal Memory I/F) 184 Table title amended

bus release request internal to the LSI under the following conditions, SDRAM all-bank precharge may not be executed properly in the first cycle of the refresh or bus release. In this case, precharging of the selected bank is executed instead of all-bank precharge.

1. The RASD bit in the individual memory control register (MCR) is set to 1

and

2. long-word access is performed to any 16-bit bus width area (areas 0 to 6) or word/long-word access is performed to any 32-bit bus width area (areas 0 to 6).

The problem may be avoided by either of the following measures.


1. Use the auto-precharge mode.


2. Use 32-bit bus width for all areas.

Figure 8.24 Auto-Refresh Operation

229

Figure amended





9.3.2 DMA
 Destination Address
 Registers 0 to 3
 (DAR_0 to DAR_3)

255

Description amended


To transfer data in 16 bits or in 32 bits, specify the 16-bit or 32-bit address boundary. When transferring byte units, a 16-byte boundary (address 16n) must be the source address value. Specifying other address guarantee operation.

0	CKS0	0	R/W	These bits select the clock input to the CMCNT from among the four clocks obtained from the peripheral clock (P ϕ). When the CMSTR is set to 1, the CMCNT increments with the clock selected by CKS0.
				00: P ϕ /4
				01: P ϕ /8
				10: P ϕ /16
				11: P ϕ /64

9.5.3 Operation 295 Description amended
 Period Count Operation
 When a clock is selected with the CKS1 and CKS0 bits of the CMCSR register and the STR0 bit of the CMSTR is set to 1, the CMCNT begins incrementing with the selected clock.

CMCNT Count Timing 296 Description amended
 One of four clocks (P ϕ /4, P ϕ /8, P ϕ /16, P ϕ /64) obtained by dividing the peripheral clock (P ϕ) can be selected by the CMSTR and CKS0 bits of the CMCSR. Figure 9.28 shows the timing.

Figure 9.28 Count Timing



13. When the DMAC transfers data under condition below, the CPU may fetch an unexpected instruction in program runaway, or the DMA may transfer the v

(1) At wake-up from the sleep mode when operating clock ratio for $I\phi:B\phi$ of other than 1:1.

(2) The internal clock frequency division ratio bits (IFC[2:0]) of the frequency control register (FRQCR) are modified.

Note that no problem occurs if the clock ratio for $I\phi:B\phi$ is 1:1 after modification of the bits. Furthermore, no problem occurs if the frequency multiplication ratio bits (STC[2:0]) are modified at the same time as IFC[2:0].


These problems may be avoided by either of the following measures.

- Do not use the DMAC when in sleep mode, or set the clock ratio for $I\phi:B\phi$ to 1:1 before entering sleep mode.
- Do not use the DMAC when modifying only the internal clock frequency division ratio bits (IFC[2:0]) to produce a clock ratio for $I\phi:B\phi$ of other than 1:1.

Section 10	Clock Pulse Generator (CPG)	303 to 305, 309 to 312	(Before) Internal clock → (After) CPU clock
10.1	Feature	305	Description amended 1. PLL Circuit 1: PLL circuit 1 doubles, triples, quadruples the input clock frequency and leaves unchanged the input clock frequency from the input clock or PLL circuit 2.

10.3	Clock Operating Modes	309	Item 4 amended										
Cautions:			<ul style="list-style-type: none"> The peripheral clock frequency should not be set higher than the frequency of the CKIO pin, or higher than 33 MHz. 										
10.6	Usage Note	313	Description amended										
When Using a PLL Oscillator Circuit:			... In clock mode 7, connect the EXTAL pin to V _{CCQ} and leave the XTAL pin open.										
13.3.15	RTC Control Register 1 (RCR1)	352	<p>Description and table amended</p> <p>RTC control register 1 (RCR1) affects carry flags and interrupt flags. It also selects whether to generate interrupts for the carry flag. Because flags are sometimes set after an operation, do not use this register in read-modify-write processes.</p> <p>RCR1 is an 8-bit read/write register. Bits CIE, AIE, and AIE are initialized by a power-on reset or manual reset. After a power-on reset or manual reset, however, the CF flag is uninitiated. When using the CF flag, it must be initialized before the register is not initialized in standby mode.</p> <table border="1"> <thead> <tr> <th>Bit</th> <th>Bit Name</th> <th>Initial Value</th> <th>R/W</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>7</td> <td>CF</td> <td>0</td> <td>R/W</td> <td> Carry Flag Status flag that indicates that a carry has occurred. The flag is set to 1 when a count-up to R64CNT or RSECCNT occurs. A count register value read at this time is not guaranteed; another read is required. 0: No count up of R64CNT or RSECCNT. [Clearing condition] When 0 is written to CF 1: Count up of R64CNT or RSECCNT. [Setting condition] When 1 is written to CF </td> </tr> </tbody> </table>	Bit	Bit Name	Initial Value	R/W	Description	7	CF	0	R/W	Carry Flag Status flag that indicates that a carry has occurred. The flag is set to 1 when a count-up to R64CNT or RSECCNT occurs. A count register value read at this time is not guaranteed; another read is required. 0: No count up of R64CNT or RSECCNT. [Clearing condition] When 0 is written to CF 1: Count up of R64CNT or RSECCNT. [Setting condition] When 1 is written to CF
Bit	Bit Name	Initial Value	R/W	Description									
7	CF	0	R/W	Carry Flag Status flag that indicates that a carry has occurred. The flag is set to 1 when a count-up to R64CNT or RSECCNT occurs. A count register value read at this time is not guaranteed; another read is required. 0: No count up of R64CNT or RSECCNT. [Clearing condition] When 0 is written to CF 1: Count up of R64CNT or RSECCNT. [Setting condition] When 1 is written to CF									
13.4.2	Setting the Time	356, 357	Replaced										

Figure 16.1 SCIF Block Diagram



16.3.6 Serial Control Register 2 (SCSCR2)

Bit	Bit Name	Initial Value	R/W	Description
1	CKE1	0	R/W	00: Internal clock, SCK pin used for I/O pin ignored)
0	CKE0	0	R/W	01: Internal clock, SCK2 pin used for clock 10: External clock, SCK2 pin used for clock 11: External clock, SCK2 pin used for clock

Notes: 1. The output clock frequency is 16 times the input clock rate.
2. The input clock frequency is 16 times the output clock rate.

16.4.1 Serial Operation

Serial data reception:

5. When modem control is enabled, the $\overline{RTS2}$ signal is active low. When SCFRDR2 is full, ...

17.1.10 SC Port Control Register (SCPCR) 503

Description amended

When the TE bit in SCSCR is set to 1, the SCPCR is ignored and the TxD function is selected.


When the RE bit in SCSCR is set to 1, the SCPCR is ignored and the RxD function is selected.

When the TE bit in SCSCR2 is set to 1, the SCPCR is ignored and the TxD2 function is selected.

When the RE bit in SCSCR2 is set to 1, the SCPCR is ignored and the RxD2 function is selected.

18.6 Port F Figure 18.6 Port F 517

Figure amended




18.10.2 SC Port Data Register (SCPDR) 526

Bit table amended

Bit	Bit Name	Initial Value	R/W	Description
5	SCP5DT	0	R	Table 18.10 shows the function of
4	SCP4DT	0	R/W	
3	SCP3DT	0	R/W	

any register in the RTC, SCI, or TMU is accessed, the serial communication interface (SCI) or timer unit may not be read properly. To avoid this problem, access (read or write) any register in the RTC, SCI, or TMU once before setting the RTC to module standby mode.

22.3.3 Module Standby Function Transition to Module Standby Function	576	<p>Description added</p> <p>If the realtime clock (RTC) is set to module standby in standby control register (STBCR) set to 1) before register in the RTC, SCI, or TMU is accessed, register in the serial communication interface (SCI) or timer unit (TMU) may not be read properly. To avoid this problem, access (read or write) any register in the RTC, SCI, or TMU once or more before setting the RTC to module standby mode.</p>
--	-----	---


24.3.1 Clock Timing Figure 24.4 Power-On Oscillation Settling Time	615	<p>Figure amended</p>  <p>The diagram illustrates the timing relationship between the internal clock (CKIO) and the supply voltages during power-on. The CKIO signal is shown as a trapezoidal pulse. The supply voltages (V_{CC}, V_{CC}-RTC, V_{CC}-PLL1, V_{CC}-PLL2) are shown as step functions that rise from a low level to a high level. The minimum supply voltage (V_{CC} min) is indicated. The oscillation settling time (t_{osc1}) is the time from the start of the clock rise to the point where the clock signal is stable. The RESETP signal is shown as a low pulse.</p>
--	-----	--

Note: * Items in parentheses () apply to 16-bit bus connections.

24.3.7 PCMCIA Timing 652

Figure 24.45
PCMCIA I/O Bus Cycle
(TED = 2, TEH = 1,
One Wait, External
Wait)


Figure amended



24.3.12 Delay Time Variation Due to Load Capacitance 663

Figure 24.63 Load
Capacitance vs. Delay
Time

Figure amended



PTH[3:0]				
IRQ4/ PTH[4]	I ⁸⁸	I	I	I
NMI	I	I	I	I
IRQOUT/PTE[7]	H	OP ⁹³	ZK ⁸³	OP ⁹³

671

Category	Pin	Reset		Power-Down	
		Power-On Reset	Manual Reset	Standby	Sleep
Port					
	CE2B/PTD[7]	H	OP ⁹³	ZH ⁸¹¹ K ⁹³	OP ⁹³
	CE2A/PTD[6]	H	OP ⁹³	ZH ⁸¹¹ K ⁹³	OP ⁹³
	IOIS16/PTD[5]	I	I	Z	I
	ADTRG/PTG[5]	V ⁸⁸	I	IZ	I
H-UDI	TCK/PTG[1]	IV	I	IZ	I
	TDI/PTG[0]	IV	I	IZ	I
	TMS/PTG[2]	IV	I	IZ	I
	TRST/PTG[3]	IV	I	IZ	I
	AUDSYNC/PTF[4]	OV	OP ⁹³	OK ⁹³	OP ⁹³
	TDO/PTF[5]	OV	OP ⁹³	OK ⁹³	OP ⁹³
	AUDCK/PTG[4]	IV	I	IZ	I
	AUDATA[3:0]/PTF[3:0]	IV	I	IZ	I
	ASEBRKAK/PTF[6]	OV	OP ⁹³	OP ⁹³	OP ⁹³
	ASEMD0	I	I	Z	I

672

Notes: 12. In the standby mode, CKIO may be either low level.

B.3 Processing of Unused Pins

677

Description amended

- When EXTAL pin is not used

— EXTAL: Connect to V_{CC}Q or V_{SS}Q

Section 2	CPU	
2.1	Register Description.....	
2.1.1	Privileged Mode and Banks	
2.1.2	General Registers	
2.1.3	System Registers	
2.1.4	Control Registers	
2.2	Data Formats	
2.2.1	Data Format in Registers.....	
2.2.2	Data Format in Memory.....	
2.3	Instruction Features.....	
2.3.1	Execution Environment	
2.3.2	Addressing Modes	
2.3.3	Instruction Formats	
2.4	Instruction Set	
2.4.1	Instruction Set Classified by Function	
2.4.2	Instruction Code Map	
2.5	Processor States and Processor Modes.....	
2.5.1	Processor States	
2.5.2	Processor Modes	

Section 3	Memory Management Unit (MMU)	
3.1	Role of MMU.....	
3.1.1	This LSI's MMU	
3.2	Register Description.....	
3.2.1	Page Table Entry Register High (PTEH).....	
3.2.2	Page Table Entry Register Low (PTEL).....	
3.2.3	The Translation Table Base Register (TTB).....	
3.2.4	The TLB Exception Address Register (TEA).....	
3.2.5	MMU Control Register (MMUCR)	
3.3	TLB Functions	
3.3.1	Configuration of the TLB	
3.3.2	TLB Indexing.....	

	3.5.2	TLB Protection Violation Exception
	3.5.3	TLB Invalid Exception
	3.5.4	Initial Page Write Exception
	3.5.5	Processing Flow in Event of MMU Exception (Same Processing Flow for CPU Address Error).....
3.6		Configuration of the Memory-Mapped TLB
	3.6.1	Address Array
	3.6.2	Data Array.....
	3.6.3	Usage Examples.....
3.7		Usage Note.....
	3.7.1	Use of Instructions Manipulating MD and BL Bits in SR
	3.7.2	Use of TLB

Section 4 Exception Processing.....

4.1		Exception Processing Function
	4.1.1	Exception Processing Flow
	4.1.2	Exception Processing Vector Addresses
	4.1.3	Acceptance of Exceptions
	4.1.4	Exception Codes
	4.1.5	Exception Request and BL Bit.....
	4.1.6	Returning from Exception Processing
4.2		Register Description.....
	4.2.1	Exception Event Register (EXPEVT).....
	4.2.2	Interrupt Event Register (INTEVT).....
	4.2.3	Interrupt Event Register 2 (INTEVT2).....
	4.2.4	TRAPA Exception Register (TRA)
4.3		Operation
	4.3.1	Reset.....
	4.3.2	Interrupts
	4.3.3	General Exceptions
4.4		Individual Exception Operations.....
	4.4.1	Resets

	5.2.2	Cache Control Register 2 (CCR2).....
5.3		Operation
	5.3.1	Searching the Cache.....
	5.3.2	Read Access
	5.3.3	Prefetch Operation
	5.3.4	Write Access
	5.3.5	Write-Back Buffer
	5.3.6	Coherency of Cache and External Memory
5.4		Memory-Mapped Cache
	5.4.1	Address Array.....
	5.4.2	Data Array.....
	5.4.3	Usage Examples.....

Section 6 Interrupt Controller (INTC).....

6.1		Feature
6.2		Input/Output Pin.....
6.3		Interrupt Sources.....
	6.3.1	NMI Interrupts
	6.3.2	IRQ Interrupt.....
	6.3.3	IRL Interrupts
	6.3.4	On-Chip Peripheral Module Interrupts
	6.3.5	Interrupt Exception Processing and Priority
6.4		Register Description.....
	6.4.1	Interrupt Priority Registers A to E (IPRA to IPRE).....
	6.4.2	Interrupt Control Register 0 (ICR0).....
	6.4.3	Interrupt Control Register 1 (ICR1).....
	6.4.4	Interrupt Request Register 0 (IRR0).....
	6.4.5	Interrupt Request Register 1 (IRR1).....
	6.4.6	Interrupt Request Register 2 (IRR2).....
6.5		Operation
	6.5.1	Interrupt Sequence
	6.5.2	Multiple Interrupts

Rev. 5.00 May 29, 2006 pag



7.2.5	Break Address Mask Register B (BAMRB)
7.2.6	Break Data Register B (BDRB)
7.2.7	Break Data Mask Register B (BDMRB).....
7.2.8	Break Bus Cycle Register B (BBRB)
7.2.9	Break Control Register (BRCR)
7.2.10	Execution Times Break Register (BETR).....
7.2.11	Branch Source Register (BRSR).....
7.2.12	Branch Destination Register (BRDR).....
7.2.13	Break ASID Register A (BASRA).....
7.2.14	Break ASID Register B (BASRB)
7.3	Operation
7.3.1	Flow of the User Break Operation
7.3.2	Break on Instruction Fetch Cycle.....
7.3.3	Break by Data Access Cycle
7.3.4	Sequential Break
7.3.5	Value of Saved Program Counter
7.3.6	PC Trace
7.3.7	Usage Examples.....
7.4	Usage Note.....
Section 8 Bus State Controller (BSC)	
8.1	Feature
8.2	Input/Output Pin.....
8.3	Area Overview
8.3.1	PCMCIA Support
8.4	Register Description.....
8.4.1	Bus Control Register 1 (BCR1)
8.4.2	Bus Control Register 2 (BCR2)
8.4.3	Wait State Control Register 1 (WCR1).....
8.4.4	Wait State Control Register 2 (WCR2).....
8.4.5	Individual Memory Control Register (MCR).....
8.4.6	PCMCIA Control Register (PCR).....

8.5.4	Synchronous DRAM Interface.....
8.5.5	Burst ROM Interface.....
8.5.6	PCMCIA Interface.....
8.5.7	Waits between Access Cycles.....
8.5.8	Bus Arbitration
8.5.9	Bus Pull-Up.....

Section 9	Direct Memory Access Controller (DMAC).....
9.1	Feature
9.2	Input/Output Pin.....
9.3	Register Description.....
9.3.1	DMA Source Address Registers 0 to 3 (SAR_0 to SAR_3).....
9.3.2	DMA Destination Address Registers 0 to 3 (DAR_0 to DAR_3).....
9.3.3	DMA Transfer Count Registers 0 to 3 (DMATCR_0 to DMATCR_3).....
9.3.4	DMA Channel Control Registers 0 to 3 (CHCR_0 to CHCR_3).....
9.3.5	DMA Operation Register (DMAOR).....
9.4	Operation
9.4.1	DMA Transfer Flow
9.4.2	DMA Transfer Requests
9.4.3	Channel Priority
9.4.4	DMA Transfer Types.....
9.4.5	Number of Bus Cycle States and $\overline{\text{DREQ}}$ Pin Sampling Timing
9.4.6	Source Address Reload Function.....
9.4.7	DMA Transfer Ending Conditions.....
9.5	Compare Match Timer (CMT).....
9.5.1	Feature
9.5.2	Register Description.....
9.5.3	Operation
9.6	Examples of Use
9.6.1	Example of DMA Transfer between A/D Converter and External Mem (Address Reload on)

	10.4.1	Frequency Control Register (FRQCR).....
10.5	Operation	
	10.5.1	Changing the Multiplication Rate
	10.5.2	Changing the Division Ratio.....
10.6	Usage Note.....	
Section 11 Watchdog Timer (WDT).....		
11.1	Feature	
11.2	Register Description.....	
	11.2.1	Watchdog Timer Counter (WTCNT).....
	11.2.2	Watchdog Timer Control/Status Register (WTCSR).....
	11.2.3	Notes on Register Access.....
11.3	Operation	
	11.3.1	Canceling Software Standbys
	11.3.2	Changing the Frequency
	11.3.3	Using Watchdog Timer Mode.....
	11.3.4	Using Interval Timer Mode
Section 12 Timer Unit (TMU).....		
12.1	Feature	
12.2	Input/Output Pin.....	
12.3	Register Description.....	
	12.3.1	Timer Output Control Register (TOCR).....
	12.3.2	Timer Start Register (TSTR).....
	12.3.3	Timer Control Registers 0 to 2 (TCR_0 to TCR_2).....
	12.3.4	Timer Constant Registers 0 to 2 (TCOR_0 to TCOR_2).....
	12.3.5	Timer Counters 0 to 2 (TCNT_0 to TCNT_2).....
	12.3.6	Input Capture Register 2 (TCPR_2).....
12.4	Operation	
	12.4.1	Counter Operation.....
	12.4.2	Input Capture Function
12.5	Interrupts	

13.2	Input/Output Pin.....
13.3	Register Description.....
13.3.1	64-Hz Counter (R64CNT)
13.3.2	Second Counter (RSECCNT)
13.3.3	Minute Counter (RMINCNT)
13.3.4	Hour Counter (RHRCNT).....
13.3.5	Day of the Week Counter (RWKCNT).....
13.3.6	Date Counter (RDAYCNT)
13.3.7	Month Counter (RMONCNT)
13.3.8	Year Counter (RYRCNT)
13.3.9	Second Alarm Register (RSECAR)
13.3.10	Minute Alarm Register (RMINAR)
13.3.11	Hour Alarm Register (RHRAR).....
13.3.12	Day of the Week Alarm Register (RWKAR).....
13.3.13	Date Alarm Register (RDAYAR)
13.3.14	Month Alarm Register (RMONAR)
13.3.15	RTC Control Register 1 (RCR1).....
13.3.16	RTC Control Register 2 (RCR2).....
13.4	RTC Operation.....
13.4.1	Initial Settings of Registers after Power-On
13.4.2	Setting the Time.....
13.4.3	Reading the Time.....
13.4.4	Alarm Function.....
13.4.5	Crystal Oscillator Circuit
13.5	Usage Note.....
13.5.1	Register Writing during RTC Count
13.5.2	Use of Realtime Clock (RTC) Periodic Interrupts
13.5.3	Timing for Setting ADJ Bit in RCR2.....

Section 14	Serial Communication Interface (SCI)
14.1	Feature
14.2	Input/Output Pin.....



14.3.9	SC Port Data Register (SCPDR).....
14.3.10	Bit Rate Register (SCBRR).....
14.4	Operation
14.4.1	Operation in Asynchronous Mode
14.4.2	Multiprocessor Communication.....
14.4.3	Clock Synchronous Operation
14.5	SCI Interrupt Sources.....
14.6	Usage Note.....
Section 15	Smart Card Interface
15.1	Feature
15.2	Input/Output Pin.....
15.3	Register Description.....
15.3.1	Smart Card Mode Register (SCSCMR)
15.3.2	Serial Status Register (SCSSR).....
15.4	Operation
15.4.1	Overview.....
15.4.2	Pin Connections
15.4.3	Data Format
15.4.4	Register Settings
15.4.5	Clock.....
15.4.6	Data Transmission and Reception.....
15.5	Usage Note.....
Section 16	Serial Communication Interface with FIFO (SCIF).....
16.1	Feature
16.2	Input/Output Pin.....
16.3	Register Description.....
16.3.1	Receive Shift Register 2 (SCRSR2).....
16.3.2	Receive FIFO Data Register 2 (SCFRDR2)
16.3.3	Transmit Shift Register 2 (SCTSR2)
16.3.4	Transmit FIFO Data Register 2 (SCFTDR2)

16.4.1	Serial Operation
16.4.2	SCIF Interrupts
16.5	Usage Notes
Section 17 Pin Function Controller (PFC)	
17.1	Register Description.....
17.1.1	Port A Control Register (PACR).....
17.1.2	Port B Control Register (PBCR)
17.1.3	Port C Control Register (PCCR).....
17.1.4	Port D Control Register (PDCR).....
17.1.5	Port E Control Register (PECR)
17.1.6	Port F Control Register (PFCR).....
17.1.7	Port G Control Register (PGCR).....
17.1.8	Port H Control Register (PHCR).....
17.1.9	Port J Control Register (PJCR)
17.1.10	SC Port Control Register (SCPCR).....
Section 18 I/O Ports	
18.1	Port A.....
18.1.1	Register Description.....
18.1.2	Port A Data Register (PADR).....
18.2	Port B.....
18.2.1	Register Description.....
18.2.2	Port B Data Register (PBDR)
18.3	Port C.....
18.3.1	Register Description.....
18.3.2	Port C Data Register (PCDR)
18.4	Port D.....
18.4.1	Register Description.....
18.4.2	Port D Data Register (PDDR)
18.5	Port E
18.5.1	Register Description.....

	18.8.2	Port H Data Register (PHDR).....
18.9		Port J.....
	18.9.1	Register Description.....
	18.9.2	Port J Data Register (PJDR).....
18.10		SC Port.....
	18.10.1	Register Description.....
	18.10.2	SC Port Data Register (SCPDR).....
Section 19 A/D Converter (ADC)		
19.1		Features.....
19.2		Input/Output Pin.....
19.3		Register Description.....
	19.3.1	A/D Data Registers A to D (ADDRA to ADDRD).....
	19.3.2	A/D Control/Status Register (ADCSR)
	19.3.3	A/D Control Register (ADCR)
19.4		Bus Master Interface
19.5		Access Size of A/D Data Register.....
	19.5.1	Word Access
	19.5.2	Longword Access.....
19.6		Operation
	19.6.1	Single Mode (MULTI = 0)
	19.6.2	Multi Mode (MULTI = 1, SCN = 0).....
	19.6.3	Scan Mode (MULTI = 1, SCN = 1).....
	19.6.4	Input Sampling and A/D Conversion Time
	19.6.5	External Trigger Input Timing.....
19.7		Interrupt Requests
19.8		Definitions of A/D Conversion Accuracy.....
19.9		Usage Note.....
	19.9.1	Setting Analog Input Voltage
	19.9.2	Processing of Analog Input Pins.....
	19.9.3	Access Size and Read Data.....

21.1	Feature
21.2	Input/Output Pin.....
21.3	Register Description.....
21.3.1	Bypass Register (SDBPR)
21.3.2	Instruction Register (SDIR)
21.3.3	Boundary Scan Register (SDBSR).....
21.4	H-UDI Operations.....
21.4.1	TAP Controller
21.4.2	Reset Configuration
21.4.3	H-UDI Reset
21.4.4	H-UDI Interrupt
21.4.5	Bypass.....
21.4.6	Using H-UDI to Recover from Sleep Mode
21.5	Boundary Scan
21.5.1	Supported Instructions
21.5.2	Notes for Boundary Scan
21.6	Usage Note.....
21.7	Advanced User Debugger (AUD).....
Section 22 Power-Down Modes.....	
22.1	Input/Output Pin.....
22.2	Register Description.....
22.2.1	Standby Control Register (STBCR).....
22.2.2	Standby Control Register 2 (STBCR2).....
22.3	Operation
22.3.1	Sleep Mode
22.3.2	Software Standby Mode.....
22.3.3	Module Standby Function.....
22.3.4	Timing of STATUS Pin Changes
22.3.5	Hardware Standby Function

24.3.1	Clock Timing
24.3.2	Control Signal Timing
24.3.3	AC Bus Timing
24.3.4	Basic Timing
24.3.5	Burst ROM Timing
24.3.6	Synchronous DRAM Timing
24.3.7	PCMCIA Timing
24.3.8	Peripheral Module Signal Timing
24.3.9	H-UDI, AUD Related Pin Timing
24.3.10	A/D Converter Timing
24.3.11	AC Characteristics Measurement Conditions
24.3.12	Delay Time Variation Due to Load Capacitance
24.4	A/D Converter Characteristics
24.5	D/A Converter Characteristics

Appendix
A.	Equivalent Circuits of I/O Buffer for Each Pin
B.	Pin Functions
B.1	Pin Functions
B.2	Pin Specifications
B.3	Processing of Unused Pins
B.4	Pin States in Access to Each Address Space
C.	Product Lineup
D.	Package Dimensions

Index
-------	-------

Section 2 CPU

Figure 2.1	Register Configuration.....
Figure 2.2	General Registers.....
Figure 2.3	System Registers.....
Figure 2.4	Control Registers.....
Figure 2.5	Data Format in Memory.....
Figure 2.6	Processor State Transitions.....

Section 3 Memory Management Unit (MMU)

Figure 3.1	MMU Functions.....
Figure 3.2	Virtual Address Space Mapping.....
Figure 3.3	Overall Configuration of the TLB.....
Figure 3.4	Virtual Address and TLB Structure.....
Figure 3.5	TLB Indexing (IX = 1).....
Figure 3.6	TLB Indexing (IX = 0).....
Figure 3.7	Objects of Address Comparison.....
Figure 3.8	Operation of LDTLB Instruction.....
Figure 3.9	Synonym Problem.....
Figure 3.10	MMU Exception Generation Flowchart.....
Figure 3.11	MMU Exception Signals in Instruction Fetch.....
Figure 3.12	MMU Exception Signals in Data Access.....
Figure 3.13	Specifying Address and Data for Memory-Mapped TLB Access.....

Section 4 Exception Processing

Figure 4.1	Vector Addresses.....
Figure 4.2	Example of Acceptance Order of General Exceptions.....

Section 5 Cache

Figure 5.1	Cache Structure.....
Figure 5.2	Cache Search Scheme (Normal Mode).....
Figure 5.3	Write-Back Buffer Configuration.....
Figure 5.4	Specifying Address and Data for Memory-Mapped Cache Access.....

Rev. 5.00 May 29, 2006 page

RENESAS

Section 8 Bus State Controller (BSC)

Figure 8.1	BSC Functional Block Diagram
Figure 8.2	Corresponding to Logical Address Space and Physical Address Space
Figure 8.3	Physical Space Allocation.....
Figure 8.4	PCMCIA Space Allocation.....
Figure 8.5	Basic Timing of Basic Interface.....
Figure 8.6	Example of 32-Bit Data-Width Static RAM Connection.....
Figure 8.7	Example of 16-Bit Data-Width Static RAM Connection.....
Figure 8.8	Example of 8-Bit Data-Width Static RAM Connection.....
Figure 8.9	Basic Interface Wait Timing (Software Wait Only)
Figure 8.10	Basic Interface Wait State Timing (Wait State Insertion by $\overline{\text{WAIT}}$ Signal WAITSEL = 1).....
Figure 8.11	Example of 64-Mbit Synchronous DRAM Connection (32-Bit Bus Width).....
Figure 8.12	Example of 64-Mbit Synchronous DRAM (16-Bit Bus Width)
Figure 8.13	Basic Timing for Synchronous DRAM Burst Read.....
Figure 8.14	Synchronous DRAM Burst Read Wait Specification Timing.....
Figure 8.15	Basic Timing for Synchronous DRAM Single Read
Figure 8.16	Basic Timing for Synchronous DRAM Burst Write
Figure 8.17	Basic Timing for Synchronous DRAM Single Write
Figure 8.18	Burst Read Timing (No Precharge)
Figure 8.19	Burst Read Timing (Same Row Address).....
Figure 8.20	Burst Read Timing (Different Row Addresses).....
Figure 8.21	Burst Write Timing (No Precharge).....
Figure 8.22	Burst Write Timing (Same Row Address).....
Figure 8.23	Burst Write Timing (Different Row Addresses).....
Figure 8.24	Auto-Refresh Operation.....
Figure 8.25	Synchronous DRAM Auto-Refresh Timing
Figure 8.26	Synchronous DRAM Self-Refresh Timing
Figure 8.27	Synchronous DRAM Mode Write Timing.....
Figure 8.28	Burst ROM Wait Access Timing
Figure 8.29	Burst ROM Basic Access Timing
Figure 8.30	PCMCIA Space Allocation.....

Figure 8.40	Pins A25 to A0 Pull-Up Timing
Figure 8.41	Pins D31 to D0 Pull-Up Timing (Read Cycle)
Figure 8.42	Pins D31 to D0 Pull-Up Timing (Write Cycle).....

Section 9 Direct Memory Access Controller (DMAC)

Figure 9.1	DMAC Block Diagram
Figure 9.2	DMAC Transfer Flowchart
Figure 9.3	Round-Robin Mode
Figure 9.4	Changes in Channel Priority in Round-Robin Mode
Figure 9.5	Operation in the Direct Address Mode in the Dual Address Mode
Figure 9.6	Example of DMA Transfer Timing in the Direct Address Mode in the I Address Mode (Transfer Source: Ordinary Memory, Transfer Destinati Memory)
Figure 9.7	Example of DMA Transfer Timing in the Direct Address Mode in the I Address Mode (16-Byte Transfer, Transfer Source: Ordinary Memory, Transfer Destination: Ordinary Memory)
Figure 9.8	Example of DMA Transfer Timing in the Direct Address Mode in the I Address Mode (16-Byte Transfer, Transfer Source: Synchronous DRA Transfer Destination: Ordinary Memory)
Figure 9.9	Operation in the Indirect Address mode in the Dual Address Mode (When the External Memory Space Has a 16-Bit Width).....
Figure 9.10	Example of Transfer Timing in the Indirect Address Mode in the Dual Address Mode
Figure 9.11	Data Flow in the Single Address Mode
Figure 9.12	Example of DMA Transfer Timing in the Single Address Mode
Figure 9.13	Example of DMA Transfer Timing in the Single Address Mode (16-Byte Transfer, External Memory Space (Ordinary Memory) → EXT Device with DACK)
Figure 9.14	DMA Transfer Example in the Cycle-Steal Mode.....
Figure 9.15	DMA Transfer Example in the Burst Mode.....
Figure 9.16	Bus State when Multiple Channels Are Operating (Priority Level Is Round-Robin Mode).....

Figure 9.25	Timing Chart of Source Address Reload Function
Figure 9.26	CMT Block Diagram
Figure 9.27	Counter Operation.....
Figure 9.28	Count Timing
Figure 9.29	CMF Set Timing
Figure 9.30	Timing of CMF Clear by the CPU

Section 10 Clock Pulse Generator (CPG)

Figure 10.1	Block Diagram of Clock Pulse Generator.....
Figure 10.2	Points for Attention when Using Crystal Oscillator.....
Figure 10.3	Points for Attention when Using PLL Oscillator Circuit

Section 11 Watchdog Timer (WDT)

Figure 11.1	Block Diagram of the WDT.....
Figure 11.2	Writing to WTCNT and WTCSR

Section 12 Timer Unit (TMU)

Figure 12.1	TMU Block Diagram
Figure 12.2	Setting the Count Operation.....
Figure 12.3	Auto-Reload Count Operation
Figure 12.4	Count Timing when Internal Clock Is Operating.....
Figure 12.5	Count Timing when External Clock Is Operating (Both Edges Detected)
Figure 12.6	Count Timing when On-Chip RTC Clock Is Operating
Figure 12.7	Operation Timing when Using the Input Capture Function (Using TCLK Rising Edge)
Figure 12.8	UNF Set Timing.....
Figure 12.9	Status Flag Clear Timing

Section 13 Realtime Clock (RTC)

Figure 13.1	RTC Block Diagram
Figure 13.2(a)	Setting the Time.....
Figure 13.2(b)	Setting the Time.....

Figure 14.4	SCPT[0]/RxD0 Pin
Figure 14.5	Data Format in Asynchronous Communication.....
Figure 14.6	Output Clock and Serial Data Timing (Asynchronous Mode).....
Figure 14.7	Sample Flowchart for SCI Initialization
Figure 14.8	Sample Flowchart for Transmitting Serial Data
Figure 14.9	SCI Transmit Operation in Asynchronous Mode.....
Figure 14.10	Sample Flowchart for Receiving Serial Data
Figure 14.11	SCI Receive Operation
Figure 14.12	Communication Among Processors Using Multiprocessor Format.....
Figure 14.13	Sample Flowchart for Transmitting Multiprocessor Serial Data
Figure 14.14	SCI Multiprocessor Transmit Operation.....
Figure 14.15	Sample Flowchart for Receiving Multiprocessor Serial Data.....
Figure 14.16	Example of SCI Receive Operation
Figure 14.17	Data Format in Clock Synchronous Communication
Figure 14.18	Sample Flowchart for SCI Initialization
Figure 14.19	Sample Flowchart for Serial Transmitting
Figure 14.20	Example of SCI Transmit Operation
Figure 14.21	Sample Flowchart for Serial Data Receiving.....
Figure 14.22	Example of SCI Receive Operation
Figure 14.23	Sample Flowchart for Serial Data Transmitting/Receiving
Figure 14.24	Receive Data Sampling Timing in Asynchronous Mode.....

Section 15 Smart Card Interface

Figure 15.1	Smart Card Interface Block Diagram.....
Figure 15.2	Pin Connection Diagram for the Smart Card Interface.....
Figure 15.3	Data Format for Smart Card Interface
Figure 15.4	Waveform of Start Character
Figure 15.5	Initialization Flowchart (Example)
Figure 15.6	Transmission Flowchart.....
Figure 15.7	Reception Flowchart (Example)
Figure 15.8	Receive Data Sampling Timing in Smart Card Mode.....
Figure 15.9	Retransmission in SCI Receive Mode.....



Figure 16.7	Example of Transmit Operation (Example with 8-Bit Data, Parity, One Stop Bit)
Figure 16.8	Example of Operation Using Modem Control ($\overline{\text{CTS2}}$)
Figure 16.9	Sample Serial Reception Flowchart (1)
Figure 16.10	Sample Serial Reception Flowchart (2)
Figure 16.11	Example of SCIF Receive Operation (Example with 8-Bit Data, Parity, One Stop Bit)
Figure 16.12	Example of Operation Using Modem Control ($\overline{\text{RTS2}}$)
Figure 16.13	Receive Data Sampling Timing in Asynchronous Mode

Section 18 I/O Ports

Figure 18.1	Port A
Figure 18.2	Port B
Figure 18.3	Port C
Figure 18.4	Port D
Figure 18.5	Port E
Figure 18.6	Port F
Figure 18.7	Port G
Figure 18.8	Port H
Figure 18.9	Port J
Figure 18.10	SC Port

Section 19 A/D Converter (ADC)

Figure 19.1	A/D Converter Block Diagram
Figure 19.2	A/D Data Register Access Operation (Reading H'AA40)
Figure 19.3	Word Access Example
Figure 19.4	Longword Access Example
Figure 19.5	Example of A/D Converter Operation (Single Mode, Channel 1 Selected)
Figure 19.6	Example of A/D Converter Operation (Multi Mode, Channels AN0 to AN7 Selected)
Figure 19.7	Example of A/D Converter Operation (Scan Mode, Channels AN0 to AN7 Selected)

Section 21 User Debugging Interface (H-UDI)

Figure 21.1	H-UDI Block Diagram.....
Figure 21.2	TAP Controller State Transitions.....
Figure 21.3	H-UDI Reset

Section 22 Power-Down Modes

Figure 22.1	Canceling Software Standby Mode with STBCR.STBY
Figure 22.2	Power-On Reset STATUS Output
Figure 22.3	Manual Reset STATUS Output
Figure 22.4	Software Standby to Interrupt STATUS Output
Figure 22.5	Software Standby to Power-On Reset STATUS Output.....
Figure 22.6	Software Standby to Manual Reset STATUS Output.....
Figure 22.7	Sleep to Interrupt STATUS Output
Figure 22.8	Sleep to Power-On Reset STATUS Output
Figure 22.9	Sleep to Manual Reset STATUS Output
Figure 22.10	Hardware Standby Mode (When CA Goes Low in Normal Operation)
Figure 22.11	Hardware Standby Mode Timing (When CA Goes Low during WDT Operation on Standby Mode Cancellation).....

Section 24 Electrical Characteristics

Power-On Sequence.....	
Figure 24.1	EXTAL Clock Input Timing.....
Figure 24.2	CKIO Clock Input Timing.....
Figure 24.3	CKIO Clock Output Timing
Figure 24.4	Power-On Oscillation Settling Time.....
Figure 24.5	Oscillation Settling Time at Standby Return (Return by Reset)
Figure 24.6	Oscillation Settling Time at Standby Return (Return by NMI)
Figure 24.7	Oscillation Settling Time at Standby Return (Return by IRQ or IRL).....
Figure 24.8	PLL Synchronization Settling Time by Reset or NMI at the Returning from Standby Mode (Return by Reset or NMI).....

Rev. 5.00 May 29, 2006 pa

RENESAS

Figure 24.16	Basic Bus Cycle (No Wait)
Figure 24.17	Basic Bus Cycle (One Wait)
Figure 24.18	Basic Bus Cycle (External Wait)
Figure 24.19	Burst ROM Bus Cycle (No Wait)
Figure 24.20	Burst ROM Bus Cycle (Two Waits)
Figure 24.21	Burst ROM Bus Cycle (External Wait)
Figure 24.22	Synchronous DRAM Read Bus Cycle (RCD = 0, CAS Latency = 1, TPC = 0)
Figure 24.23	Synchronous DRAM Read Bus Cycle (RCD = 2, CAS Latency = 2, TPC = 0)
Figure 24.24	Synchronous DRAM Read Bus Cycle (Burst Read (Single Read × 4), RCD = 0, CAS Latency = 1, TPC = 1)
Figure 24.25	Synchronous DRAM Read Bus Cycle (Burst Read (Single Read × 4), RCD = 1, CAS Latency = 3, TPC = 0)
Figure 24.26	Synchronous DRAM Write Bus Cycle (RCD = 0, TPC = 0, TRWL = 0)
Figure 24.27	Synchronous DRAM Write Bus Cycle (RCD = 2, TPC = 1, TRWL = 1)
Figure 24.28	Synchronous DRAM Write Bus Cycle (Burst Mode (Single Write × 4), RCD = 0, TPC = 1, TRWL = 0)
Figure 24.29	Synchronous DRAM Write Bus Cycle (Burst Mode (Single Write × 4), RCD = 1, TPC = 0, TRWL = 0)
Figure 24.30	Synchronous DRAM Burst Read Bus Cycle (RAS Down, Same Row Address, CAS Latency = 1)
Figure 24.31	Synchronous DRAM Burst Read Bus Cycle (RAS Down, Same Row Address, CAS Latency = 2)
Figure 24.32	Synchronous DRAM Burst Read Bus Cycle (RAS Down, Different Row Address, TPC = 0, RCD = 0, CAS Latency = 1)
Figure 24.33	Synchronous DRAM Burst Read Bus Cycle (RAS Down, Different Row Address, TPC = 1, RCD = 0, CAS Latency = 1)
Figure 24.34	Synchronous DRAM Burst Write Bus Cycle (RAS Down, Same Row Address)
Figure 24.35	Synchronous DRAM Burst Write Bus Cycle (RAS Down, Different Row Address, TPC = 0, RCD = 0)
Figure 24.36	Synchronous DRAM Burst Write Bus Cycle (RAS Down, Different Row Address, TPC = 1, RCD = 1)

Figure 24.45	PCMCIA I/O Bus Cycle (TED = 2, TEH = 1, One Wait, External Wait)
Figure 24.46	PCMCIA I/O Bus Cycle (TED = 1, TEH = 1, One Wait, Bus Sizing) ...
Figure 24.47	TCLK Input Timing
Figure 24.48	TCLK Clock Input Timing
Figure 24.49	Oscillation Settling Time at RTC Crystal Oscillator Power-on
Figure 24.50	SCK Input Clock Timing
Figure 24.51	SCI I/O Timing in Clock Synchronous Mode.....
Figure 24.52	I/O Port Timing.....
Figure 24.53	$\overline{\text{DREQ}}$ Input Timing
Figure 24.54	DRAK Output Timing
Figure 24.55	TCK Input Timing
Figure 24.56	TRST Input Timing (Reset Hold)
Figure 24.57	H-UDI Data Transfer Timing
Figure 24.58	$\overline{\text{ASEMD0}}$ Input Timing
Figure 24.59	AUD Timing.....
Figure 24.60	External Trigger Input Timing.....
Figure 24.61	A/D Conversion Timing
Figure 24.62	Output Load Circuit
Figure 24.63	Load Capacitance vs. Delay Time

Appendix

Figure D.1	Package Dimensions (FP-176C)
Figure D.2	Package Dimensions (TBP-208A)

Table 2.5	Data Transfer Instructions.....
Table 2.6	Arithmetic Instructions.....
Table 2.7	Logic Operation Instructions.....
Table 2.8	Shift Instructions.....
Table 2.9	Branch Instructions.....
Table 2.10	System Control Instructions.....
Table 2.11	Instruction Code Map.....

Section 3 Memory Management Unit (MMU)

Table 3.1	Access States Designated by D, C, and PR Bits.....
-----------	--

Section 4 Exception Processing

Table 4.1	Exception Event Vectors.....
Table 4.2	Exception Codes.....
Table 4.3	Types of Reset.....

Section 5 Cache

Table 5.1	LRU and Way Replacement.....
Table 5.2	Way to be Replaced when Cache Miss Occurs during PREF Instruction Execution.....
Table 5.3	Way to be Replaced when Cache Miss Occurs during Execution of Instruction Other than PREF Instruction.....
Table 5.4	LRU and Way Replacement (When W2LOCK = 1).....
Table 5.5	LRU and Way Replacement (When W3LOCK = 1).....
Table 5.6	LRU and Way Replacement (When W2LOCK = 1 and W3LOCK = 1).....

Section 6 Interrupt Controller (INTC)

Table 6.1	Pin Configuration.....
Table 6.2	IRL3 to IRL0 Pins and Interrupt Levels.....
Table 6.3	Interrupt Exception Handling Sources and Priority (IRQ Mode).....
Table 6.4	Interrupt Exception Handling Sources and Priority (IRL Mode).....
Table 6.5	Interrupt Level and INTEVT Code.....
Table 6.6	Interrupt Request Sources and IPRA to IPRE.....

Rev. 5.00 May 29, 2006 page xlv of xlviii



Table 8.4	PCMCIA Interface Characteristics
Table 8.5	PCMCIA Support Interface
Table 8.6	Area 6 Wait Control (Normal Memory I/F)
Table 8.7	Area 5 Wait Control (Normal Memory I/F)
Table 8.8	Area 4 Wait Control
Table 8.9	Area 0 Wait Control
Table 8.10	Area 6 Wait Control (PCMCIA I/F)
Table 8.11	32-Bit External Device/Big Endian Access and Data Alignment
Table 8.12	16-Bit External Device/Big Endian Access and Data Alignment
Table 8.13	8-Bit External Device/Big Endian Access and Data Alignment
Table 8.14	32-Bit External Device/Little Endian Access and Data Alignment
Table 8.15	16-Bit External Device/Little Endian Access and Data Alignment
Table 8.16	8-Bit External Device/Little Endian Access and Data Alignment
Table 8.17	Relationship between Bus Width, AMX, and Address Multiplex Output
Table 8.18	Example of Correspondence between this LSI and Synchronous DRAM Address Pins (AMX (3 to 0) = 0100 (32-Bit Bus Width))

Section 9 Direct Memory Access Controller (DMAC)

Table 9.1	Pin Configuration
Table 9.2	Selecting External Request Modes with the RS Bits
Table 9.3	Selecting On-Chip Peripheral Module Request Modes with the RS Bit
Table 9.4	Supported DMA Transfers
Table 9.5	Relationship of Request Modes and Bus Modes by DMA Transfer Category
Table 9.6	Transfer Conditions and Register Settings for Transfer between On-Chip Converter and External Memory
Table 9.7	Values in the DMAC after the Fourth Transfer Ends
Table 9.8	Transfer Conditions and Register Settings for Transfer between External Memory and SCIF Transmitter

Section 10 Clock Pulse Generator (CPG)

Table 10.1	Clock Pulse Generator Pins and Functions
Table 10.2	Clock Operating Modes

Rev. 5.00 May 29, 2006 pa



Section 14 Serial Communication Interface (SCI)

Table 14.1	SCI Pins	367
Table 14.2	SCSMR Settings
Table 14.3	Bit Rates and SCBRR Settings in Asynchronous Mode
Table 14.4	Bit Rates and SCBRR Settings in Clock Synchronous Mode
Table 14.5	Maximum Bit Rates for Various Frequencies with Baud Rate Generator (Asynchronous Mode)
Table 14.6	Maximum Bit Rates during External Clock Input (Asynchronous Mode)	..
Table 14.7	Maximum Bit Rates during External Clock Input (Clock Synchronous Mode)
Table 14.8	Serial Mode Register Settings and SCI Communication Formats
Table 14.9	SCSMR and SCSCR Settings and SCI Clock Source Selection
Table 14.10	Serial Communication Formats (Asynchronous Mode)
Table 14.11	Receive Error Conditions and SCI Operation
Table 14.12	SCI Interrupt Sources
Table 14.13	SCSSR Status Flags and Transfer of Receive Data

Section 15 Smart Card Interface

Table 15.1	Pin Configuration
Table 15.2	Register Settings for the Smart Card Interface
Table 15.3	Relationship of n to CKS1 and CKS0
Table 15.4	Examples of Bit Rate B (Bit/s) for SCBRR Settings (n = 0)
Table 15.5	Examples of SCBRR Settings for Bit Rate B (Bit/s) (n = 0)
Table 15.6	Maximum Bit Rates for Frequencies (Smart Card Interface Mode)
Table 15.7	Register Set Values and SCK ϕ Pin
Table 15.8	Smart Card Mode Operating State and Interrupt Sources

Section 16 Serial Communication Interface with FIFO (SCIF)

Table 16.1	SCIF Pins
Table 16.2	SCSMR2 Settings
Table 16.3	Bit Rates and SCBRR2 Settings

Table 17.1 List of Multiplexed Pins

Section 18 I/O Ports

Table 18.1 Read/Write Operation of the Port A Data Register (PADR)

Table 18.2 Read/Write Operation of the Port B Data Register (PBDR)

Table 18.3 Read/Write Operation of the Port C Data Register (PCDR)

Table 18.4 Read/Write Operation of the Port D Data Register (PDDR)

Table 18.5 Read/Write Operation of the Port E Data Register (PEDR)

Table 18.6 Read/Write Operation of the Port F Data Register (PFDR)

Table 18.7 Read/Write Operation of the Port G Data Register (PGDR)

Table 18.8 Read/Write Operation of the Port H Data Register (PHDR)

Table 18.9 Read/Write Operation of the Port J Data Register (PJDR).....

Table 18.10 Read/Write Operation of the SC Port Data Register (SCPDR)

Section 19 A/D Converter (ADC)

Table 19.1 A/D Converter Pins

Table 19.2 Analog Input Channels and A/D Data Registers

Table 19.3 A/D Conversion Time (Single Mode)

Table 19.4 Analog Input Pin Ratings

Table 19.5 Relationship between Access Size and Read Data

Section 20 D/A Converter (DAC)

Table 20.1 D/A Converter Pins

Section 21 User Debugging Interface (H-UDI)

Table 21.1 Pin Configuraiton

Table 21.2 This LSI's Pins and Boundary Scan Register Bits

Table 21.3 Reset Configuration.....

Section 22 Power-Down Modes

Table 22.1 Power-Down Modes.....

Table 22.2 Pin Configuration

Rev. 5.00 May 29, 2006 pag

RENESAS

Table 24.7	Bus Timing (Clock Modes 0/1/2/7).....
Table 24.8	Peripheral Module Signal Timing
Table 24.9	H-UDI, AUD Related Pin Timing.....
Table 24.10	A/D Converter Timing
Table 24.11	A/D Converter Characteristics
Table 24.12	D/A Converter Characteristics

Appendix

Table B.1	Pin States during Resets, Power-Down States, and Bus-Released State
Table B.2	Pin Specifications
Table B.3	Pin States (Normal Memory/Little Endian)
Table B.4	Pin States (Normal Memory/Big Endian)
Table B.5	Pin States (Burst ROM/Little Endian).....
Table B.6	Pin States (Burst ROM/Big Endian).....
Table B.7	Pin States (Synchronous DRAM/Little Endian).....
Table B.8	Pin States (Synchronous DRAM/Big Endian).....
Table B.9	Pin States (PCMCIA/Little Endian)
Table B.10	Pin States (PCMCIA/Big Endian)

The LSI incorporates the following peripheral functions: an on-chip direct memory access controller (DMAC) that enables high-speed data transfer and a bus state controller (BS) that enables direct connection to different types of memory. The LSI also incorporates a serial communication interface, an A/D converter, a D/A converter, a timer, and a realtime clock to enable system configuration at low cost.

A built-in power management function enables dynamic control of power consumption. The LSI is optimum for portable electronic devices such as PDAs that require both high performance and low power.


The SH7706 incorporates a user debugging interface (H-UDI) and an advanced user debugger (AUD) to support emulator functions such as E10A. This LSI also incorporates a user debugger controller (UBC) for self debugging.

Note: The SuperH is a trademark of Renesas Technology, Corp.

1.1 Feature

- Original Renesas SuperH architecture
- Object code level compatible with SH-1, SH-2 and SH-3
- 32-bit RISC-type instruction set
 - Instruction length: 16-bit fixed length
 - Improved code efficiency
 - Load-store architecture
 - Delayed branch instructions
 - Instruction set oriented for C language
- Five-stage pipeline
- Instruction execution time: one instruction/cycle for basic instructions
- General-register: Sixteen 32-bit general registers
- Control-register: Eight 32-bit control registers
- System-register: Four 32-bit system registers

- Direct Memory Access Controller (DMAC)
- Clock Pulse Generator (CPG)
- Watchdog Timer (WDT)
- Timer Unit (TMU)
- Realtime Clock (RTC)
- Serial Communication Interface (SCI)
- Smartcard Interface
- Serial Communication Interface with FIFO (SCIF)
- 10-bit A/D converter (ADC)
- 8-bit D/A converter (DAC)
- User Debugging Interface (H-UDI)
- Advanced User Debugger (AUD)



Legend:

- | | | | |
|---------|--|-------|---|
| ADC | : A/D converter | DMAC | : Direct memory access controller |
| AUD | : Advanced user debugger | H-UDI | : User debugging interface |
| BSC | : Bus state controller | INTC | : Interrupt controller |
| CACHE | : Cache memory | MMU | : Memory management unit |
| CCN | : Cache memory controller | RTC | : Realtime clock |
| CMT | : Compare match timer | SCI | : Serial communication interface (with smart ca |
| CPG/WDT | : Clock pulse generator/watchdog timer | SCIF | : Serial communication interface (with FIFO) |
| CPU | : Central processing unit | TLB | : Address translation buffer |
| DAC | : D/A converter | TMU | : Timer unit |
| | | UBC | : User break controller |

Figure 1.1 SH7706 Block Diagram




Figure 1.2 Pin Assignment (FP-176C)






Figure 1.3 Pin Assignment (TBP-208A)

4	D3	V _{SS} -RTC	—	RTC power supply (0 V)
5	F4	D31/PTB[7]	I/O	Data bus / input/output p
6	F3	D30/PTB[6]	I/O	Data bus / input/output p
7	F2	D29/PTB[5]	I/O	Data bus / input/output p
8	F1	D28/PTB[4]	I/O	Data bus / input/output p
9	G4	D27/PTB[3]	I/O	Data bus / input/output p
10	G3	D26/PTB[2]	I/O	Data bus / input/output p
11	G2	V _{SS} Q	—	Input/output power supp
12	G1	D25/PTB[1]	I/O	Data bus / input/output p
13	H4	V _{CC} Q	—	Input/output power supp
14	H3	D24/PTB[0]	I/O	Data bus / input/output p
15	H2	D23/PTA[7]	I/O	Data bus / input/output p
16	H1	D22/PTA[6]	I/O	Data bus / input/output p
17	J4	D21/PTA[5]	I/O	Data bus / input/output p
18	J2	D20/PTA[4]	I/O	Data bus / input/output p
19	J1	V _{SS}	—	Internal power supply (0
20	J3	D19/PTA[3]	I/O	Data bus / input/output p
21	K1	V _{CC}	—	Internal power supply (1
22	K2	D18/PTA[2]	I/O	Data bus / input/output p
23	K3	D17/PTA[1]	I/O	Data bus / input/output p
24	K4	D16/PTA[0]	I/O	Data bus / input/output p
25	L1	V _{SS} Q	—	Input/output power supp
26	L2	D15	I/O	Data bus
27	L3	V _{CC} Q	—	Input/output power supp
28	L4	D14	I/O	Data bus
29	M1	D13	I/O	Data bus

35	N3	D7	I/O	Data bus
36	N4	D6	I/O	Data bus
37	P1	$V_{SS}Q$	—	Input/output power sup
38	P2	D5	I/O	Data bus
39	P3	$V_{CC}Q$	—	Input/output power sup
40	R1	D4	I/O	Data bus
41	R2	D3	I/O	Data bus
42	P4	D2	I/O	Data bus
43	T1	D1	I/O	Data bus
44	T2	D0	I/O	Data bus
45	U1	A0	O	Address bus
46	U2	A1	O	Address bus
47	R3	A2	O	Address bus
48	T3	A3	O	Address bus
49	U3	$V_{SS}Q$	—	Input/output power sup
50	R4	A4	O	Address bus
51	T4	$V_{CC}Q$	—	Input/output power sup
52	U4	A5	O	Address bus
53	P5	A6	O	Address bus
54	R5	A7	O	Address bus
55	T5	A8	O	Address bus
56	U5	A9	O	Address bus
57	P6	A10	O	Address bus
58	R6	A11	O	Address bus
59	T6	A12	O	Address bus

65	P8	A16	O	Address bus
66	R8	A17	O	Address bus
67	T8	A18	O	Address bus
68	U8	A19	O	Address bus
69	P9	A20	O	Address bus
70	T9	A21	O	Address bus
71	U9	V _{SS}	—	Internal power supply (0)
72	R9	A22	O	Address bus
73	U10	V _{CC}	—	Internal power supply (1)
74	T10	A23	O	Address bus
75	P10	A24	O	Address bus
76	T11	A25	O	Address bus
77	R11	BS/PTC[0]	O / I/O	Bus cycle start signal / input/output port C
78	P11	\overline{RD}	O	Read strobe
79	U12	$\overline{WE0/DQMLL}$	O	D7 to D0 select signal / DQM (SDRAM)
80	T12	$\overline{WE1/DQMLU/WE}$	O	D15 to D8 select signal / (SDRAM) / write strobe (
81	R12	$\overline{WE2/DQMUL/}$ $\overline{ICIORD/PTC[1]}$	O / O / O / I/O	D23 to D16 select signal DQM (SDRAM) / PCMCIA input/output read input/output port C
82	P12	$\overline{WE3/DQMUU/}$ $\overline{ICIOWR/PTC[2]}$	O / O / O / I/O	D31 to D24 select signal DQM (SDRAM) / PCMCIA input/output wr input/output port C
83	U13	$\overline{RD/WR}$	O	Read/write

89	U17	$\overline{\text{CS4}}/\text{PTC}[5]$	O / I/O	Chip select 4 / input/output
90	T17	$\overline{\text{CS5}}/\overline{\text{CE1A}}/\text{PTC}[6]$	O / O / I/O	Chip select 5 / CE1 (area 5 PCMCIA) / input/output
91	R15	$\overline{\text{CS6}}/\overline{\text{CE1B}}/\text{PTC}[7]$	O / O / I/O	Chip select 6 / CE1 (area 6 PCMCIA) / input/output
92	R16	$\overline{\text{CE2A}}/\text{PTD}[6]$	O / I/O	Area 5 PCMCIA CE2 / input/output port D
93	R17	$V_{\text{ss}}\text{Q}$	—	Input/output power supply
94	P15	$\overline{\text{CE2B}}/\text{PTD}[7]$	O / I/O	Area 6 PCMCIA CE2 / input/output port D
95	P16	$V_{\text{cc}}\text{Q}$	—	Input/output power supply
96	P17	$\overline{\text{RASL}}/\text{PTD}[0]$	O / I/O	Lower 32 Mbytes address (SDRAM) / input/output
97	N14	$\overline{\text{RASU}}/\text{PTD}[1]$	O / I/O	Upper 32 Mbytes address (SDRAM) / input/output
98	N15	$\overline{\text{CASL}}/\text{PTD}[2]$	O / I/O	Lower 32 Mbytes address (SDRAM) / input/output
99	N16	$\overline{\text{CASU}}/\text{PTD}[3]$	O / I/O	Upper 32 Mbytes address (SDRAM) / input/output
100	N17	$\text{CKE}/\text{PTD}[4]$	O / I/O	CK enable (SDRAM) / input/output port D
101	M14	$\overline{\text{IOIS16}}/\text{PTD}[5]$	I / I/O	IOIS16 (PCMCIA) / input/output
102	M15	$\overline{\text{BACK}}$	O	Bus acknowledge
103	M16	$\overline{\text{BREQ}}$	I	Bus request
104	M17	$\overline{\text{WAIT}}$	I	Hardware wait request
105	L14	$\text{DACK0}/\text{PTE}[0]$	O / I/O	DMA acknowledge 0 / input/output port E
106	L15	$\text{DACK1}/\text{PTE}[1]$	O / I/O	DMA acknowledge 1 / input/output port E

111	K17	AUDATA[2]/PTF[2]	I/O	AUD data / input/output port F
112	J14	AUDATA[3]/PTF[3]	I/O	AUD data / input/output port F
113	J16	$\overline{\text{AUDSYNC}}/\text{PTF}[4]$	O / I/O	AUD synchronous / input/output port F
114	J17	TDI/PTG[0]	I	Data input (H-UDI) / input/output port F
115	J15	V_{SS}	—	Internal power supply (0 V)
116	H17	TCK/PTG[1]	I	Clock (H-UDI) / input/output port F
117	H16	V_{CC}	—	Internal power supply (1.9 V)
118	G16	TMS/PTG[2]	I	Mode select (H-UDI) / input/output port F
119	G15	$\overline{\text{TRST}}/\text{PTG}[3]$	I	Reset (H-UDI) / input/output port F
120	G14	TDO/PTF[5]	O / I/O	Data output (H-UDI) / input/output port F
121	F16	$\overline{\text{ASEBRKAK}}/\text{PTF}[6]$	O / I/O	ASE break acknowledge / input/output port F
122	F15	$\overline{\text{ASEMD0}}^{*3}$	I	ASE mode (H-UDI)
123	E17	$V_{CC}\text{-PLL1}^{*2}$	—	PLL1 power supply (1.9 V)
124	E16	CAP1	—	PLL1 external capacitance
125	E15	$V_{SS}\text{-PLL1}^{*2}$	—	PLL1 power supply (0 V)
126	E14	$V_{SS}\text{-PLL2}^{*2}$	—	PLL2 power supply (0 V)
127	D17	CAP2	—	PLL2 external capacitance
128	D16	$V_{CC}\text{-PLL2}^{*2}$	—	PLL2 power supply (1.9 V)
129	C17	MD1	I	Clock mode setting
130	C16	V_{SS}	—	Internal power supply (0 V)
131	B17	XTAL	O	Clock oscillator pin
132	B16	EXTAL	I	External clock / crystal oscillator

136	B15	$\overline{\text{IRQOUT}}/\text{PTE}[7]$	O / I/O	Interrupt request notification input/output port E
137	A15	$V_{\text{SS}}\text{Q}$	—	Input/output power supply
138	C14	CKIO	I/O	System clock input/output
139	B14	$V_{\text{CC}}\text{Q}$	—	Input/output power supply
140	A14	TxD0/SCPT[0]	O	SCI transmit data 0 / SC
141	D13	SCK0/SCPT[1]	I/O	SCI clock 0 / SC port
142	C13	TxD2/SCPT[2]	O	SCIF transmit data 2 / S
143	B13	SCK2/SCPT[3]	I/O	SCIF clock 2 / SC port
144	A13	$\overline{\text{RTS2}}/\text{SCPT}[4]$	O / I/O	SCIF transmit request 2
145	D12	RxD0/SCPT[0]	I	SCI receive data 0 / SC
146	C12	RxD2/SCPT[2]	I	SCIF receive data 2 / S
147	B12	$\overline{\text{CTS2}}/\text{IRQ5}/\text{SCPT}[5]$	I	SCIF transmit clear / ex interruption request / S
148	D11	V_{SS}	—	Internal power supply (V _{SS})
149	C11	$\overline{\text{RESETM}}$	I	Manual reset request
150	B11	V_{CC}	—	Internal power supply (V _{CC})
151	A11	$\overline{\text{IRQ0}}/\overline{\text{IRL0}}/\text{PTH}[0]$	I / I / I/O	External interrupt request input/output port H
152	D10	$\overline{\text{IRQ1}}/\overline{\text{IRL1}}/\text{PTH}[1]$	I / I / I/O	External interrupt request input/output port H
153	C10	$\overline{\text{IRQ2}}/\overline{\text{IRL2}}/\text{PTH}[2]$	I / I / I/O	External interrupt request input/output port H
154	B10	$\overline{\text{IRQ3}}/\overline{\text{IRL3}}/\text{PTH}[3]$	I / I / I/O	External interrupt request input/output port H
155	A10	$\overline{\text{IRQ4}}/\text{PTH}[4]$	I / I/O	External interrupt request input/output port H
156	D9	$V_{\text{SS}}\text{Q}$	—	Input/output power supply

162	C8	ADTRG/PTG[5]	I	Analog trigger / input port
163	D8	MD0	I	Clock mode setting
164	B7	MD2	I	Clock mode setting
165	A6	$\overline{\text{RESETP}}$	I	Power-on reset request
166	B6	CA	I	Chip activate / hardware request
167	C6	MD3	I	Area 0 bus width setting
168	D6	MD4	I	Area 0 bus width setting
169	A5	MD5	I	Endian setting
170	B5	AV_{ss}	—	Analog power supply (0)
171	C5	AN[0]/PTJ[0]	I	A/D converter input / input port J
172	D5	AN[1]/PTJ[1]	I	A/D converter input / input port J
173	A4	AN[2]/DA[1]/PTJ[2]	I / O / I	A/D converter input / D/A converter output / input port J
174	B4	AN[3]/DA[0]/PTJ[3]	I / O / I	A/D converter input / D/A converter output / input port J
175	B3	AV_{cc}	—	Analog power supply (3)
176	B2	AV_{ss}	—	Analog power supply (0)

Notes: Except in hardware standby mode, all $\text{V}_{\text{cc}}/\text{V}_{\text{ss}}$ pins must be connected to the power supply. (Supply power constantly.) In hardware standby mode, power must be supplied to $\text{V}_{\text{cc}}\text{-RTC}$ and $\text{V}_{\text{ss}}\text{-RTC}$. If power is not supplied to V_{cc} and V_{ss} pins other than $\text{V}_{\text{cc}}\text{-RTC}$ and $\text{V}_{\text{ss}}\text{-RTC}$, hold the CA pin low.

In the TBP-208A package, the A1, A2, A3, A7, A12, B1, C4, C7, D1, D2, D4, D7, E1, E2, E3, E4, F14, F17, G17, H14, H15, K14, P14, R10, T13, T15, T16, U11, U16 pins must be connected to V_{ss} .

1. Must be connected to the power supply even when the RTC is not used.
2. Must be connected to the power supply even when the on-chip PLL circuits are not used (except in hardware standby mode).
3. Must be high level when the user system is used independently without using an emulator or H-UDI. When this pin goes low or is open, the $\overline{\text{RESETP}}$ pin may be masked. (See section 21, User Debugging Interface (H-UDI).)

normally operates in user mode, and enters privileged mode when an exception occurs or an interrupt is accepted. There are three kinds of registers—general registers, system registers, and control registers—and the registers that can be accessed differ in the two processor modes.

General Registers: There are 16 general registers, designated R0 to R15. General registers R0 to R7 are banked registers which are switched by a processor mode change. In privileged mode, the register bank bit (RB) in the status register (SR) defines which banked register set is active: bank 0 general registers, and which set is accessed only through the load control register (LDC) and store control register (STC) instructions.

When the RB bit is 1, BANK1 general registers R0_BANK1 to R7_BANK1 and non-banked general registers R8 to R15 function as the general register set, with BANK0 general registers R0_BANK0 to R7_BANK0 accessed only by the LDC/STC instructions.

When the RB bit is 0, BANK0 general registers R0_BANK0 to R7_BANK0 and non-banked general registers R8 to R15 function as the general register set, with BANK1 general registers R0_BANK1 to R7_BANK1 accessed only by the LDC/STC instructions. In user mode, only bank 0 general registers R0_BANK0 to R7_BANK0 and non-banked general registers R8 to R15 can be accessed as general registers R0 to R15, and bank 1 general registers R0_BANK1 to R7_BANK1 cannot be accessed.

Control Registers: Control registers comprise the global base register (GBR) and status register (SR) which can be accessed in both processor modes, and the saved status register (SSR), program counter (SPC), and vector base register (VBR) which can only be accessed in privileged mode. Some bits of the status register (such as the RB bit) can only be accessed in privileged mode.

System Registers: System registers comprise the multiply and accumulate registers (MACL/MACH), the procedure register (PR), and the program counter (PC). Access to system registers does not depend on the processor mode.

The register configuration in each mode is shown in figures 2.1.

R7_BANK0*2	R7_BANK1*3	R7_BANK0*4
R8	R8	R8
R9	R9	R9
R10	R10	R10
R11	R11	R11
R12	R12	R12
R13	R13	R13
R14	R14	R14
R15	R15	R15
SR	SR	SR
	SSR	SSR
GBR	GBR	GBR
MACH	MACH	MACH
MACL	MACL	MACL
PR	PR	PR
	VBR	VBR
PC	PC	PC
	SPC	SPC
	R0_BANK0*1*4	R0_BANK1*1*3
	R1_BANK0*4	R1_BANK1*3
	R2_BANK0*4	R2_BANK1*3
	R3_BANK0*4	R3_BANK1*3
	R4_BANK0*4	R4_BANK1*3
	R5_BANK0*4	R5_BANK1*3
	R6_BANK0*4	R6_BANK1*3
	R7_BANK0*4	R7_BANK1*3

a. User mode register configuration

b. Privileged mode register configuration (RB = 1)

c. Privileged mode register configuration (RB = 0)

- Notes:
1. R0 functions as an index register in the indexed register-indirect addressing mode and indexed GBR-indirect addressing mode.
 2. Banked register
 3. Banked register
When the RB bit of the SR register is 1, the register can be accessed for general use. When RB bit is 0, it can only be accessed with the LDC/STC instruction.
 4. Banked register
When the RB bit of the SR register is 0, the register can be accessed for general use. When RB bit is 1, it can only be accessed with the LDC/STC instruction.

Figure 2.1 Register Configuration

	GBR, SSR, SPC	Undefined
	VBR	H'00000000
System registers	MACH, MACL, PR	Undefined
	PC	H'A0000000

Note: * Initial value is set at power-on-reset or manual-reset.

2.1.2 General Registers

There are 16 general registers, designated R0 to R15. General registers R0 to R7 are banked registers, with a different R0 to R7 register bank (R0_BANK0 to R7_BANK0 or R0_BANK1 to R7_BANK1) being accessed according to the processor mode. For details, see figure 2.2.

The general register configuration is shown in figure 2.2.




Figure 2.2 General Registers

- Procedure Register (PR)
- Program Counter (PC)

The system register configuration is shown in figure 2.3.




Figure 2.3 System Registers

1. Multiply and Accumulate Register (MAC)

Multiply and Accumulate register is consist of Higher part register (MACH) and Lower part register (MACL).

Store the results of multiply-and-accumulate operations.

Initialized to undefined by a reset.

2. Procedure Register (PR)

Stores the return address for exiting a subroutine procedure.

Initialized to undefined by a reset.

3. Program Counter (PC)

Indicates the address four addresses (two instructions) ahead of the currently executing instruction. Initialized to H'A0000000 by a reset.

- Global base register (GBR)
- Vector base register (VBR)

The control register configuration is shown in figure 2.4.




Figure 2.4 Control Registers

indicates the processor operation mode.
 0: User mode
 1: Privileged mode
 MD is set to 1 when an exception or interrupt is occurred.

29	RB	1	R/W	Register bank bit Determines the bank of general registers R7 used in privileged mode. 1: R0_BANK1 to R7_BANK1 and R8 general registers, and R0_BANK0 to R7_BANK0 can be accessed by LDR instructions. 0: R0_BANK0 to R7_BANK0 and R8 general registers, and R0_BANK1 to R7_BANK1 can be accessed by LDR instructions. RB is set to 1 when an exception or interrupt is occurred.
28	BL	1	R/W	Block bit 0: Exceptions and interrupts are accepted. 1: Exceptions and interrupts are suppressed. See section 4, Exception Processing details. BL is set to 1 when an exception or interrupt is occurred.
27 to 13	—	All 0	R	Reserved These bits always read as 0, and the value should always be 0.
12	CL	0	R/W	Cache lock bit 0: Cache look function is disabled. 1: Cache look function is enabled.

7	I3	1	R/W	Interrupt mask bits
6	I2	1	R/W	4-bit field indicating the interrupt reception level.
5	I1	1	R/W	
4	I0	1	R/W	I3 to I0 do not change to the interrupt acceptance level when an interrupt occurs.
3, 2	—	All 0	R	Reserved These bits always read as 0, and their values should always be 0.
1	S	—	R/W	S bit Used by the MAC instruction.
0	T	—	R/W	T bit Used by the MOV _T , CMP/cond, TA _{BF} , SETT, CLRT, and DT instructions to indicate true (1) or false (0). Used by the ADDV/C, SUBV/C, DIV, NEG _C , SHAR/L, SHLR/L, ROTR/L, and ROTCR/L instructions to indicate a borrow, overflow, or underflow.


Note: The M, Q, S and T bits can be set or cleared by special instructions in user mode. Other bit values are undefined after a reset. All other bits can be read or written in privileged mode.

- **Saved Status Register (SSR)**
Stores current SR value at time of exception to indicate processor status in return to user mode stream from exception handler.
Initialized to undefined by a reset.
- **Saved Program Counter (SPC)**
Stores current PC value at time of exception to indicate return address at completion of exception handling.
Initialized to undefined by a reset.

2.2 Data Formats

2.2.1 Data Format in Registers

Register operands are always longwords (32 bits). When a memory operand is only a byte or a word (16 bits), the sign is extended to the longword, and stores into the register.



2.2.2 Data Format in Memory

Memory data formats are classified into bytes, words, and longwords. Memory can be accessed in 8-bit byte, 16-bit word, or 32-bit longword form. A memory operand less than 32 bits is sign-extended before being stored in a register.

A word operand must be accessed starting from a word boundary (even address of a 2-byte address $2n$), and a longword operand starting from a longword boundary (even address of a 4-byte unit: address $4n$). An address error will result if this rule is not observed. A byte operand can be accessed from any address.

Big-endian or little-endian byte order can be selected for the data format. The endian mode can be set with the MD5 external pin in a power-on reset. Big-endian mode is selected when the MD5 pin is low, and little-endian when high. The endian mode cannot be changed dynamically. Bit positions are numbered left to right from most-significant to least-significant. Thus, in a 32-bit longword, the leftmost bit, bit 31, is the most significant bit and the rightmost bit, bit 0, is the least significant bit.

Figure 2.5 Data Format in Memory

2.3 Instruction Features

2.3.1 Execution Environment

Data Length: The instruction set is implemented with fixed-length 16-bit wide instructions. Instructions are executed in a pipelined sequence with single-cycle execution for most instructions. All instructions are executed in 32-bit longword units. Memory can be accessed in 8-bit byte, 16-bit word, and 32-bit longword units, with byte or word units sign-extended into 32-bit longwords. Literals are sign-extended in arithmetic operations (MOV, ADD, and CMP/EQ instructions) and zero-extended in logical operations (TST, AND, OR, and XOR instructions).

Load/Store Architecture: The load-store architecture is used, so basic operations are executed in registers. Operations requiring memory access are executed in registers following a load or store instruction, except for bit-manipulation operations such as logical AND functions, which are executed directly in memory.

Delayed Branching: Unconditional branching is implemented as delayed branch operations. Pipeline disruptions due to branching are minimized by the execution of the instruction immediately following the delayed branch instruction prior to branching. Conditional branch instructions are of three kinds, delayed and normal.




```
BRA      TRGET
ADD      R1, R0    ; ADD is executed prior to branching to TRGET
```


Literals: Byte-length literals are inserted directly into the instruction code as immediates. To maintain the 16-bit fixed-length instruction code, word or longword literals are stored in a table in main memory rather than inserted directly into the instruction code. The memory table is accessed by the MOV instruction using PC-relative addressing with displacement, as follows:

```
MOV.W    @(disp, PC), R0
```


Absolute Addresses: As with word and longword literals, absolute addresses must also be stored in a table in main memory. The value of the absolute address is transferred to a register. The operand access is specified by indexed register-indirect addressing, with the absolute address loaded (like word and longword immediate data) during instruction execution.

16-Bit and 32-Bit Displacements: In the same way, 16-bit and 32-bit displacements are also stored in a table in main memory. Exactly like absolute addresses, the displacement value is transferred to a register and the operand access is specified by indexed register-indirect addressing. The displacement is loaded (like word and longword immediate data) during instruction execution.


direct		is register Rn contents.)	
Register indirect	@Rn	Effective address is register Rn contents.	Rn
			
Register indirect with post-increment	@Rn+	Effective address is register Rn contents. A constant is added to Rn after instruction execution: 1 for a byte operand, 2 for a word operand, 4 for a longword operand.	Rn After instruction execution Byte: Rn + Word: Rn + Longword: Rn
			
Register indirect with pre-decrement	@-Rn	Effective address is register Rn contents, decremented by a constant beforehand: 1 for a byte operand, 2 for a word operand, 4 for a longword operand.	Byte: Rn - Word: Rn - Longword: Rn (Instruction with Rn after calculation)
			




Indexed register indirect	@(R0, Rn)	Effective address is sum of register Rn and R0 contents.	Rn + R0
---------------------------	-----------	--	---------




GBR indirect with displacement	@(disp:8, GBR)	Effective address is register GBR contents with 8-bit displacement disp added. After disp is zero-extended, it is multiplied by 1 (byte), 2 (word), or 4 (longword), according to the operand size.	Byte: GBR + Word: GBR + Longword: GBR + x 4
--------------------------------	----------------	---	--




Indexed GBR indirect	@(R0, GBR)	Effective address is sum of register GBR and R0 contents.	GBR + R0
----------------------	------------	---	----------






PC-relative disp:8 Effective address is register PC contents with 8-bit displacement disp added after being sign-extended and multiplied by 2. PC + disp \times 2



disp:12 Effective address is register PC contents with 12-bit displacement disp added after being sign-extended and multiplied by 2. PC + disp \times 2



Immediate	#imm:8	8-bit immediate data imm of TST, AND, OR, or XOR instruction is zero-extended.	—
	#imm:8	8-bit immediate data imm of MOV, ADD, or CMP/EQ instruction is sign-extended.	—
	#imm:8	8-bit immediate data imm of TRAPA instruction is zero-extended and multiplied by 4.	—

Note: For the addressing modes below that use a displacement (disp), the assembler in this manual show the value before scaling ($\times 1$, $\times 2$, or $\times 4$) is performed according to the operand size. This is done to clarify the operation of the LSI. Refer to the relevant assembler notation rules for the actual assembler descriptions.

@ (disp:4, Rn) ; Register indirect with displacement

@ (disp:8, Rn) ; GBR indirect with displacement

@ (disp:8, PC) ; PC-relative with displacement

disp:8, disp:12 ; PC-relative

Table 2.3 Instruction Formats

Instruction Format	Source Operand	Destination Operand	Inst Exa				
0 format	<div style="display: flex; align-items: center; justify-content: space-between;"> 15 xxxx xxxx xxxx xxxx 0 </div>	—	NO				
n format	<div style="display: flex; align-items: center; justify-content: space-between;"> 15 <table border="1" style="border-collapse: collapse;"> <tr> <td style="padding: 2px;">xxxx</td> <td style="padding: 2px;">nnnn</td> <td style="padding: 2px;">xxxx</td> <td style="padding: 2px;">xxxx</td> </tr> </table> 0 </div>	xxxx	nnnn	xxxx	xxxx	—	MO Rn
		xxxx	nnnn	xxxx	xxxx		
		Control register or system register	nnnn: register direct	STS MA			
Control register or system register	nnnn: register indirect with pre-decrement	STC SR,					
m format	<div style="display: flex; align-items: center; justify-content: space-between;"> 15 <table border="1" style="border-collapse: collapse;"> <tr> <td style="padding: 2px;">xxxx</td> <td style="padding: 2px;">mmmm</td> <td style="padding: 2px;">xxxx</td> <td style="padding: 2px;">xxxx</td> </tr> </table> 0 </div>	xxxx	mmmm	xxxx	xxxx	mddd: register direct	LDC Rm,
		xxxx	mmmm	xxxx	xxxx		
		mddd: register indirect with post-increment	Control register or system register	LDC @R			
		mddd: register indirect	—	JMP @R			
mddd: PC-relative using Rm	—	BRA Rm					

increment
(multiply-and-accumulate operation)
nnnn: * register indirect with post-increment
(multiply-and-accumulate operation)

mmmm: register indirect with post-increment nnnn: register direct MOV @Rn

mmmm: register direct nnnn: register indirect with pre-decrement MOV Rn, @Rn

mmmm: register direct nnnn: indexed register indirect MOV Rn, @Rn

md format	15	<table border="1"> <tr> <td>xxxx</td> <td>xxxx</td> <td>mmmm</td> <td>dddd</td> </tr> </table>				xxxx	xxxx	mmmm	dddd	0	mmmmdddd: register indirect with displacement	R0 (register direct)	MOV @R0, @R0 + displacement
xxxx	xxxx	mmmm	dddd										
nd4 format	15	<table border="1"> <tr> <td>xxxx</td> <td>xxxx</td> <td>nnnn</td> <td>dddd</td> </tr> </table>				xxxx	xxxx	nnnn	dddd	0	R0 (register direct)	nnnndddd: register indirect with displacement	MOV R0, @R0 + displacement
xxxx	xxxx	nnnn	dddd										

d format	<div style="display: flex; align-items: center;"> 15 <div style="border: 1px solid black; padding: 2px;"> <div style="display: flex; justify-content: space-between; width: 100%;"> xxxx xxxx </div> <div style="display: flex; justify-content: space-between; width: 100%;"> dddd dddd </div> </div> 0 </div>	ddddddd: GBR indirect with displacement	R0 (register direct)	MO @ (c
		R0 (register direct)	ddddddd: GBR indirect with displacement	MO R0,
		ddddddd: PC-relative with displacement	R0 (register direct)	MO @ (c
		ddddddd: PC-relative	—	BF
d12 format	<div style="display: flex; align-items: center;"> 15 <div style="border: 1px solid black; padding: 2px;"> <div style="display: flex; justify-content: space-between; width: 100%;"> xxxx dddd dddd dddd </div> </div> 0 </div>	ddddddddddd: PC-relative	—	BR (lab PC)
nd8 format	<div style="display: flex; align-items: center;"> 15 <div style="border: 1px solid black; padding: 2px;"> <div style="display: flex; justify-content: space-between; width: 100%;"> xxxx nnnn dddd dddd </div> </div> 0 </div>	ddddddd: PC-relative with displacement	nnnn: register direct	MO @ (c
i format	<div style="display: flex; align-items: center;"> 15 <div style="border: 1px solid black; padding: 2px;"> <div style="display: flex; justify-content: space-between; width: 100%;"> xxxx xxxx iiii iiii </div> </div> 0 </div>	iiiiiii: immediate	Indexed GBR indirect	AN #im @ (F
		iiiiiii: immediate	R0 (register direct)	AN #im
		iiiiiii: immediate	—	TR
ni format	<div style="display: flex; align-items: center;"> 15 <div style="border: 1px solid black; padding: 2px;"> <div style="display: flex; justify-content: space-between; width: 100%;"> xxxx nnnn iiii iiii </div> </div> 0 </div>	iiiiiii: immediate	nnnn: register direct	AD #im

Note: * In a multiply-and-accumulate instruction, nnnn is the source register.

Classification	Types	Code	Function	Ins
Data transfer	5	MOV	Data transfer	39
		MOVA	Effective address transfer	
		MOVT	T bit transfer	
		SWAP	Swap of upper and lower bytes	
		XTRCT	Extraction of middle of linked registers	
Arithmetic operations	21	ADD	Binary addition	33
		ADDC	Binary addition with carry	
		ADDV	Binary addition with overflow check	
		CMP/cond	Comparison	
		DIV1	Division	
		DIV0S	Initialization of signed division	
		DIV0U	Initialization of unsigned division	
		DMULS	Signed double-precision multiplication	
		DMULU	Unsigned double-precision multiplication	
		DT	Decrement and test	
		EXTS	Sign extension	
		EXTU	Zero extension	
		MAC	Multiply-and-accumulate operation, double-precision multiply-and-accumulate operation	

		SUB	Binary subtraction	
		SUBC	Binary subtraction with borrow	
		SUBV	Binary subtraction with underflow check	
Logic operations	6	AND	Logical AND	1
		NOT	Bit inversion	
		OR	Logical OR	
		TAS	Memory test and bit set	
		TST	Logical AND and T bit set	
		XOR	Exclusive OR	
Shift	12	ROTL	One-bit left rotation	1
		ROTR	One-bit right rotation	
		ROTCL	One-bit left rotation with T bit	
		ROTCR	One-bit right rotation with T bit	
		SHAL	One-bit arithmetic left shift	
		SHAR	One-bit arithmetic right shift	
		SHLL	One-bit logical left shift	
		SHLLn	n-bit logical left shift	
		SHLR	One-bit logical right shift	
		SHLRn	n-bit logical right shift	
		SHAD	Dynamic arithmetic shift	
		SHLD	Dynamic logical shift	

		BSR	Branch to subroutine procedure	
		BSRF	Branch to subroutine procedure	
		JMP	Unconditional branch	
		JSR	Branch to subroutine procedure	
		RTS	Return from subroutine procedure	
System control	15	CLRMAC	MAC register clear	75
		CLRT	Clear T bit	
		CLRS	Clear S bit	
		LDC	Load to control register	
		LDS	Load to system register	
		LDTLB	Load PTE to TLB	
		NOP	No operation	
		PREF	Prefetch data to cache	
		RTE	Return from exception handling	
		SETS	Set S bit	
		SETT	Set T bit	
		SLEEP	Shift to power-down mode	
		STC	Store from control register	
		STS	Store from system register	
		TRAPA	Trap exception handling	
Total:	68			18

The instruction codes are listed from tables 2.5 to 2.10. Those tables are described according to the following items.

Instruction code	MSB ↔ LSB	mmmm: Source register nnnn: Destination register 0000: R0 0001: R1 1111: R15 iii: Immediate data dddd: Displacement*
Operation summary	→, ← (xx) M/Q/T & ^ ~ <<n, >>n	Direction of transfer Memory operand Flag bits in SR Logical AND of each bit Logical OR of each bit Exclusive OR of each bit Logical NOT of each bit n-bit shift
Privileged mode		Indicates whether privileged mode applies
Execution cycles		Value when no wait states are inserted The execution cycles listed in the table are minimum. The actual number of cycles may be increased in the following cases: 1. When contention occurs between instruction data access 2. When the destination register of the load instruction (memory → register) and the register used by the next instruction are the same
T bit		Value of T bit after instruction is executed —: No change

Note: * Scaling (×1, ×2, ×4) is performed according to the instruction operand size.

		extension → Rn			
MOV.L	@(disp,PC),Rn	(disp × 4 + PC) → Rn	1101nnnnndddd	—	1
MOV	Rm, Rn	Rm → Rn	0110nnnnmmmm0011	—	1
MOV.B	Rm, @Rn	Rm → (Rn)	0010nnnnmmmm0000	—	1
MOV.W	Rm, @Rn	Rm → (Rn)	0010nnnnmmmm0001	—	1
MOV.L	Rm, @Rn	Rm → (Rn)	0010nnnnmmmm0010	—	1
MOV.B	@Rm, Rn	(Rm) → Sign extension → Rn	0110nnnnmmmm0000	—	1
MOV.W	@Rm, Rn	(Rm) → Sign extension → Rn	0110nnnnmmmm0001	—	1
MOV.L	@Rm, Rn	(Rm) → Rn	0110nnnnmmmm0010	—	1
MOV.B	Rm, @-Rn	Rn-1 → Rn, Rm → (Rn)	0010nnnnmmmm0100	—	1
MOV.W	Rm, @-Rn	Rn-2 → Rn, Rm → (Rn)	0010nnnnmmmm0101	—	1
MOV.L	Rm, @-Rn	Rn-4 → Rn, Rm → (Rn)	0010nnnnmmmm0110	—	1
MOV.B	@Rm+, Rn	(Rm) → Sign extension → Rn, Rm + 1 → Rm	0110nnnnmmmm0100	—	1
MOV.W	@Rm+, Rn	(Rm) → Sign extension → Rn, Rm + 2 → Rm	0110nnnnmmmm0101	—	1
MOV.L	@Rm+, Rn	(Rm) → Rn, Rm + 4 → Rm	0110nnnnmmmm0110	—	1
MOV.B	R0, @(disp, Rn)	R0 → (disp + Rn)	10000000nnnnndddd	—	1
MOV.W	R0, @(disp, Rn)	R0 → (disp × 2 + Rn)	10000001nnnnndddd	—	1
MOV.L	Rm, @(disp, Rn)	Rm → (disp × 4 + Rn)	0001nnnnmmmmddddd	—	1
MOV.B	@(disp, Rm), R0	(disp + Rm) → Sign extension → R0	10000100mmmmddddd	—	1
MOV.W	@(disp, Rm), R0	(disp × 2 + Rm) → Sign extension → R0	10000101mmmmddddd	—	1
MOV.L	@(disp, Rm), Rn	(disp × 4 + Rm) → Rn	0101nnnnmmmmddddd	—	1
MOV.B	Rm, @(R0, Rn)	Rm → (R0 + Rn)	0000nnnnmmmm0100	—	1

MOV.L	@(R0,Rm),Rn	(R0 + Rm) → Rn	0000nnnnmmmm1110	—
MOV.B	R0,@(disp,GBR)	R0 → (disp + GBR)	11000000dddddddd	—
MOV.W	R0,@(disp,GBR)	R0 → (disp × 2 + GBR)	11000001dddddddd	—
MOV.L	R0,@(disp,GBR)	R0 → (disp × 4 + GBR)	11000010dddddddd	—
MOV.B	@(disp,GBR),R0	(disp + GBR) → Sign extension → R0	11000100dddddddd	—
MOV.W	@(disp,GBR),R0	(disp × 2 + GBR) → Sign extension → R0	11000101dddddddd	—
MOV.L	@(disp,GBR),R0	(disp × 4 + GBR) → R0	11000110dddddddd	—
MOVA	@(disp,PC),R0	disp × 4 + PC → R0	11000111dddddddd	—
MOVT	Rn	T → Rn	0000nnnn00101001	—
SWAP.B	Rm,Rn	Rm → Swap the bottom two bytes → REG	0110nnnnmmmm1000	—
SWAP.W	Rm,Rn	Rm → Swap two consecutive words → Rn	0110nnnnmmmm1001	—
XTRCT	Rm,Rn	Rm: Middle 32 bits of Rn → Rn	0010nnnnmmmm1101	—



ADD	Rm, Rn	$Rn + Rm \rightarrow Rn,$ Carry $\rightarrow T$	0011nnnnnnmmmm1111	—	1
ADDV	Rm, Rn	$Rn + Rm \rightarrow Rn,$ Overflow $\rightarrow T$	0011nnnnnnmmmm1111	—	1
CMP/EQ	#imm, R0	If R0 = imm, 1 $\rightarrow T$	10001000iiiiiii	—	1
CMP/EQ	Rm, Rn	If Rn = Rm, 1 $\rightarrow T$	0011nnnnnnmmmm0000	—	1
CMP/HS	Rm, Rn	If Rn \geq Rm with unsigned data, 1 $\rightarrow T$	0011nnnnnnmmmm0010	—	1
CMP/GE	Rm, Rn	If Rn \geq Rm with signed data, 1 $\rightarrow T$	0011nnnnnnmmmm0011	—	1
CMP/HI	Rm, Rn	If Rn > Rm with unsigned data, 1 $\rightarrow T$	0011nnnnnnmmmm0110	—	1
CMP/GT	Rm, Rn	If Rn > Rm with signed data, 1 $\rightarrow T$	0011nnnnnnmmmm0111	—	1
CMP/PZ	Rn	If Rn \geq 0, 1 $\rightarrow T$	0100nnnn00010001	—	1
CMP/PL	Rn	If Rn > 0, 1 $\rightarrow T$	0100nnnn00010101	—	1
CMP/STR	Rm, Rn	If Rn and Rm have an equivalent byte, 1 $\rightarrow T$	0010nnnnnnmmmm1100	—	1
DIV1	Rm, Rn	Single-step division (Rn/Rm)	0011nnnnnnmmmm0100	—	1
DIV0S	Rm, Rn	MSB of Rn \rightarrow Q, MSB of Rm \rightarrow M, $M \wedge Q \rightarrow T$	0010nnnnnnmmmm0111	—	1
DIV0U		$0 \rightarrow M/Q/T$	0000000000011001	—	1

			$0, 1 \rightarrow T, \text{ else } 0 \rightarrow \bar{T}$	0100nnnnnnmmmm1000	—	1
EXTS.B	Rm, Rn	A byte in Rm is sign-extended \rightarrow Rn		0110nnnnnnmmmm1110	—	1
EXTS.W	Rm, Rn	A word in Rm is sign-extended \rightarrow Rn		0110nnnnnnmmmm1111	—	1
EXTU.B	Rm, Rn	A byte in Rm is zero-extended \rightarrow Rn		0110nnnnnnmmmm1100	—	1
EXTU.W	Rm, Rn	A word in Rm is zero-extended \rightarrow Rn		0110nnnnnnmmmm1101	—	1
MAC.L	@Rm+, @Rn+	Signed operation of (Rn) \times (Rm) + MAC \rightarrow MAC, Rn + 4 \rightarrow Rn, Rm + 4 \rightarrow Rm 32 \times 32 + 64 \rightarrow 64 bits		0000nnnnnnmmmm1111	—	2 to (5)*
MAC.W	@Rm+, @Rn+	Signed operation of (Rn) \times (Rm) + MAC \rightarrow MAC, Rn + 2 \rightarrow Rn, Rm + 2 \rightarrow Rm 16 \times 16 + 64 \rightarrow 64 bits		0100nnnnnnmmmm1111	—	2 to (5)*
MUL.L	Rm, Rn	Rn \times Rm \rightarrow MACL 32 \times 32 \rightarrow 32 bits		0000nnnnnnmmmm0111	—	2 to (5)*
MULS.W	Rm, Rn	Signed operation of Rn \times Rm \rightarrow MACL 16 \times 16 \rightarrow 32 bits		0010nnnnnnmmmm1111	—	1 to (3)*
MULU.W	Rm, Rn	Unsigned operation of Rn \times Rm \rightarrow MACL 16 \times 16 \rightarrow 32 bits		0010nnnnnnmmmm1110	—	1 to (3)*
NEG	Rm, Rn	0-Rm \rightarrow Rn		0110nnnnnnmmmm1011	—	1
NEGC	Rm, Rn	0-Rm-T \rightarrow Rn, Borrow \rightarrow T		0110nnnnnnmmmm1010	—	1

number of cycles required in case of contention with the preceding or following instruction.

AND.B	#imm,@(R0,GBR)	$(R0 + GBR) \& imm \rightarrow (R0 + GBR)$	1100110111111111	—	1
NOT	Rm, Rn	$\sim Rm \rightarrow Rn$	0110nnnnmmmm0111	—	1
OR	Rm, Rn	$Rn Rm \rightarrow Rn$	0010nnnnmmmm1011	—	1
OR	#imm, R0	$R0 imm \rightarrow R0$	1100101111111111	—	1
OR.B	#imm,@(R0,GBR)	$(R0 + GBR) imm \rightarrow (R0 + GBR)$	1100111111111111	—	3
TAS.B	@Rn*	If (Rn) is 0, $1 \rightarrow T$; 1 \rightarrow MSB of (Rn)*	0100nnnn00011011	—	4
TST	Rm, Rn	$Rn \& Rm$; if the result is 0, $1 \rightarrow T$	0010nnnnmmmm1000	—	1
TST	#imm, R0	$R0 \& imm$; if the result is 0, $1 \rightarrow T$	1100100011111111	—	1
TST.B	#imm,@(R0,GBR)	$(R0 + GBR) \& imm$; if the result is 0, $1 \rightarrow T$	1100110011111111	—	3
XOR	Rm, Rn	$Rn \wedge Rm \rightarrow Rn$	0010nnnnmmmm1010	—	1
XOR	#imm, R0	$R0 \wedge imm \rightarrow R0$	1100101011111111	—	1
XOR.B	#imm,@(R0,GBR)	$(R0 + GBR) \wedge imm \rightarrow (R0 + GBR)$	1100111011111111	—	3

Note: * The on-chip DMAC's bus cycle is not inserted between the read and write of the TAS instruction. The bus authority is not released by the BREQ.

ROTCR	Rn	$T \rightarrow Rn \rightarrow T$	0100nnnnn00100101	—	1
SHAD	Rm, Rn	$Rn \geq 0: Rn \ll Rm \rightarrow Rn$ $Rn < 0: Rn \gg Rm \rightarrow$ [MSB \rightarrow Rn]	0100nnnnnmmmm1100	—	1
SHAL	Rn	$T \leftarrow Rn \leftarrow 0$	0100nnnnn00100000	—	1
SHAR	Rn	MSB \rightarrow Rn \rightarrow T	0100nnnnn00100001	—	1
SHLD	Rm, Rn	$Rn \geq 0: Rn \ll Rm \rightarrow Rn$ $Rn < 0: Rn \gg Rm \rightarrow$ [0 \rightarrow Rn]	0100nnnnnmmmm1101	—	1
SHLL	Rn	$T \leftarrow Rn \leftarrow 0$	0100nnnnn00000000	—	1
SHLR	Rn	0 \rightarrow Rn \rightarrow T	0100nnnnn00000001	—	1
SHLL2	Rn	$Rn \ll 2 \rightarrow Rn$	0100nnnnn00001000	—	1
SHLR2	Rn	$Rn \gg 2 \rightarrow Rn$	0100nnnnn00001001	—	1
SHLL8	Rn	$Rn \ll 8 \rightarrow Rn$	0100nnnnn00011000	—	1
SHLR8	Rn	$Rn \gg 8 \rightarrow Rn$	0100nnnnn00011001	—	1
SHLL16	Rn	$Rn \ll 16 \rightarrow Rn$	0100nnnnn00101000	—	1
SHLR16	Rn	$Rn \gg 16 \rightarrow Rn$	0100nnnnn00101001	—	1

BF/S	label	Delayed branch, if T = 0, disp × 2 + PC → PC; if T = 1, nop	100011111ddddddddd	—	2/
BT	label	Delayed branch, if T = 1, disp × 2 + PC → PC; if T = 0, nop	10001001ddddddddd	—	3/
BT/S	label	If T = 1, disp × 2 + PC → PC; if T = 0, nop	10001101ddddddddd	—	2/
BRA	label	Delayed branch, disp × 2 + PC → PC	1010ddddddddd	—	2
BRAF	Rm	Delayed branch, Rm + PC → PC	0000mmmm00100011	—	2
BSR	label	Delayed branch, PC → PR, disp × 2 + PC → PC	1011ddddddddd	—	2
BSRF	Rm	Delayed branch, PC → PR, Rm + PC → PC	0000mmmm00000011	—	2
JMP	@Rm	Delayed branch, Rm → PC	0100mmmm00101011	—	2
JSR	@Rm	Delayed branch, PC → PR, Rm → PC	0100mmmm00001011	—	2
RTS		Delayed branch, PR → PC	0000000000001011	—	2

Note: * One state when there is no branch.

LDC	Rm, SR	Rm → SR	0100mmmm00001110	√	5
LDC	Rm, GBR	Rm → GBR	0100mmmm00011110	—	3
LDC	Rm, VBR	Rm → VBR	0100mmmm00101110	√	3
LDC	Rm, SSR	Rm → SSR	0100mmmm00111110	√	3
LDC	Rm, SPC	Rm → SPC	0100mmmm01001110	√	3
LDC	Rm, R0_BANK	Rm → R0_BANK	0100mmmm10001110	√	3
LDC	Rm, R1_BANK	Rm → R1_BANK	0100mmmm10011110	√	3
LDC	Rm, R2_BANK	Rm → R2_BANK	0100mmmm10101110	√	3
LDC	Rm, R3_BANK	Rm → R3_BANK	0100mmmm10111110	√	3
LDC	Rm, R4_BANK	Rm → R4_BANK	0100mmmm11001110	√	3
LDC	Rm, R5_BANK	Rm → R5_BANK	0100mmmm11011110	√	3
LDC	Rm, R6_BANK	Rm → R6_BANK	0100mmmm11101110	√	3
LDC	Rm, R7_BANK	Rm → R7_BANK	0100mmmm11111110	√	3
LDC.L	@Rm+, SR	(Rm) → SR, Rm + 4 → Rm	0100mmmm00000111	√	7
LDC.L	@Rm+, GBR	(Rm) → GBR, Rm + 4 → Rm	0100mmmm00010111	—	5
LDC.L	@Rm+, VBR	(Rm) → VBR, Rm + 4 → Rm	0100mmmm00100111	√	5
LDC.L	@Rm+, SSR	(Rm) → SSR, Rm + 4 → Rm	0100mmmm00110111	√	5
LDC.L	@Rm+, SPC	(Rm) → SPC, Rm + 4 → Rm	0100mmmm01000111	√	5
LDC.L	@Rm+, R0_BANK	(Rm) → R0_BANK, Rm + 4 → Rm	0100mmmm10000111	√	5
LDC.L	@Rm+, R1_BANK	(Rm) → R1_BANK, Rm + 4 → Rm	0100mmmm10010111	√	5
LDC.L	@Rm+, R2_BANK	(Rm) → R2_BANK, Rm + 4 → Rm	0100mmmm10100111	√	5
LDC.L	@Rm+, R3_BANK	(Rm) → R3_BANK, Rm + 4 → Rm	0100mmmm10110111	√	5

LDC.L	@Rm+, R7_BANK	(Rm) → R7_BANK, Rm + 4 → Rm	0100mmmm11110111	√
LDS	Rm, MACH	Rm → MACH	0100mmmm00001010	—
LDS	Rm, MACL	Rm → MACL	0100mmmm00011010	—
LDS	Rm, PR	Rm → PR	0100mmmm00101010	—
LDS.L	@Rm+, MACH	(Rm) → MACH, Rm + 4 → Rm	0100mmmm00000110	—
LDS.L	@Rm+, MACL	(Rm) → MACL, Rm + 4 → Rm	0100mmmm00010110	—
LDS.L	@Rm+, PR	(Rm) → PR, Rm + 4 → Rm	0100mmmm00100110	—
LDTLB		PTEH/PTEL → TLB	0000000000111000	√
NOP		No operation	000000000001001	—
PREF	@Rm	(Rm) → cache	0000mmmm10000011	—
RTE		Delayed branch, SSR/SPC → SR/PC	000000000101011	√
SETS		1 → S	0000000001011000	—
SETT		1 → T	0000000000011000	—
SLEEP		Sleep	0000000000011011	√
STC	SR, Rn	SR → Rn	0000nnnn00000010	√
STC	GBR, Rn	GBR → Rn	0000nnnn00010010	—
STC	VBR, Rn	VBR → Rn	0000nnnn00100010	√
STC	SSR, Rn	SSR → Rn	0000nnnn00110010	√
STC	SPC, Rn	SPC → Rn	0000nnnn01000010	√
STC	R0_BANK, Rn	R0_BANK → Rn	0000nnnn10000010	√
STC	R1_BANK, Rn	R1_BANK → Rn	0000nnnn10010010	√
STC	R2_BANK, Rn	R2_BANK → Rn	0000nnnn10100010	√
STC	R3_BANK, Rn	R3_BANK → Rn	0000nnnn10110010	√

STC.L	GBR, @-Rn	Rn-4 → Rn, GBR → (Rn)	0100nnnn00010011	—	2
STC.L	VBR, @-Rn	Rn-4 → Rn, VBR → (Rn)	0100nnnn00100011	√	2
STC.L	SSR, @-Rn	Rn-4 → Rn, SSR → (Rn)	0100nnnn00110011	√	2
STC.L	SPC, @-Rn	Rn-4 → Rn, SPC → (Rn)	0100nnnn01000011	√	2
STC.L	R0_BANK, @-Rn	Rn-4 → Rn, R0_BANK → (Rn)	0100nnnn10000011	√	2
STC.L	R1_BANK, @-Rn	Rn-4 → Rn, R1_BANK → (Rn)	0100nnnn10010011	√	2
STC.L	R2_BANK, @-Rn	Rn-4 → Rn, R2_BANK → (Rn)	0100nnnn10100011	√	2
STC.L	R3_BANK, @-Rn	Rn-4 → Rn, R3_BANK → (Rn)	0100nnnn10110011	√	2
STC.L	R4_BANK, @-Rn	Rn-4 → Rn, R4_BANK → (Rn)	0100nnnn11000011	√	2
STC.L	R5_BANK, @-Rn	Rn-4 → Rn, R5_BANK → (Rn)	0100nnnn11010011	√	2
STC.L	R6_BANK, @-Rn	Rn-4 → Rn, R6_BANK → (Rn)	0100nnnn11100011	√	2
STC.L	R7_BANK, @-Rn	Rn-4 → Rn, R7_BANK → (Rn)	0100nnnn11110011	√	2
STS	MACH, Rn	MACH → Rn	0000nnnn00001010	—	1
STS	MACL, Rn	MACL → Rn	0000nnnn00011010	—	1
STS	PR, Rn	PR → Rn	0000nnnn00101010	—	1
STS.L	MACH, @-Rn	Rn-4 → Rn, MACH → (Rn)	0100nnnn00000010	—	1
STS.L	MACL, @-Rn	Rn-4 → Rn, MACL → (Rn)	0100nnnn00010010	—	1
STS.L	PR, @-Rn	Rn-4 → Rn, PR → (Rn)	0100nnnn00100010	—	1
TRAPA	#imm	PC → SPC, SR → SSR, imm → TRA	11000011iiiiiiii	—	8

@ (disp:4, Rn) ; Register-indirect with displacement
@ (disp:8, Rn) ; GBR-indirect with displacement
@ (disp:8, PC) ; PC-relative with displacement
disp:8, disp:12 ; PC-relative

* The number of cycles until the sleep state is entered.

0000	Rn	Fx	0001					
0000	Rn	00MD	0010	STC SR,Rn	STC GBR,Rn	STC VBR,Rn	STC SSR,Rn	
0000	Rn	01MD	0010	STC SPC,Rn				
0000	Rn	10MD	0010	STC R0_BANK,Rn	STC R1_BANK,Rn	STC R2_BANK,Rn	STC R3_BANK,Rn	
0000	Rn	11MD	0010	STC R4_BANK,Rn	STC R5_BANK,Rn	STC R6_BANK,Rn	STC R7_BANK,Rn	
0000	Rm	00MD	0011	BSRF Rm		BRAF Rm		
0000	Rm	10MD	0011	PREF @Rm				
0000	Rn	Rm	01MD	MOV.B Rm,@(R0,Rn)	MOV.W Rm,@(R0,Rn)	MOV.L Rm,@(R0,Rn)	MOV.H Rm,@(R0,Rn)	MUL.L
0000	0000	00MD	1000	CLRT	SETT	CLRMAC		LDTLB
0000	0000	01MD	1000	CLRS	SETS			
0000	0000	Fx	1001	NOP	DIV0U			
0000	0000	Fx	1010					
0000	0000	Fx	1011	RTS	SLEEP	RTE		
0000	Rn	Fx	1000					
0000	Rn	Fx	1001			MOVT Rn		
0000	Rn	Fx	1010	STS MACH,Rn	STS MACL,Rn	STS PR,Rn		
0000	Rn	Fx	1011					
0000	Rn	Rm	11MD	MOV.B @(R0,Rm),Rn	MOV.W @(R0,Rm),Rn	MOV.L @(R0,Rm),Rn	MOV.H @(R0,Rm),Rn	MAC.L
0001	Rn	Rm	disp	MOV.L Rm,@(disp:4,Rn)				
0010	Rn	Rm	00MD	MOV.B Rm,@Rn	MOV.W Rm,@Rn	MOV.L Rm,@Rn	MOV.H Rm,@Rn	
0010	Rn	Rm	01MD	MOV.B Rm,@-Rn	MOV.W Rm,@-Rn	MOV.L Rm,@-Rn	MOV.H Rm,@-Rn	DIV0S
0010	Rn	Rm	10MD	TST Rm,Rn	AND Rm,Rn	XOR Rm,Rn	OR Rm,Rn	OR
0010	Rn	Rm	11MD	CMP/STR Rm,Rn	XTRCT Rm,Rn	MULU.W Rm,Rn	MULS.W Rm,Rn	MULSW
0011	Rn	Rm	00MD	CMP/EQ Rm,Rn		CMP/HS Rm,Rn	CMP/LS Rm,Rn	CMP/GE
0011	Rn	Rm	01MD	DIV1 Rm,Rn	DMULU.L Rm,Rn	CMP/HI Rm,Rn	CMP/LO Rm,Rn	CMP/GT
0011	Rn	Rm	10MD	SUB Rm,Rn		SUBC Rm,Rn	SUBOV Rm,Rn	SUBV
0011	Rn	Rm	11MD	ADD Rm,Rn	DMULS.L Rm,Rn	ADDC Rm,Rn	ADDS Rm,Rn	ADDV

	Rn								Rn
0100	Rn	11MD	0011	STC.L R4_BANK,@-Rn	STC.L R5_BANK,@-Rn	STC.L R6_BANK,@-Rn			STC.L Rn
0100	Rn	Fx	0100	ROTL Rn		ROTCL Rn			
0100	Rn	Fx	0101	ROTR Rn	CMP/PL Rn	ROTCR Rn			
0100	Rm	Fx	0110	LDS.L @Rm+,MACH	LDS.L @Rm+,MACL	LDS.L @Rm+,PR			
0100	Rm	00MD	0111	LDC.L @Rm+,SR	LDC.L @Rm+,GBR	LDC.L @Rm+,VBR			LDC.L
0100	Rm	01MD	0111	LDC.L @Rm+,SPC					
0100	Rm	10MD	0111	LDC.L @Rm+,R0_BANK	LDC.L @Rm+,R1_BANK	LDC.L @Rm+,R2_BANK			LDC.L ANK
0100	Rm	11MD	0111	LDC.L @Rm+,R4_BANK	LDC.L @Rm+,R5_BANK	LDC.L @Rm+,R6_BANK			LDC.L ANK
0100	Rn	Fx	1000	SHLL2 Rn	SHLL8 Rn	SHLL16 Rn			
0100	Rn	Fx	1001	SHLR2 Rn	SHLR8 Rn	SHLR16 Rn			
0100	Rm	Fx	1010	LDS Rm,MACH	LDS Rm,MACL	LDS Rm,PR			
0100	Rm/ Rn	Fx	1011	JSR @Rm	TAS.B @Rn	JMP @Rm			
0100	Rn	Rm	1100	SHAD Rm,Rn					
0100	Rn	Rm	1101	SHLD Rm,Rn					
0100	Rm	00MD	1110	LDC Rm,SR	LDC Rm,GBR	LDC Rm,VBR			LDC
0100	Rm	01MD	1110	LDC Rm,SPC					
0100	Rm	10MD	1110	LDC Rm,R0_BANK	LDC Rm,R1_BANK	LDC Rm,R2_BANK			LDC
0100	Rm	11MD	1110	LDC Rm,R4_BANK	LDC Rm,R5_BANK	LDC Rm,R6_BANK			LDC
0100	Rn	Rm	1111	MAC.W @Rm+,@Rn+					
0101	Rn	Rm	disp	MOV.L @(disp:4,Rm),Rn					
0110	Rn	Rm	00MD	MOV.B @Rm,Rn	MOV.W @Rm,Rn	MOV.L @Rm,Rn			MOV
0110	Rn	Rm	01MD	MOV.B @Rm+,Rn	MOV.W @Rm+,Rn	MOV.L @Rm+,Rn			NOT

			@(disp:4,Rn),R0	@(disp:4,Rn),R0		
1000	10MD	imm/disp	CMP/EQ #imm:8,R0	BT label:8		BF
1000	11MD	imm/disp		BT/S label:8		BF/S
1001	Rn	disp	MOV.W @(DISP:8,PC),Rn			
1010		disp	BRA label:12			
1011		disp	BSR label:12			
1100	00MD	imm/disp	MOV.B R0,@(disp:8,GBR)	MOV.W R0,@(disp:8,GBR)	MOV.L R0,@(disp:8,GBR)	TRAPA
1100	01MD	disp	MOV.B @(disp:8,GBR),R0	MOV.W @(disp:8,GBR),R0	MOV.L @(disp:8,GBR),R0	MOVA @(disp:8,GBR),R0
1100	10MD	imm	TST #imm:8,R0	AND #imm:8,R0	XOR #imm:8,R0	OR
1100	11MD	imm	TST.B #imm:8,@(R0,GBR)	AND.B #imm:8,@(R0,GBR)	XOR.B #imm:8,@(R0,GBR)	OR.B #imm:8,@(R0,GBR)
1101	Rn	disp	MOV.L @(disp:8,PC),Rn			
1110	Rn	imm	MOV #imm:8,Rn			
1111	*****					

Note: See the SH-3/SH-3E/SH3-DSP Programming Manual for details.

pin is low, or the manual reset state if the RESE1M pin is low. See section 4, Exception Processing, for more information on resets.

In the power-on reset state, the internal states of the CPU and the on-chip supporting registers are initialized. In the manual reset state, the internal states of the CPU and on-chip supporting modules other than the bus state controller (BSC) are initialized. For details, see section 23.3, Register States in Processing Mode.

Exception-Handling State: This is a transient state during which the CPU's processor state is altered by a reset, general exception, or interrupt exception handling.

In the case of a reset, the CPU branches to address H'A0000000 and starts executing the user-coded exception handling program.

In the case of a general exception or interrupt, the program counter (PC) contents are saved, the saved program counter (SPC) and the status register (SR) contents are saved in the saved status register (SSR). The CPU branches to the start address of the user-coded exception service routine found from the sum of the contents of the vector base address and the vector offset. See section 23, Exception Processing, for more information on resets, general exceptions, and interrupts.

Program Execution State: In this state the CPU executes program instructions in sequence.

Power-Down State: In the power-down state, CPU operation halts and power consumption is reduced. There are three modes in the power-down state: sleep mode, software standby mode, and hardware standby mode. The software standby mode and hardware standby mode are collectively referred to as a generic name, standby mode. See section 22, Power-Down Modes, for more information.

Bus-Released State: In this state the CPU has released the bus to a device that requests the bus.

Transitions between the states are shown in figure 2.6.




Figure 2.6 Processor State Transitions

2.5.2 Processor Modes

There are two processor modes: privileged mode and user mode. The processor mode is determined by the processor mode bit (MD) in the status register (SR). User mode is set when the MD bit is 0, and privileged mode when the MD bit is 1. When the reset state or exception state is entered, the MD bit is set to 1. When exception handling ends, the MD bit is cleared to 0 and user mode is entered. There are certain registers and bits which can only be accessed in privileged mode.

3.1 Role of MMU

The MMU is a feature designed to make efficient use of physical memory. As shown in figure 3.1(1), if a process is smaller in size than the physical memory, the entire process can be mapped onto physical memory. However, if the process increases in size to the extent that it no longer fits into physical memory, it becomes necessary to partition the process and to map those parts of the process onto physical memory as occasion demands (figure 3.1(1)). Having the process itself handle this mapping onto physical memory would impose a large burden on the process. To lighten this burden, the idea of virtual memory was born as a means of performing en bloc mapping of virtual memory onto physical memory (figure 3.1(2)). In a virtual memory system, substantially more virtual memory than physical memory is provided, and the process is mapped onto this virtual memory. The process only has to consider operation in virtual memory. Mapping from virtual memory to physical memory is handled by the MMU. The MMU is normally controlled by the operating system, switching physical memory to allow the virtual memory required by a process to be mapped onto physical memory in a smooth fashion. Switching of physical memory is done via secondary storage, etc.

The virtual memory system that came into being in this way is particularly effective in a time-sharing system (TSS) in which a number of processes are running simultaneously (figure 3.1(3)). If processes running in a TSS had to take mapping onto virtual memory into consideration, it would not be possible to increase efficiency. Virtual memory is thus used to reduce the load on the individual processes and so improve efficiency (figure 3.1(4)). In the virtual memory system, virtual memory is allocated to each process. The task of the MMU is to perform the mapping of these virtual memory areas onto physical memory. It also has a memory protection feature that prevents one process from inadvertently accessing another process's physical memory.

When address translation from virtual memory to physical memory is performed using the MMU, it may occur that the relevant translation information is not recorded in the MMU, with the result that one process may inadvertently access the virtual memory allocated to another process. In this case, the MMU will generate an exception, change the physical memory mapping, and store new address translation information.

The MMU has two methods of mapping from virtual memory to physical memory: a paging method using fixed-length address translation, and a segment method using variable-length address translation. With the paging method, the unit of translation is a fixed-size address (usually of 1 to 64 kbytes) called a page.

In the following text, this LSI's address space in virtual memory is referred to as virtual memory space, and address space in physical memory as physical memory space.




Figure 3.1 MMU Functions

in the address translation table. Write-back or write-through can be selected for write access by means of a cache control register (CCR) setting.

Mapping of the P1 area is fixed to physical address space (H'00000000 to H'1FFFFFFF) area, setting a virtual address MSBs (bit 31) to 0 generates the corresponding physical address. P1 area access can be cached, write-back or write-through can be selected according to the CCR whether to cache or not.

Mapping of the P2 area is fixed to physical address space (H'00000000 to H'1FFFFFFF) area, setting the top three virtual address bits (bits 31, 30, and 29) to 0 generates the corresponding physical address. P2 area access cannot be cached.

The P1 and P2 areas are not mapped by the address translation table, so the TLB is not used. No exceptions like TLB misses occur. Initialization of MMU-related registers, exception processing, and the like are located in the P1 and P2 areas. Because the P1 area is cached, high-speed processing that require high-speed processing are placed there.

A part of the control register in the peripheral module is allocated in P2 area.

The P4 area is used for mapping on-chip control register addresses. Address spaces from H'E0000000 to H'FFFFFFF and from H'F4000000 to H'FBFFFFFF are reserved. An operation of this LSI is not guaranteed when these address spaces are accessed. Address space from H'F0000000 to H'F1FFFFFF is assigned to the cache, and address space from H'F2000000 to H'F3FFFFFF is assigned to the TLB. Address space from H'FC000000 to H'FFFFFFF is reserved for control registers. However, an operation of this LSI is not guaranteed when an address that is not assigned to any control register is accessed.

In the user mode, 2 Gbytes of the virtual address space from H'00000000 to H'7FFFFFFF (U0) can be accessed. U0 is mapped onto physical address space in page units. Write-back or write-through mode can be selected for write accesses by means of CCR setting. 2 Gbytes of the virtual address space from H'80000000 to H'FFFFFFF cannot be accessed in the user mode. To do so creates a CPU address error. Write-back or write-through can be selected for write access by means of the CCR setting.




Figure 3.2 Virtual Address Space Mapping

the physical address is defined uniquely by hardware. If it belongs to area P0, P1 or P2, the physical address is searched by virtual address and, if that virtual address is registered in the TLB, the physical address is read from the TLB. The corresponding physical address and the page control information are read from the TLB and the physical address is determined.

If the virtual address is not registered in the TLB, a TLB miss exception occurs and program execution will shift to the TLB miss handler. In the TLB miss handler, the TLB address translation information in external memory is searched and the corresponding physical address and the page control information are registered in the TLB. After returning from the handler, the instruction that caused the TLB miss is re-executed. When the MMU is enabled, address translation information in the range of H'80000000 to H'FFFFFFF should not be registered in the TLB.

When the MMU is disabled, the virtual address is used directly as the physical address. LSI supports a 29-bit address space as the physical address space, the top 3 bits of the virtual address are ignored, and constitute a shadow space. For example, addresses H'00001000 in the P0 area, H'80001000 in the P1 area, H'A0001000 in the P2 area, and H'C0001000 in the P3 area are all mapped onto the same physical address. When access to these addresses is performed with the cache enabled, an address with the top 3 bits of the physical address masked to 0 is stored in the cache address array to ensure data congruity.

Single Virtual Memory Mode and Multiple Virtual Memory Mode: There are two virtual memory modes: single virtual memory mode and multiple virtual memory mode. In single virtual memory mode, multiple processes run in parallel using the virtual address space exclusively. In this mode, the physical address corresponding to a given virtual address is specified uniquely. In multiple virtual memory mode, multiple processes run in parallel sharing the virtual address space. In this mode, a given virtual address may be translated into different physical addresses depending on the process. By the value set to the MMU control register (MMUCR), either single or multiple virtual memory mode is selected.

In terms of operation, the only difference between single virtual memory mode and multiple virtual memory mode is the TLB address comparison method.

3.2 Register Description

There are five registers for MMU processing. These are located in address space area P and can only be accessed from privileged mode by specifying the address.

These registers for MMU processing are shown below. Refer to section 23, List of Registers, for more details of the addresses and access sizes.

- Page table entry register high (PTEH)
- Page table entry register low (PTEL)
- Translation table base register (TTB)
- TLB exception address register (TEA)
- MMU control register (MMUCR)

instruction.

Bit	Bit Name	Initial Value	R/W	Description
31 to 10	VPN	—	R/W	Virtual page number
9, 8	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.
7 to 0	ASID	—	R/W	Address space identifier

3.2.2 Page Table Entry Register Low (PTEL)

The page table entry register low register (PTEL) is used to store the physical page number and page management information to be recorded in the TLB by the LDTLB instruction. The bits of this register are only modified by a software command.

Bit	Bit Name	Initial Value	R/W	Description
31 to 10	PPN	—	R/W	Physical page number
9	—	0	R	Page management information
8	V	—	R/W	Refer to section 3.3 TLB Function
7	—	0	R	
6, 5	PR	—	R/W	
4	SZ	—	R/W	
3	C	—	R/W	
2	D	—	R/W	
1	SH	—	R/W	
0	—	0	R	

The TLB exception address register (TEA) is a 32-bit register. TEA is used to store the address corresponding to a MMU or CPU address error exception after these exceptions occurred. This value remains valid until the next exception or interrupt occurs.

3.2.5 MMU Control Register (MMUCR)

The MMU control register (MMUCR) makes the MMU settings. Any program that modifies MMUCR should reside in the P1 or P2 area.

7, 6	—	All 0	R	Reserved These bits are always read as 0. The write value always be 0.
5, 4	RC	All 0	R/W	Random counter A 2-bit random counter, automatically updated by hardware according to the following rules in the event of an MMU exception. When a TLB miss exception occurs, all TLB entry ways corresponding to the virtual address which the exception occurred are checked, and if they are valid, 1 is added to RC; if there is one or more ways, they are set by priority from way 0, in the order way 0, way 1, way 2, way 3. In the event of a TLB miss exception other than a TLB miss exception, the entry way which caused the exception is set in RC.
3	—	0	R	Reserved This bit is always read as 0. The write value always be 0.
2	TF	0	R/W	TLB flush When 1 is set, all valid bits of TLB are cleared. This bit is always reads as 0.
1	IX	0	R/W	Index mode When 0, VPN bits 16 to 12 are used as the TLB index number. When 1, the value obtained by EX-CODE bits 4 to 0 in PTEH and VPN bits 16 to 12 are used as the TLB index number.
0	AT	0	R/W	Address translation Enables (valid) or disables (invalid) the MMU. 0: MMU disabled 1: MMU enabled

for each way. Figure 3.4 shows the configuration of virtual addresses and TLB entries.




Figure 3.3 Overall Configuration of the TLB

(13)	(2)	(0)	(1)	(22)	(2)	(1)	(1)	(1)	(1)	(1)
VPN (31–17)	VPN (11, 10)	ASID	V		PPN	PR	SZ	C	D	S

TLB entry

Legend

- VPN:** Virtual page number. Top 22 bits of virtual address for a 1-kbyte page, or top 20 bits of virtual address for a 4-kbyte page. Since VPN bits 16–12 are used as the index number, they are not stored in the TLB entry.
- ASID:** Address space identifier. Indicates the process that can access a virtual page. In single virtual memory mode and user mode, or in multiple virtual memory mode, if the SH bit is 0, the address is compared with the ASID in PTEH when address comparison is performed.
- SH:** Share status bit
 0 = Page not shared between processes
 1 = Page shared between processes
- SZ:** Page-size bit
 0 = 1-kbyte page
 1 = 4-kbyte page
- V:** Valid bit. Indicates whether entry is valid.
 0 = Invalid
 1 = Valid
 Cleared to 0 by a power-on reset. Not affected by a manual reset.
- PPN:** Physical page number. Top 22 bits of physical address. PPN bits 11–10 are not used in case of a 4-kbyte page. Attention must be paid to the synonym problem in case of a 1-kbyte page (see section 3.4.4 Avoiding Synonym Problems).
- PR:** Set the most significant bit to 0.
 Protection key field. 2-bit field encoded to define the access rights to the page.
 00: Reading only is possible in privileged mode.
 01: Reading/writing is possible in privileged mode.
 10: Reading only is possible in privileged/user mode.
 11: Reading/writing is possible in privileged/user mode.
- C:** Cacheable bit. Indicates whether the page is cacheable.
 0: Non-cacheable
 1: Cacheable
- D:** Dirty bit. Indicates whether the page has been written to.
 0 = Not written to
 1 = Written to

Figure 3.4 Virtual Address and TLB Structure

2. When IX = 1, VPN bits 16 to 12 are EX-ORed with ASID bits 4 to 0 to generate a number

The second method is used to prevent lowered TLB efficiency that results when multiple processes run simultaneously in the same virtual address space (multiple virtual memory specific entry is selected by indexing of each process. Figures 3.5 and 3.6 show the indexing schemes.




Figure 3.5 TLB Indexing (IX = 1)




Figure 3.6 TLB Indexing (IX = 0)

3.3.3 TLB Address Comparison

The results of address comparison determine whether a specific virtual page number is in the TLB. The virtual page number of the virtual address that accesses external memory is compared to the virtual page number of the indexed TLB entry. The ASID within the virtual address is compared to the ASID of the indexed TLB entry. All four ways are searched simultaneously. If the compared values match, and the indexed TLB entry is valid (V bit = 1), the hit is registered.

It is necessary to have software ensure that TLB hits do not occur simultaneously in multiple ways, as hardware operation is not guaranteed if this occurs. For example, if there are two TLB entries with the same VPN and a setting is made such that a TLB hit is made only for a process with ASID = H'FF when one is in the shared state (SH = 1) and the other in the non-sharing state (SH = 0), then if the ASID in PTEH is set to H'FF, there is a possibility of simultaneous hits in both these ways. It is therefore necessary to ensure that this kind of setting is not made by software.

The object compared varies depending on the page management information (SZ, SH) in the TLB entry. It also varies depending on whether the system supports multiple virtual memory spaces or shared virtual memory.

The page-size information determines whether VPN (11, 10) is compared. VPN (11, 10) is compared for 1-kbyte pages (SZ = 0) but not for 4-kbyte pages (SZ = 1).

The sharing information (SH) determines whether the PTEH.ASID and the ASID in the virtual address are compared. ASIDs are compared when there is no sharing between processes (SH = 0) and when there is sharing (SH = 1).




Figure 3.7 Objects of Address Comparison

memory. To record that there has been a write to a given page in the address translation memory, an initial page write exception is used.

The C bit in the entry indicates whether the referenced page resides in a cacheable or non-cacheable area of memory. The PR field specifies the access rights for the page in privileged user modes and is used to protect memory. Attempts at nonpermitted accesses result in protection violation exceptions.

Access states designated by the D, C, and PR bits are shown in table 3.1.

Table 3.1 Access States Designated by D, C, and PR Bits

		Privileged Mode		User Mode	
		Reading	Writing	Reading	Writing
D bit	0	Permitted	Initial page write exception	Permitted	Initial page write exception
	1	Permitted	Permitted	Permitted	Permitted
C bit	0	Permitted (no caching)	Permitted (no caching)	Permitted (no caching)	Permitted (no caching)
	1	Permitted (with caching)	Permitted (with caching)	Permitted (with caching)	Permitted (with caching)
PR bit	00	Permitted	TLB protection violation exception	TLB protection violation exception	TLB protection violation exception
	01	Permitted	Permitted	TLB protection violation exception	TLB protection violation exception
	10	Permitted	TLB protection violation exception	Permitted	TLB protection violation exception
	11	Permitted	Permitted	Permitted	Permitted

2. In address translation, the MMU receives page management information from the DTLB. The MMU determines the MMU exception and whether the cache is to be accessed (using the DTLB). For details of the determination method and the hardware processing, see section 3.5, MMU Exceptions.

3.4.2 MMU Software Management

There are three kinds of MMU software management, as follows.

1. MMU register setting. MMUCR setting, in particular, should be performed in areas for which address translation is not performed. Also, since SV and IX bit changes cause address translation system changes, in this case, TLB flushing should be performed simultaneously writing 1 to the TF bit also. Since MMU exceptions are not generated in the MMU disabled state with the AT bit cleared to 0, use in the disabled state must be avoided with software that does not use the MMU.
2. TLB entry recording, deletion, and reading. TLB entry recording can be done in two ways: using the LDTLB instruction, or by writing directly to the memory-mapped TLB. For entry deletion and reading, the memory allocation TLB can be accessed. See section 3.5, MMU Instruction (LDTLB), for details of the LDTLB instruction, and section 3.6, Configuration of the Memory-Mapped TLB, for details of the memory-mapped TLB.
3. MMU exception processing. When an MMU exception is generated, it is handled on the basis of information set from the hardware side. See section 3.5, MMU Exceptions, for details.

When single virtual memory mode is used, it is possible to create a state in which physical memory access is enabled in the privileged mode only by clearing the share status bit (SSB). This specifies recording of all TLB entries. This strengthens inter-process memory protection. It also enables special access levels to be created in the privileged mode only.

Recording a 1-kbyte page TLB entry may result in a synonym problem. See section 3.4.2, Avoiding Synonym Problems.

When an MMU exception occurs, the virtual page number of the virtual address that caused the exception is set in PTEH by hardware. The way is set in the RC bit of MMUCR for each exception according to the rules described in section 3.2.5 MMU Control Register (MMUCR). Consequently, if the LDTLB instruction is issued after setting only PTEL in the MMUCR processing routine, TLB entry recording is possible. Any TLB entry can be updated by rewriting of PTEH and the RC bits in MMUCR.

As the LDTLB instruction changes address translation information, there is a risk of data corruption of address translation information if this instruction is issued in the P0, U0, or P3 area. Moreover, therefore, that this instruction is issued in the P1 or P2 area. Also, an instruction associated with access to the P0, U0, or P3 area (such as the RTE instruction) should be issued at least two instructions after the LDTLB instruction.




Figure 3.8 Operation of LDTLB Instruction

address bits 11 to 4. When a 4-kbyte page is used, virtual address bits 11 to 4 are included in the physical address, and since they are not subject to address translation, they are the same as physical address bits 11 to 4. In cache-based address comparison and recording in the address array, since the tag address is a physical address, physical address bits 31 to 10 are recorded.

When a 1-kbyte page is used, also, a cache index number is created using virtual address bits 11 to 10. However, in case of a 1-kbyte page, virtual address bits (11, 10) are subject to address translation and therefore may not be the same as physical address bits 11 and 10. Consequently, the physical address is recorded in a different entry from that of the index number indicating the physical address in the cache address array.

For example, assume that, with 1-kbyte page TLB entries, TLB entries for which the address translation has been performed are recorded in two TLBs:

Virtual address 1 H'00000000 → physical address H'00000C00
Virtual address 2 H'00000C00 → physical address H'00000C00

Virtual address 1 is recorded in cache entry H'00, and virtual address 2 in cache entry H'0C. Since two virtual addresses are recorded in different cache entries despite the fact that the physical addresses are the same, memory inconsistency will occur as soon as a write is performed to the virtual address. Therefore, when recording a 1-kbyte TLB entry, if the physical address is already used as a physical address already used in another TLB entry, it should be recorded in such a way that the physical address bits (11, 10) are the same.




Figure 3.9 Synonym Problem

compared and no match is found. TLB miss exception processing includes both hardware and software operations.

Hardware Operations: In a TLB miss, this LSI's hardware executes a set of prescribed operations, as follows:

1. The VPN field of the virtual address causing the exception is written to the PTEH register.
2. The virtual address causing the exception is written to the TEA register.
3. Either exception code H'040 for a load access, or H'060 for a store access, is written to the EXPEVT register.
4. The PC value indicating the address of the instruction in which the exception occurred is written to the save program counter (SPC). If the exception occurred in a delay slot, the PC value indicating the address of the related delayed branch instruction is written to the SPC.
5. The contents of the status register (SR) at the time of the exception are written to the status register (SSR).
6. The mode (MD) bit in SR is set to 1, and switched to the privileged mode.
7. The block (BL) bit in SR is set to 1 to mask any further exception requests.
8. The register bank (RB) bit in SR is set to 1.
9. The RC field in the MMUCR is incremented by 1 when all entries indexed are valid. If some entries indexed are invalid, the smallest way number of them is set in RC.
10. Execution branches to the address obtained by adding the value of the VBR content to H'00000400 to invoke the user-written TLB miss exception handler.

2. If using software for way selection for entry replacement, write the desired value to the way field in MMUCR.
3. Issue the LDTLB instruction to load the contents of PTEH and PTEL into the TLB registers.
4. Issue the return from exception handler (RTE) instruction to terminate the handler and return to the instruction stream.

3.5.2 TLB Protection Violation Exception

A TLB protection violation exception results when the virtual address and the address of the selected TLB entry are compared and a valid entry is found to match, but the type of access is not permitted by the access rights specified in the PR field. TLB protection violation exception processing includes both hardware and software operations.

Hardware Operations: In a TLB protection violation exception, this LSI's hardware performs a set of prescribed operations, as follows:

1. The VPN field of the virtual address causing the exception is written to the PTEH register.
2. The virtual address causing the exception is written to the TEA register.
3. Either exception code H'0A0 for a load access, or H'0C0 for a store access, is written to the EXPEVT register.
4. The PC value indicating the address of the instruction in which the exception occurred is written into SPC (if the exception occurred in a delay slot, the PC value indicating the address of the related delayed branch instruction is written into SPC).
5. The contents of SR at the time of the exception are written to SSR.
6. The MD bit in SR is set to 1, and switched to the privileged mode.
7. The BL bit in SR is set to 1 to mask any further exception requests.
8. The RB bit in SR is set to 1.
9. The way that generated the exception is set in the RC field in MMUCR.
10. Execution branches to the address obtained by adding the value of the VBR content to the value H'00000100 to invoke the TLB protection violation exception handler.

address array and a match is found but the entry is not valid (the V bit is 0). TLB invalid processing includes both hardware and software operations.

Hardware Operations: In a TLB invalid exception, this LSI's hardware executes a set of prescribed operations, as follows:

1. The VPN number of the virtual address causing the exception is written to the PTEH register.
2. The virtual address causing the exception is written to the TEA register.
3. The way number causing the exception is written to RC in MMUCR.
4. Either exception code H'040 for a load access, or H'060 for a store access, is written to the EXPEVT register.
5. The PC value indicating the address of the instruction in which the exception occurred is written to the SPC. If the exception occurred in a delay slot, the PC value indicating the address of the delayed branch instruction is written to the SPC.
6. The contents of SR at the time of the exception are written into SSR.
7. The MD bit in SR is set to 1, and switched to the privileged mode.
8. The BL bit in SR is set to 1 to mask any further exception requests.
9. The RB bit in SR is set to 1.
10. Execution branches to the address obtained by adding the value of the VBR content to H'00000100, and the TLB protection violation exception handler starts.

Software (TLB Invalid Exception Handler) Operations: The software searches the page table in external memory and assigns the required page table entry. Upon retrieving the required page table entry, software must execute the following operations:

1. Write the values of the PPN, PR, SZ, C, D, SH, and V of the page table entry record to the external memory to the PTEL register.
2. If using software for way selection for entry replacement, write the desired value to the WAY field in MMUCR.
3. Issue the LDTLB instruction to load the contents of PTEH and PTEL into the TLB.

Hardware Operations: In an initial page write exception, this LSI's hardware executes the prescribed operations, as follows:

1. The VPN field of the virtual address causing the exception is written to the PTEH register.
2. The virtual address causing the exception is written to the TEA register.
3. Exception code H'080 is written to the EXPEVT register.
4. The PC value indicating the address of the instruction in which the exception occurred is written to the SPC. If the exception occurred in a delay slot, the PC value indicating the address of the related delayed branch instruction is written to the SPC.
5. The contents of SR at the time of the exception are written to SSR.
6. The MD bit in SR is set to 1, and switched to the privileged mode.
7. The BL bit in SR is set to 1 to mask any further exception requests.
8. The RB bit in SR is set to 1.
9. The way that caused the exception is set in the RC field in MMUCR.
10. Execution branches to the address obtained by adding the value of the VBR content to H'00000100 to invoke the user-written initial page write exception handler.

Software (Initial Page Write Handler) Operations: The software must execute the following operations:

1. Retrieve the required page table entry from external memory.
2. Set the D bit of the page table entry in the external memory to 1.
3. Write the value of the PPN field and the PR, SZ, C, D, SH, and V bits of the page table entry in the external memory to the PTEL register.
4. If using software for way selection for entry replacement, write the desired value to the WSEL field in MMUCR.
5. Issue the LDTLB instruction to load the contents of PTEH and PTEL into the TLB.
6. Issue the RTE instruction to terminate the handler and return to the instruction stream. The RTE instruction should be issued after two LDTLB instructions.




Figure 3.10 MMU Exception Generation Flowchart




Figure 3.11 MMU Exception Signals in Instruction Fetch




Figure 3.12 MMU Exception Signals in Data Access

3.6.1 Address Array

The address array is assigned to H'F2000000 to H'F2FFFFFFF. To access an address array, specify the 32-bit address field (for read/write operations) and 32-bit data field (for write operations) in the general register. The address field specifies information for selecting the entry to be accessed; the data field specifies the VPN, V bit and ASID to be written to the address array (figure 3.13 (1)).

In the address field, specify the entry address for selecting the entry (bits 16 to 12), the way (bits 9, 8: 00 is way 0, 01 is way 1, 10 is way 2, 11 is way 3) and H'F2 to indicate address array access (bits 31 to 24). The IX bit in MMUCR indicates whether an EX-OR is taken of the entry address and ASID.

When writing, the write is performed to the entry selected with the index address and way.


When reading, the VPN, V bit, and ASID of the entry selected with the index address and way are read. The format of the data field in figure 3.13 without comparing addresses. 0 is written to bits 16 to 12.

To invalidate a specific entry, specify the entry and way, and write 0 to the corresponding data field.

3.6.2 Data Array


The data array is assigned to H'F3000000 to H'F3FFFFFFF. To access a data array, specify the 32-bit address field (for read/write operations), and 32-bit data field (for write operations) in the general register. The address section specifies information for selecting the entry to be accessed; the data section specifies the longword data to be written to the data array (figure 3.13 (2)).

In the address section, specify the entry address for selecting the entry (bits 16 to 12), the way (bits 9, 8: 00 is way 0, 01 is way 1, 10 is way 2, 11 is way 3), and H'F3 to indicate data array access (bits 31 to 24). The IX bit in MMUCR indicates whether an EX-OR is taken of the entry address and ASID.



Legend
 VPN: Virtual page number ASID: Address space identifier
 V: Valid bit * : Don't care
 W: Way (00: Way 0, 01: Way 1, 10: Way 2, 11: Way 3)

(2) TLB Data Array Access



Legend:
 PPN: Physical page number V: Valid bit
 PR: Protection key field SZ: Page-size bit
 C: Cacheable bit D: Dirty bit
 SH: Share status bit * : Don't care
 VPN: Virtual page number
 X: 0 for read, don't care bit for write
 W: Way (00: Way 0, 01: Way 1, 10: Way 2, 11: Way 3)

Figure 3.13 Specifying Address and Data for Memory-Mapped TLB Access




```
; corresponding entry association is made from the entry selected
; the VPN(16-12)=B'10011 index, the V bit of the hit way is cleared
; 0, achieving invalidation.
MOV.L R0,@R1
```

Reading the Data of a Specific Entry: This example reads the data section of a specific entry. The bit order indicated in the data field in figure 3.14 (2) is read. R0 specifies the address of the entry and the data section of a selected entry is read to R1.

```
; R0=H'F300 4300 VPN(16-12)=B'0 0100 Way 3
; MOV.L @R0,R1
```

3.7 Usage Note

3.7.1 Use of Instructions Manipulating MD and BL Bits in SR

Instructions that manipulate the MD or BL bit in register SR (the LDC Rm, SR instruction, @Rm+, SR instruction, and RTE instruction) and the following instruction, or the LDC Rm instruction, should be used with the TLB disabled or in a fixed physical address space (P2 space).

VPN is not initialized by a power-on reset or a manual reset. Therefore, two or more VPNs exist in the same values in a single entry. When an entry in this state is registered to way 3, for example, the state of that entry in the TLB address array becomes as shown below. As a result, the same VPN exists in both way 0 and way 3, and condition 2 above is satisfied.

After reset				After registered to way 3		
WAY	VPN	V		WAY	VPN	V
0	12345	0	→	0	12345	0
3	12345	0		3	12345	1

A condition may also be satisfied when the TLB is handled by software. For example, if an entry in the TLB address array is registered to way 3 after way 0 is disabled (V bit is changed to 0), the state of that entry becomes as shown below. Similar to the above case, the same VPN exists in both way 0 and way 3, and condition 2 above is satisfied.

After way 0 is disabled				After registered to way 3		
WAY	VPN	V		WAY	VPN	V
0	12345	0	→	0	12345	0
3	11111	0		3	12345	1

To avoid this failure, take the following two countermeasures.

1. After a reset, initialize the upper four bits in VPN to 1 for all entries in the TLB address array until the AT bit in MMUCR is set to 1.
2. When disabling a way in the TLB address array, in addition to clearing the V bit to 0, initialize the upper four bits in VPN to 1.

These countermeasures will prevent VPN from being a target of address translation. As a result, condition 3 is not satisfied, and this failure can be avoided.

However, in response to an interrupt request, normal program execution continues until the executing instruction. Here, all exceptions other than resets and interrupts will be considered general exceptions. There are thus three types of exceptions: resets, general exceptions, and interrupts.

4.1.1 Exception Processing Flow

In exception processing, the contents of the program counter (PC) and status register (SR) are saved in the saved program counter (SPC) and saved status register (SSR), respectively. When execution of the exception handler is invoked from a vector address, the return from exception handler (RTE) instruction is issued by the exception handler routine at the completion of the handler routine, restoring the contents of the PC and SR to return to the processor state at the time of the interruption and the address where the exception occurred.

A basic exception processing sequence consists of the following operations:

1. The contents of the PC and SR are saved in the SPC and SSR, respectively.
2. The block (BL) bit in SR is set to 1, masking any subsequent exceptions.
3. The mode (MD) bit in SR is set to 1 to place the SH7706 in the privileged mode.
4. The register bank (RB) bit in SR is set to 1.
5. An exception code identifying the exception event is written to bits 11 to 0 of the exception event (EXPEVT) or interrupt event (INTEVT and INTEVT2) register.
6. Instruction execution jumps to the designated exception processing vector address and begins the handler routine.




Figure 4.1 Vector Addresses

In table 4.1, exceptions and their vector addresses are listed by exception type, instruction completion state, relative acceptance priority, relative order of occurrence within an instruction execution sequence and vector address for exceptions and their vector addresses.

Table 4.1 Exception Event Vectors

Exception Type	Current Instruction	Exception Event	Priority* ¹	Exception Order	Vector Address
Reset	Aborted	Power-on	1	—	H'A0000000
		Manual reset	1	—	H'A0000000
		H-UDI reset	1	—	H'A0000000
General exception events	Aborted and retried	CPU Address error (instruction access)	2	1	—
		TLB miss (instruction access)	2	2	—
		TLB invalid (instruction access)	2	3	—

		CPU Address error (data access)	2	6	—
		TLB miss (data access not in repeat loop)	2	7	—
		TLB invalid (data access)	2	8	—
		TLB protection violation (data access)	2	9	—
		Initial page write	2	10	—
	Completed	Unconditional trap (TRAPA instruction)	2	5	—
		User breakpoint trap	2	n ^{*2}	—
		DMA address error	2	12	—
General interrupt requests	Completed	Nonmaskable interrupt	3	—	—
		External hardware interrupt	4 ^{*3}	—	—
		H-UDI interrupt	4 ^{*3}	—	—

- Notes: 1. Priorities are indicated from high to low, 1 being highest and 4 being lowest.
2. The user defines the break point traps. 1 is a break point before instruction execution and 11 is a break point after instruction execution. For an operand break point, the value is 10.
3. Use software to specify relative priorities of external hardware interrupts and module interrupts (see section 6, Interrupt Controller (INTC)).

4.1.3 Acceptance of Exceptions

Processor resets and interrupts are asynchronous events unrelated to the instruction stream. Exception events are prioritized to establish an acceptance order whenever two or more events occur simultaneously. If a power-on reset and manual reset occur simultaneously, power-on reset takes precedence.




Figure 4.2 Example of Acceptance Order of General Exceptions

4.1.4 Exception Codes

Table 4.2 lists the exception codes written to bits 11 to 0 of the EXPEVT register for general exceptions or the INTEVT and INTEVT2 registers for general interrupt requests. Each code identifies each specific exception event. An additional exception register, the TRAPA (Trap Address Pointer) register, is used to hold the 8-bit immediate data in an unconditional trap (TRAPA instruction).

Table 4.2 Exception Codes

Exception Type	Exception Event	Exception Code
Reset	Power-on reset	H'000
	Manual reset	H'020
	H-UDI reset	H'000
General exception events	TLB miss/invalid exception (load)	H'040
	TLB miss/invalid exception (store)	H'060
	Initial page write exception	H'080
	TLB protection exception (load)	H'0A0
	TLB protection exception (store)	H'0C0
	CPU Address error (load)	H'0E0
	CPU Address error (store)	H'100
	Unconditional trap (TRAPA instruction)	H'160
	Reserved instruction code exception	H'180
	Illegal slot instruction exception	H'1A0
	User breakpoint trap	H'1E0
	DMA address error	H'5C0

IRL3-IRL0 = 0011	H'260
IRL3-IRL0 = 0100	H'280
IRL3-IRL0 = 0101	H'2A0
IRL3-IRL0 = 0110	H'2C0
IRL3-IRL0 = 0111	H'2E0
IRL3-IRL0 = 1000	H'300
IRL3-IRL0 = 1001	H'320
IRL3-IRL0 = 1010	H'340
IRL3-IRL0 = 1011	H'360
IRL3-IRL0 = 1100	H'380
IRL3-IRL0 = 1101	H'3A0
IRL3-IRL0 = 1110	H'3C0

Note: Exception codes H'120, H'140, and H'3E0 are reserved.

4.1.5 Exception Request and BL Bit

If a general exception event occurs when the BL bit in SR is 1, the CPU's internal registers return to their post-reset state, other module registers retain their contents prior to the general exception, and a branch is made to the same address (H'A0000000) as for a reset.

If a general interrupt occurs when BL = 1, the request is masked (held pending) and not serviced until the BL bit is cleared to 0 by software. For reentrant exception processing, the SPC must be saved and the BL bit in SR cleared to 0.

4.1.6 Returning from Exception Processing

The RTE instruction is used to return from exception processing. When RTE is executed, the PC value is set in the PC, and the SSR value in SR, and the return from exception processing is performed by branching to the SPC address.

There are following four registers related to exception processing. Registers with underlined values (TRAPA exception register, Interrupt event register, and Interrupt event register 2) are initialized by software. Refer to section 23, List of Registers, for more details of the registers and access sizes.

- Exception event register (EXPEVT)
- Interrupt event register (INTEVT)
- Interrupt event register 2 (INTEVT2)
- TRAPA exception register (TRA)

4.2.1 Exception Event Register (EXPEVT)

The exception event register (EXPEVT) contains a 12-bit exception code. The exception code in EXPEVT is that for a reset or general exception event. The exception code is set automatically by hardware when an exception occurs. EXPEVT can also be modified by software.

Bit	Bit Name	Initial Value	R/W	Description
31 to 12	—	All 0	R	Reserved These bits are always read as 0. The read/write value should always be 0.
11 to 0	—	*	R/W	12-bit exception code

Note: * H'0000 is set in a power-on reset, and H'020 in a manual reset.

31 to 12	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.
11 to 0	—	—	R/W	12-bit interrupt exception code or a code in the interrupt priority

4.2.3 Interrupt Event Register 2 (INTEVT2)

The interrupt event register 2 (INTEVT2) contains a 12-bit exception code. The exception in INTEVT2 is that for an interrupt request. The exception code is set automatically by when an exception occurs.

Bit	Bit Name	Initial Value	R/W	Description
31 to 12	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.
11 to 0	—	—	R/W	12-bit exception code

9 to 2	imm	—	R/W	8-bit immediate data should always be 0.
1, 0	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.

4.3 Operation

4.3.1 Reset

The reset sequence is used to power up or restart the SH7706 from the initialization state. The $\overline{\text{RESETP}}$ signal and $\overline{\text{RESETM}}$ signal are sampled every clock cycle, and in the case of a reset, all processing being executed (excluding the RTC) is suspended, all unfinished operations are canceled, and reset processing is executed immediately. In the case of a manual reset, reset processing is executed after memory access in progress is completed. The reset sequence consists of the following operations:

1. The MD bit in SR is set to 1 to place the SH7706 in privileged mode.
2. The BL bit in SR is set to 1, masking any subsequent exceptions.
3. The RB bit in SR is set to 1.
4. An encoded value of H'000 in a power-on reset or H'020 in a manual reset is written to 0 of the EXPEVT register to identify the exception event.
5. Instruction execution jumps to the user-written exception handler at address H'A000.

4. The RB bit in SR is set to 1.
5. An encoded value identifying the exception event is written to bits 11 to 0 of the INTEVT2 registers.
6. Instruction execution jumps to the vector location designated by the sum of the values of the VBR and H'00000600 to invoke the exception handler.

4.3.3 General Exceptions

When the SH7706 encounters any exception condition other than a reset or interrupt request, it executes the following operations:

1. The contents of the PC and SR are saved in the SPC and SSR, respectively.
2. The BL bit in SR is set to 1, masking any subsequent exceptions.
3. The MD bit in SR is set to 1 to place the SH7706 in privileged mode.
4. The RB bit in SR is set to 1.
5. An encoded value identifying the exception event is written to bits 11 to 0 of the EX register.
6. Instruction execution jumps to the vector location designated by either the sum of the base address and offset H'00000400 in the vector table in a TLB miss trap, or by the vector base address and offset H'00000100 for exceptions other than TLB miss trap to invoke the exception handler.

- Conditions: RESETP low
- Operations: EXPEVT set to H'000, VBR and SR initialized, branch to PC = H' Initialization sets the VBR register to H'0000000. In SR, the MD, RB and BL to 1 and the interrupt mask bits (I3 to I0) are set to B'1111. The CPU and on-chip modules are initialized. For details, refer to section 23, List of Registers. A power-on reset must always be performed when powering on.
A high level is output from the STATUS0 and STATUS1 pins.
- Manual Reset
 - Conditions: $\overline{\text{RESETM}}$ low
 - Operations: EXPEVT set to H'020, VBR and SR initialized, branch to PC = H' Initialization sets the VBR register to H'0000000. In SR, the MD, RB, and BL to 1 and the interrupt mask bits (I3 to I0) are set to B'1111. The CPU and on-chip supporting modules are initialized. For details, refer to section 23, List of Registers.
A high level is output from the STATUS0 and STATUS1 pins.
- H-UDI Reset
 - Conditions: H-UDI reset command input (see section 21, User Debugging Interface (UDI))
 - Operations: EXPEVT set to H'000, VBR and SR initialized, branch to PC = H' Initialization sets the VBR register to H'0000000. In SR, the MD, RB and BL to 1 and the interrupt mask bits (I3 to I0) are set to B'1111. The CPU and on-chip modules are initialized. For details, refer to section 23, List of Registers.

4.4.2 General Exceptions

- TLB miss exception
 - Conditions: Comparison of TLB addresses shows no address match
 - Operations: The virtual address (32 bits) that caused the exception is set in TEA. The corresponding virtual page number (22 bits) is set in PTEH (31 to 10). The ASID bit in MMUCR indicates the ASID at the time the exception occurred. The RC bit in MMUCR is incremented by one when all ways are valid, or way-0 is set to the RC with top priority when there is invalid way.

The PC and SR of the instruction that generated the exception are saved to the SPC and SR registers respectively. If the exception occurred during a read, H'040 is set in EXPEVT; if the exception occurred during a write, H'060 is set in EXPEVT. The BL, MD and RB bits in SR are set to 1 and a branch occurs to $PC = VBR + H'0400$.

To speed up TLB miss processing, the offset differs from other exceptions.

- TLB invalid exception
 - Conditions: Comparison of TLB addresses shows address match but $V = 0$.
 - Operations: The virtual address (32 bits) that caused the exception is set in TEA. The corresponding virtual page number (22 bits) is set in PTEH (31 to 10). The ASID bit in MMUCR indicates the ASID at the time the exception occurred. The way that generated the exception is set in the RC bits in MMUCR.

The PC and SR of the instruction that generated the exception are saved in the SPC and SR registers respectively. If the exception occurred during a read, H'040 is set in EXPEVT; if the exception occurred during a write, H'060 is set in EXPEVT. The BL, MD, and RB bits in SR are set to 1 and a branch occurs to $PC = VBR + H'0100$.

respectively. H'080 is set in EXPEVT. The BL, MD, and RB bits in SR are set to 1 if a branch occurs in $PC = VBR + H'0100$.

- TLB protection exception

— Conditions: When a hit access violates the TLB protection information (PR bit) below:

PR	Privileged mode	User mode
00	Only read enabled	No access
01	Read/write enabled	No access
10	Only read enabled	Only read enabled
11	Read/write enabled	Read/write enabled

— Operations: The virtual address (32 bits) that caused the exception is set in TEA. The corresponding virtual page number (22 bits) is set in PTEH (31 to 10). The ASID bit in TEA indicates the ASID at the time the exception occurred. The way that generated the exception is set in the RC bits in MMUCR.

The PC and SR of the instruction that generated the exception are saved to the SPC and SRR respectively. If the exception occurred during a read, H'0A0 is set in EXPEVT; if it occurred during a write, H'0C0 is set in EXPEVT. The BL, MD, and RB bits in SR are set to 1 and a branch occurs to $PC = VBR + H'0100$.

- Address error

— Conditions: When corresponded to the following items.

- A. Instruction fetch from odd address ($4n + 1$, $4n + 3$)
- B. Word data accessed from addresses other than word boundaries ($4n + 1$, $4n + 3$)
- C. Longword accessed from addresses other than longword boundaries ($4n + 1$, $4n + 3$)
- D. Virtual space accessed in user mode in the area H'80000000 to H'FFFFFFF.

- Conditions: TRAPA instruction executed
 - Operations: The exception is a processing-completion type, so the PC of the instruction after the TRAPA instruction is saved to the SPC. SR from the time when the TRAPA instruction was executing is saved to SSR. The 8-bit immediate value in the TRAPA instruction is quadrupled and set in TRA (9 to 0). H'160 is set in EXPEVT. The BL and RB bits in SR are set to 1 and a branch occurs to $PC = VBR + H'0100$.
- General illegal instruction exception
 - Conditions: When corresponded to the following items.
 - A. When undefined code not in a delay slot is decoded
 - Delay branch instructions: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE, BT/S, BF/S, TRAPA
 - Undefined instruction: H'Fxxx. (In the case of SR.CL = 1, the value should be B'111111xxxxxxxx.)
 - B. When a privileged instruction not in a delay slot is decoded in user mode
 - Privileged instructions: LDC, STC, RTE, LDTLB, SLEEP; instructions that access memory with LDC/STC are not privileged instructions.
 - Operations: The PC and SR of the instruction that generated the exception are saved to SPC and SSR, respectively. H'180 is set in EXPEVT. The BL, MD, and RB bits in SR are set to 1 and a branch occurs to $PC = VBR + H'0100$. When an undefined instruction other than H'Fxxx is decoded, operation cannot be guaranteed.
 - Illegal slot instruction exception
 - Conditions: When corresponded to the following items.
 - A. When undefined code in a delay slot is decoded
 - Delay branch instructions: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE, BT/S, BF/S, TRAPA
 - Undefined instruction: H'Fxxx. (In the case of SR.CL = 1, the value should be B'111111xxxxxxxx.)
 - B. When an instruction that rewrites the PC in a delay slot is decoded
 - Instructions that rewrite the PC: JMP, JSR, BRA, BRAF, BSR, BSRF, RTS, RTE, BT/S, BF/S, TRAPA, LDC Rm, SR, LDC.L @Rm+, SR

- User break point trap
 - Conditions: When a break condition set in the user break point controller is satisfied.
 - Operations: When a post-execution break occurs, the PC of the instruction immediately after the instruction that set the break point is set in the SPC. If a pre-execution break occurs, the PC of the instruction that set the break point is set in the SPC. SR when the break occurs is set in SSR. H'1E0 is set in EXPEVT. The BL, MD, and RB bits in SR are set to 1 and a branch occurs to $PC = VBR + H'0100$. See section 7, User Break Point Controller, for more information.
- DMA Address error
 - Conditions: When corresponded to the following items.
 - A. Word data accessed from addresses other than word boundaries ($4n + 1$, $4n + 3$)
 - B. Longword accessed from addresses other than longword boundaries ($4n + 1$, $4n + 3$)
 - Operations: The PC of the instruction immediately after the instruction execution exception occurs is saved to the SPC. SR when the exception occurs is saved to the SSR. H'5C0 is set in EXPEVT. The BL, MD, and RB bits in SR are set to 1 and a branch occurs to $PC = VBR + H'0100$.

4.4.3 Interrupts

- NMI
 - Conditions: NMI pin edge detection
 - Operations: The PC and SR after the instruction that receives the interrupt are saved to the SPC and SSR, respectively. H'01C0 is set to INTEVT and INTEVT2. The BL, MD, and RB bits of the SR are set to 1 and a branch occurs to $PC = VBR + H'0600$. This interrupt is not masked by SR.IMASK and received with top priority when the SR's BL bit is 1. When the BL bit is 1, the interrupt is masked. When BLMSK in ICRI is a logic one, the interrupt is not masked when BLMSK in ICRI is a logic one. See section 6, Interrupt Controller (INTC), for more information.

not set in the interrupt mask bit of SR. See section 6, Interrupt Controller (INTC) information.

- **IRQ Pin Interrupts**
 - **Conditions:** IRQ pin is asserted and the interrupt mask bit of SR is lower than the priority level and the BL bit in SR is 0. The interrupt is accepted at an instruction boundary.
 - **Operations:** The PC after the instruction that accepts the interrupt is saved to the SR at the point the interrupt is accepted is saved to the SSR. The code corresponding interrupt source is set to INTEVT and INTEVT2. The BL, MD, and RB bits of the SR are set to 1 and a branch occurs to VBR + H'0600. The received level is not set to the mask bit of SR. See section 6, Interrupt Controller (INTC), for more information.

- **On-Chip Peripheral Module Interrupts**
 - **Conditions:** The interrupt mask bit of SR is lower than the on-chip peripheral module (TMU, RTC, SCI0, SCI2, A/D, LCDC, PCC, DMAC, WDT, REF) interrupt level and the BL bit in SR is 0. The interrupt is accepted at an instruction boundary.
 - **Operations:** The PC after the instruction that accepts the interrupt is saved to the SR at the point the interrupt is accepted is saved to the SSR. The code corresponding interrupt source is set to INTEVT and INTEVT2. The BL, MD, and RB bits of the SR are set to 1 and a branch occurs to VBR + H'0600. See section 6, Interrupt Controller (INTC), for more information.

- **H-UDI Interrupt**
 - **Conditions:** H-UDI interrupt command is input (see section 21.4.4, H-UDI Interrupt) and the interrupt mask bit of SR is lower than 15 and the BL bit in SR is 0. The interrupt is accepted at an instruction boundary.
 - **Operations:** The PC after the instruction that accepts the interrupt is saved to the SR at the point the interrupt is accepted is saved to the SSR. H'5E0 is set to INTEVT and INTEVT2. The BL, MD, and RB bits of the SR are set to 1 and a branch occurs to VBR + H'0600. See section 6, Interrupt Controller (INTC), for more information.

- Operation when exception or interrupt occurs while SR.BL = 1
 - Interrupt: Acceptance is suppressed until the BL bit in SR is set to 0 by software. When a request and the reception conditions are satisfied, the interrupt is accepted after the execution of the instruction that sets the BL bit in SR to 0. During the sleep or power-down mode, however, the interrupt will be accepted even when the BL bit in SR is 1. NMI is accepted when BLMSK in ICR1 is 1.
 - Exception: No user break point trap will occur even when the break conditions are satisfied. When one of the other exceptions occurs, a branch is made to the fixed address (H'A0000000). In this case, the values of the EXPEVT, SPC, and SSR register are undefined.

Differently from general reset processing, no signal is output from STATUS0 and STATUS1.
- SPC when an Exception Occurs: The PC saved to the SPC when an exception occurs is shown below:
 - Re-executing-type exceptions: The PC of the instruction that caused the exception is set in the SPC and re-executed after return from exception processing. If the exception occurs in a delay slot, however, the PC of the immediately prior delayed branch instruction is set in the SPC. If the condition of the conditional delayed branch instruction is not satisfied, the delay slot PC is set in SPC.
 - Completed-type exceptions and interrupts: The PC of the instruction after the instruction that caused the exception is set in the SPC. If the exception was caused by a delayed branch or conditional instruction, however, the branch destination PC is set in SPC. If the condition of the conditional delayed branch instruction is not satisfied, the delay slot PC is set in SPC.
- Initial register values after reset
 - Undefined registers

R0_BANK0/1 to R7_BANK0/1, R8 to R15, GBR, SPC, SSR, MACH, MACL
 - Initialized registers

VBR = H'00000000

instruction. This occurrence will be identified as multiple exceptions, and may initiate processing.

- LRU replacing algorithm
- 1-stage write-back buffer
- A maximum of two ways lockable

5.1.1 Cache Structure

The cache uses a 4-way set associative system. It is composed of four ways (banks), each is divided into an address section and a data section. Each of the address and data sections is divided into 256 entries. The data section of the entry is called a line. Each line consists of 128 bytes (4 bytes \times 4). The data capacity per way is 4 kbytes (16 bytes \times 256 entries), with a total of 16 kbytes in the cache as a whole (4 ways). Figure 5.1 shows the cache structure.




Figure 5.1 Cache Structure

The V and U bits are initialized to 0 by a power-on reset, but are not initialized by a manual reset.
 The tag address is not initialized by either a power-on or manual reset.

Data Array: Holds a 16-byte instruction or data. Entries are registered in the cache in 16-bit increments (16 bytes). The data array is not initialized by a power-on or manual reset.

LRU: With the 4-way set associative system, up to four instructions or data with the same tag address (address bits 11 to 4) can be registered in the cache. When an entry is registered, the LRU bits show which of the four ways it is recorded in. There are six LRU bits, controlled by the LRU control bits. A least recently used (LRU) algorithm, which selects the way that has been used least recently, is used to select the way.

The LRU bits also indicate the way to be replaced when a cache miss occurs. Table 5.1 shows the relationship between the LRU bits and the way to be replaced when cache locking mechanism is disabled. (For details on the case when cache locking mechanism is enabled, see section 5.1.2 Cache Control Register 2 (CCR2)). If a bit pattern other than those listed in table 5.1 is used to set the LRU bits by software, the cache will not function correctly. When modifying the LRU bits by software, set one of the patterns listed in table 5.1.

The LRU bits are initialized to B'000000 by a power on reset, but are not initialized by a manual reset.

Table 5.1 LRU and Way Replacement

LRU (5 to 0)	Way to be Replaced (when cache locking mechanism is disabled)
000000, 000100, 010100, 100000, 110000, 110100	3
000001, 000011, 001011, 100001, 101001, 101011	2
000110, 000111, 001111, 010110, 011110, 011111	1
111000, 111001, 111011, 111100, 111110, 111111	0

5.2.1 Cache Control Register (CCR)

The cache is enabled or disabled using the CE bit of the cache control register (CCR). It also has a CF bit (which invalidates all cache entries), and a WT and CB bits (which select read-through mode or write-back mode). Programs that change the contents of the CCR register must be placed in address space that is not cached.

Bit	Bit Name	Initial Value	R/W	Description
31 to 4	—	All 0	R	Reserved These bits are always read as 0. The write data should always be 0.
3	CF	0	R	Cache Flash When 1 is set, the V, U and LRU bits of all cache entries are cleared to 0 (flush). This bit is always read as 0. Write-back to memory is not performed when the cache is full.
2	CB	0	R/W	Cache Write-back Indicates the cache's operating mode for P0 and P1. 0: Write-through mode 1: Write-back mode
1	WT	0	R/W	Write through Indicates the cache's operating mode for P2 and P3. 0: Write-back mode 1: Write-through mode
0	CE	0	R/W	Cache enable Indicates whether to use the cache function. 0: Cache not used 1: Cache used

relationship between each bit setting and the way to be replaced when the prefetch instruction is executed. On the other hand, if a cache hit occurs during prefetch instruction (PREF) execution, data is loaded into the cache and entries that have been valid in the cache are maintained. For example, in cache locking mode, if one line size of data pointed by Rn exists at way 0, and if the prefetch instruction is executed while the cache lock, W3LOAD, and W3LOCK are set to 1s, a cache hit occurs and the data is not brought to way 3.

When a cache is accessed by other than the prefetch instruction in cache locking mode, the data to be replaced are controlled by the W3LOCK and W2LOCK bit settings. Table 5.3 shows the relationship between CCR2 bit settings and the way to be replaced.

A program to modify the CCR2 contents should be placed at an address area whose data is not cached.

Bit	Bit Name	Initial Value	R/W	Description
31 to 10	—	All 0	R	Reserved These bits are always read as 0. The write data should always be 0.
9	W3LOAD	0	W	W3LOAD: Way 3 load
8	W3LOCK	0	W	W3LOCK: Way 3 Lock When W3LOCK = 1 & W3LOAD = 1 & W3LOCK = 1, the prefetched data will always be loaded into Way3. In all other conditions, the prefetched data will be loaded into the way pointed by LFPTR.
7 to 2	—	All 0	R	Reserved These bits are always read as 0. The write data should always be 0.

Whenever CCR2 bit 8 (W3LOCK) or bit 0 (W2LOCK) is high level the cache is locked. locked data will not be overwritten unless W3LOCK bit and W2LOCK bit are reset or condition during cache locking mode watches. During cache locking mode, the LRU information will be replaced by tables 5.4 to 5.6.

Table 5.2 Way to be Replaced when Cache Miss Occurs during PREF Instruction Execution

CL bit	W3LOAD	W3LOCK	W2LOAD	W2LOCK	Way to be Replaced
0	*	*	*	*	According to LRU (table 5.4)
1	*	0	*	0	According to LRU (table 5.4)
1	*	0	0	1	According to LRU (table 5.4)
1	0	1	*	0	According to LRU (table 5.4)
1	0	1	0	1	According to LRU (table 5.4)
1	0	*	1	1	Way 2
1	1	1	0	*	Way 3

Legend: * Don't care

Note: Do not set 1 into W2LOAD and W3LOAD at the same time.

Legend: * Don't care

Note: Do not set 1 into W2LOAD and W3LOAD at the same time.

Table 5.4 LRU and Way Replacement (When W2LOCK = 1)

LRU (5 to 0)	Way to be R
000000, 000001, 000100, 010100, 100000, 100001, 110000, 110100	3
000011, 000110, 000111, 001011, 001111, 010110, 011110, 011111	1
101001, 101011, 111000, 111001, 111011, 111100, 111110, 111111	0

Table 5.5 LRU and Way Replacement (When W3LOCK = 1)

LRU (5 to 0)	Way to be R
000000, 000001, 000011, 001011, 100000, 100001, 101001, 101011	2
000100, 000110, 000111, 001111, 010100, 010110, 011110, 011111	1
110000, 110100, 111000, 111001, 111011, 111100, 111110, 111111	0

Table 5.6 LRU and Way Replacement (When W2LOCK = 1 and W3LOCK = 1)

LRU (5 to 0)	Way to be R
000000, 000001, 000011, 000100, 000110, 000111, 001011, 001111, 010100, 010110, 011110, 011111	1
100000, 100001, 101001, 101011, 110000, 110100, 111000, 111001, 111011, 111100, 111110, 111111	0

Entries are selected using bits 11 to 4 of the address (virtual) of the access to memory. The address tag of that entry is read. In parallel to reading of the address tag, the virtual address is translated to a physical address in the MMU. The physical address after translation and the physical address read from the address section are compared. The address comparison can occur in two ways. When the comparison shows a match and the selected entry is valid ($V = 1$), a cache hit occurs. When the comparison does not show a match or the selected entry is not valid, a cache miss occurs.




Figure 5.2 Cache Search Scheme (Normal Mode)

5.3.2 Read Access

Read Hit: In a read access, instructions and data are transferred from the cache to the CPU. The LRU is updated.

Read Miss: An external bus cycle starts and the entry is updated. The way replaced is shown in table 5.3. Entries are updated in 16-byte units. When the desired instruction or data that caused the miss is loaded from external memory to the cache, the instruction or data is transferred to the cache in parallel with being loaded to the cache. When it is loaded in the cache, the U bit is cleared and the V bit is set to 1.

Write Hit: In a write access in the write-back mode, the data is written to the cache and the U bit of the entry written is set to 1. Writing occurs only to the cache; no external memory cycle is issued. In the write-through mode, the data is written to the cache and an external memory cycle is issued.

Write Miss: In the write-back mode, an external write cycle starts when a write miss occurs and the entry is updated. The way to be replaced is shown in table 5.3. When the U bit of the entry to be replaced is 1, the cache fill cycle starts after the entry is transferred to the write-back buffer. The write-back unit is 16 bytes. Data is written to the cache and the U bit and V bit are set to 1. After the cache completes its fill cycle, the write-back buffer writes back the entry to the external memory. In the write-through mode, no write to cache occurs in a write miss; the write is only to the external memory.

5.3.5 Write-Back Buffer

When the U bit of the entry to be replaced in the write-back mode is 1, it must be written to the external memory. To increase performance, the entry to be replaced is first transferred to the write-back buffer and fetching of new entries to the cache takes priority over writing back to the external memory. After fetching of new entries to the cache is completed, the data in the write-back buffer is written back to the external memory. During the write back cycles, the cache is not accessed. The write-back buffer can hold one line of the cache data (16 bytes) and its physical address. Figure 5.3 shows the configuration of the write-back buffer.




Figure 5.3 Write-Back Buffer Configuration

5.4 Memory-Mapped Cache

To allow software management of the cache, cache contents can be read and written by MOV instructions in the privileged mode. The cache is mapped onto the P4 area in virtual space. The address array is mapped onto addresses H'F0000000 to H'F0FFFFFF, and the data array onto addresses H'F1000000 to H'F1FFFFFF. Only longword can be used as the access size for the address array and data array, and instruction fetches cannot be performed.

5.4.1 Address Array

The address array is mapped onto H'F0000000 to H'F0FFFFFF. To access an address array entry, a 32-bit address field (for read/write accesses) and 32-bit data field (for write accesses) must be specified. The address field specifies information for selecting the entry to be accessed: the tag address field specifies the tag address, V bit, U bit, and LRU bits to be written to the address array (see Figure 5.4 (1)).

In the address field, specify the entry address for selecting the entry (bits 11 to 4), W for the way (bits 13 and 12: 00 is way 0, 01 is way 1, 10 is way 2, and 11 is way 3), A for the associative operation (bit 3), and H'F0 to indicate address array access (bits 31 to 24).

In data field, specify the tag address (bits 31 to 10), LRU bits (bits 9 to 4), U bit (bit 1), and V bit (bit 0). Upper three bits of the tag address (bits 31 to 29) should always be 0.

The following three operations are enabled for the address array.

Address Array Read: Read the tag address, LRU bits, U bit, and V bit of the entry specified by the entry address and the way number. When reading, no associative operation is performed regardless of the value of the associative bit (bit A) specified in the address.

Address Array Write (without associative operation): Write the tag address, LRU bits, U bit, and V bit specified in the data field to the entry specified by the entry address and the way number. The associative bit (bit A) should be 0. If data is written to the cache line in which the V bits are set to 1, the cache line is written back, and then the tag address, LRU bits, U

occurs. This operation is used to invalidate a specific entry of the cache. When the U bit of the entry is 1, write back is occurs. However, when 0 is written to the V bit, 0 must also be written to the U bit of that entry.

5.4.2 Data Array

The data array is mapped onto H'F1000000 to H'F1FFFFFF. To access a data array, the address field (for read/write accesses) and 32-bit data field (for write accesses) must be specified. The address field specifies information for selecting the entry to be accessed; the data field specifies the longword data to be written to the data array.

In the address field, specify the entry address for selecting the entry (bits 11 to 4), L in the address field for selecting the longword position within the (16-byte) line (bits 3 and 2: 00 is longword 0, 01 is longword 1, 10 is longword 2, and 11 is longword 3), W for selecting the way (bits 13 and 12: 00 is way 0, 01 is way 1, 10 is way 2, and 11 is way 3), and H'F1 to indicate data array access (bits 31 to 24).

The access size of the data array is fixed at longword, so 00 should be specified to bits 1 and 0 of the address field.

The following two operations are enabled for data array. However, information of the data array is not changed by the following operations.

Data Array Read: Reads data specified by L (bits 3 and 2) in the address field from the data array specified by the entry address and the way number.

Data Array Write: Writes a longword data specified by the data field to the position specified by L (bits 3 and 2) in the address field from the entry specified by the entry address and the way number.

31	24	23	14	13	12	11	4	3	2	
1111 0000	*.....*			W	Entry address		A	*	C	

Data specification (both read and write accesses)

313029	10	9	4	3	2
0 0 0	Address tag (28–10)		LRU	X	X

(2) Data array access (both read and write accesses)

Address specification

31	24	23	14	13	12	11	4	3	2	1
1111 0001	*.....*			W	Entry address		L	0		

Data specification

31	Longword									
----	----------	--	--	--	--	--	--	--	--	--

Legend:

X: 0 for read, don't care for write

*: Don't care

Figure 5.4 Specifying Address and Data for Memory-Mapped Cache Access


```
; R1=H'F000 0088; address array access, entry=B'0000 1000, A=1  
;  
MOV.L R0,@R1
```


2. Reading the Data of a Specific Entry

This example reads the data section of a specific cache entry. The longword indicated in the data field of the data array in figure 5.6 is read to the register.

```
; R1=H'F100 004C; data array access, entry=B'0000 0100, Way=0,  
; longword address=3  
;  
MOV.L @R0,R1 ; Longword 3 is read.
```


INTC has the following features:

- 16 levels of interrupt priority can be set: By setting the five interrupt-priority register priorities of on-chip peripheral module, IRQ interrupts can be selected from 16 levels of individual request sources.
- NMI noise canceler function: NMI input-level bit indicates NMI pin states. By reading the interrupt exception service routine, the pin state can be checked, enabling it to act as a noise canceler.
- External devices can be notified that an interrupt has been received ($\overline{\text{IRQOUT}}$): When the SH7706 has released the bus right, the external bus master can be notified that an interrupt, an on-chip peripheral module interrupt or a memory refresh request has occurred, enabling this LSI to request the bus right.



- Legend:
- TMU: Timer unit
 - RTC: Realtime clock unit
 - SCI: Serial communication interface
 - SCIF: Serial communication interface (with FIFO)
 - WDT: Watchdog timer
 - REF: Refresh requests in the bus state controller
 - ICR: Interrupt control register
 - IPRA-IPRE: Registers A-E for setting the interrupt priority levels
 - SR: Status register
 - DMAC: Direct memory access controller
 - ADC: Analog-to-digital converter
 - H-UDI: User debugging interface

Figure 6.1 INTC Block Diagram

Interrupt input pins	IRQ5 to IRQ0 $\overline{\text{IRL3}}$ to $\overline{\text{IRL0}}$	1	Interrupt request signal input pins (Maskable by interrupt mask bits in SR)
Interrupt request output pin	$\overline{\text{IRQOUT}}$	0	Output of signal that notifies external devices that an interrupt source has occurred. Memory refresh has occurred.

6.3 Interrupt Sources

There are 4 types of interrupt sources: NMI, IRQ, IRL, and on-chip peripheral module. The priority of each interrupt is indicated by a priority level value (16 to 0), with level 16 as the highest and level 1 as the lowest. When level 0 is set, the interrupt is masked and interrupt requests are ignored.

6.3.1 NMI Interrupts

The NMI interrupt has the highest priority level of 16. When the BLMSK bit of the interrupt control register (ICR1) is 1 or the BL bit of the status register (SR) is 0, NMI interrupt is not accepted when the MAI bit of the ICR1 register is 0. NMI interrupts are edge-detected. In software standby mode, the interrupt is accepted regardless of the BL. The NMI edge detection mode (NMIE) in the interrupt control register 0 (ICR0) is used to select either the rising or falling edge. When the NMIE bit of the ICR0 register is changed, the NMI interrupt is not detected for 2 clock cycles after changing the ICR0. NMIE to avoid a false detection of the NMI interrupt. NMI interrupt exception processing does not affect the interrupt mask level bits (I3 to I0) in the status register (SR).

When the BL bit is 1 and the BLMSK bit of the ICR1 register is set to 1, only NMI interrupt is accepted and the SPC register and SSR register are updated by the NMI interrupt handler. It is impossible to return to the original processing from exception processing initiated by NMI. Use should therefore be restricted to cases where return is not necessary.

When using edge-sensing for IRQ interrupts, clear the interrupt source by having software write 0 to the bit in IRR0, then write 0 to the bit. It is not necessary to clear the bit when using level-sensing. Instead, the pin corresponding to the interrupt request must be high.

When the ICR1 register is rewritten, IRQ interrupts may be mistakenly detected, depending on pin states. To prevent this, rewrite the register while interrupts are masked, then release the mask after clearing the illegal interrupt by writing 0 to interrupt request register 0 (IRR0).

It is necessary for an edge input interrupt detection to input a pulse width more than two times the width by peripheral clock (P ϕ) basis.

In level detection, keep the level until the CPU accepts an interrupt and starts the interrupt processing.

The interrupt mask bits (I3 to I0) of the status register (SR) are not affected by IRQ interrupt processing.

Interrupts IRQ4 to IRQ0 can wake the chip up from the software standby state when the interrupt level is higher than I3 to I0 in the SR register (but only when the RTC 32-kHz clock is used).

Notes: When the IRQ is used in edge sensitive, pay attention to the following:

1. If an IRQ edge is input immediately before the CPU enters standby mode (the time between the SLEEP instruction executed by the CPU to high level of STATUS0), an interrupt may not be detected. In this case, when an IRQ edge is input again after STATUS0 becomes high level, an interrupt is detected.
2. If an IRQ edge is input while the frequency is changed by the FRQCR (when the WDT is counting), an interrupt may not be detected. In this case, when an IRQ edge is input again after the WDT halts counting, an interrupt is detected.




Figure 6.2 Example of IRL Interrupt Connection

Table 6.2 $\overline{\text{IRL3}}$ to $\overline{\text{IRL0}}$ Pins and Interrupt Levels

$\overline{\text{IRL3}}$	$\overline{\text{IRL2}}$	$\overline{\text{IRL1}}$	$\overline{\text{IRL0}}$	Interrupt Priority Level	Interrupt Request
0	0	0	0	15	Level 15 interrupt
0	0	0	1	14	Level 14 interrupt
0	0	1	0	13	Level 13 interrupt
0	0	1	1	12	Level 12 interrupt
0	1	0	0	11	Level 11 interrupt
0	1	0	1	10	Level 10 interrupt
0	1	1	0	9	Level 9 interrupt
0	1	1	1	8	Level 8 interrupt
1	0	0	0	7	Level 7 interrupt
1	0	0	1	6	Level 6 interrupt
1	0	1	0	5	Level 5 interrupt
1	0	1	1	4	Level 4 interrupt
1	1	0	0	3	Level 3 interrupt
1	1	0	1	2	Level 2 interrupt
1	1	1	0	1	Level 1 interrupt
1	1	1	1	0	No interrupt request

interrupt processing starts. If the level is not retained, correct operation is not guaranteed. However, the priority level can be changed to a higher one.

The interrupt mask bits (I3 to I0) in the status register (SR) are not affected by $\overline{\text{IRL}}$ interrupt processing.

6.3.4 On-Chip Peripheral Module Interrupts

On-chip peripheral module interrupts are generated by the following eight modules:

- Timer unit (TMU)
- Realtime clock (RTC)
- Serial communication interface (SCI, SCIF)
- Bus state controller (BSC)
- Watchdog timer (WDT)
- Direct memory access controller (DMAC)
- A/D converter (ADC)
- User debugging interface (H-UDI)

Not every interrupt source is assigned a different interrupt vector, but sources are reflected in interrupt event registers (INTEVT and INTEVT2), so it is easy to identify sources by bit with the INTEVT or INTEVT2 register value as an offset.

The priority level (from 0 to 15) can be set for each module except for H-UDI by writing to interrupt priority setting registers A, B and E (IPRA, IPRB and IPRE). The priority level of H-UDI interrupt is 15 (fixed).

The interrupt mask bits (I3 to I0) of the SR are not affected by the on-chip peripheral module interrupt processing.

TMU and RTC interrupts can restore the chip from the software standby state when the interrupt level is higher than I3 to I0 in the SR (but only when the RTC 32-kHz oscillator is operating).

priority levels 0 to 15 at will by using the interrupt priority level set to registers A to E (IPRE). The order of priority of the on-chip peripheral module, IRQ, and PINT interrupt is zero by RESET.

When the order of priorities for multiple interrupt sources are set to the same level and interrupts are generated at the same time, they are processed according to the default order in tables 6.3 and 6.4.

Table 6.3 Interrupt Exception Handling Sources and Priority (IRQ Mode)

Interrupt Source	INTEVT Code (INTEVT2 Code)	Interrupt Priority (Initial Value)	IPR (Bit Numbers)	Priority within IPR Setting	
NMI	H'1C0 (H'1C0)	16	—	—	
H-UDI	H'5E0 (H'5E0)	15	—	—	
IRQ	IRQ0	H'200 to 3C0* (H'600)	0 to 15 (0)	IPRC (3 to 0)	—
	IRQ1	H'200 to 3C0* (H'620)	0 to 15 (0)	IPRC (7 to 4)	—
	IRQ2	H'200 to 3C0* (H'640)	0 to 15 (0)	IPRC (11 to 8)	—
	IRQ3	H'200 to 3C0* (H'660)	0 to 15 (0)	IPRC (15 to 12)	—
	IRQ4	H'200 to 3C0* (H'680)	0 to 15 (0)	IPRD (3 to 0)	—
	IRQ5	H'200 to 3C0* (H'6A0)	0 to 15 (0)	IPRD (7 to 4)	—
DMAC	DEI0	H'200 to 3C0* (H'800)	0 to 15 (0)	IPRE (15 to 12)	High
	DEI1	H'200 to 3C0* (H'820)			↑
	DEI2	H'200 to 3C0* (H'840)			↓
	DEI3	H'200 to 3C0* (H'860)			Low
SCIF (SC12)	ERI2	H'200 to 3C0* (H'900)	0 to 15 (0)	IPRE (7 to 4)	High
	RXI2	H'200 to 3C0* (H'920)			↑
	BRI2	H'200 to 3C0* (H'940)			↓
	TXI2	H'200 to 3C0* (H'960)			Low

RTC	ATI	H'480 (H'480)	0 to 15 (0)	IPRA (3 to 0)	High
	PRI	H'4A0 (H'4A0)			Low
	CUI	H'4C0 (H'4C0)			
SCI (SCI0)	ERI	H'4E0 (H'4E0)	0 to 15 (0)	IPRB (7 to 4)	High
	RXI	H'500 (H'500)			
	TXI	H'520 (H'520)			
	TEI	H'540 (H'540)			Low
WDT	ITI	H'560 (H'560)	0 to 15 (0)	IPRB (15 to 12)	—
BSC (REF)	RCMI	H'580 (H'580)	0 to 15 (0)	IPRB (11 to 8)	High
	ROVI	H'5A0 (H'5A0)			Low

Note: * The code corresponding to an interrupt level shown in table 6.5 is set.

	$\overline{\text{IRL}}(3:0) = 0001$	H'220 (H'220)	14	—	—
	$\overline{\text{IRL}}(3:0) = 0010$	H'240 (H'240)	13	—	—
	$\overline{\text{IRL}}(3:0) = 0011$	H'260 (H'260)	12	—	—
	$\overline{\text{IRL}}(3:0) = 0100$	H'280 (H'280)	11	—	—
	$\overline{\text{IRL}}(3:0) = 0101$	H'2A0 (H'2A0)	10	—	—
	$\overline{\text{IRL}}(3:0) = 0110$	H'2C0 (H'2C0)	9	—	—
	$\overline{\text{IRL}}(3:0) = 0111$	H'2E0 (H'2E0)	8	—	—
	$\overline{\text{IRL}}(3:0) = 1000$	H'300 (H'300)	7	—	—
	$\overline{\text{IRL}}(3:0) = 1001$	H'320 (H'320)	6	—	—
	$\overline{\text{IRL}}(3:0) = 1010$	H'340 (H'340)	5	—	—
	$\overline{\text{IRL}}(3:0) = 1011$	H'360 (H'360)	4	—	—
	$\overline{\text{IRL}}(3:0) = 1100$	H'380 (H'380)	3	—	—
	$\overline{\text{IRL}}(3:0) = 1101$	H'3A0 (H'3A0)	2	—	—
	$\overline{\text{IRL}}(3:0) = 1110$	H'3C0 (H'3C0)	1	—	—
IRQ	IRQ4	H'200 to 3C0* (H'680)	0 to 15 (0)	IPRD (3 to 0)	—
	IRQ5	H'200 to 3C0* (H'6A0)	0 to 15 (0)	IPRD (7 to 4)	—
DMAC	DEI0	H'200 to 3C0* (H'800)	0 to 15 (0)	IPRE (15 to 12)	High
	DEI1	H'200 to 3C0* (H'820)			↕
	DEI2	H'200 to 3C0* (H'840)			↓
	DEI3	H'200 to 3C0* (H'860)			Low
SCIF (SCI2)	ERI2	H'200 to 3C0* (H'900)	0 to 15 (0)	IPRE (7 to 4)	High
	RX12	H'200 to 3C0* (H'920)			↕
	BRI2	H'200 to 3C0* (H'940)			↓
	TX12	H'200 to 3C0* (H'960)			Low
ADC	ADI	H'200 to 3C0* (H'980)	0 to 15 (0)	IPRE (3 to 0)	—

	PRI	H'4A0 (H'4A0)			↑
	CUI	H'4C0 (H'4C0)			↓
SCI	ERI	H'4E0 (H'4E0)	0 to 15 (0)	IPRB (7 to 4)	High
(SCI0)	RXI	H'500 (H'500)			↑
	TXI	H'520 (H'520)			↓
	TEI	H'540 (H'540)			Low
WDT	ITI	H'560 (H'560)	0 to 15 (0)	IPRB (15 to 12)	—
BSC	RCMI	H'580 (H'580)	0 to 15 (0)	IPRB (11 to 8)	High
(REF)	ROVI	H'5A0 (H'5A0)			Low

Note: * The code corresponding to an interrupt level shown in table 6.5 is set.

10	H'2A0
9	H'2C0
8	H'2E0
7	H'300
6	H'320
5	H'340
4	H'360
3	H'380
2	H'3A0
1	H'3C0

6.4 Register Description

The INTC has the following registers. Refer to section 23, List of Registers, for more addresses and access sizes.

- Interrupt control register 0 (ICR0)
- Interrupt control register 1 (ICR1)
- Interrupt priority level setting register A (IPRA)
- Interrupt priority level setting register B (IPRB)
- Interrupt priority level setting register C (IPRC)
- Interrupt priority level setting register D (IPRD)
- Interrupt priority level setting register E (IPRE)
- Interrupt request register 0 (IRR0)
- Interrupt request register 1 (IRR1)
- Interrupt request register 2 (IRR2)

Table 6.6 Interrupt Request Sources and IPRA to IPRE

Register	Bits 15 to 12	Bits 11 to 8	Bits 7 to 4	Bits 3 to 0
IPRA	TMU0	TMU1	TMU2	RTC
IPRB	WDT	REF	SCI0	Reserved
IPRC	IRQ3	IRQ2	IRQ1	IRQ0
IPRD	Reserved*	Reserved*	IRQ5	IRQ4
IPRE	DMAC	Reserved*	SCIF	ADC

Note: * These bits are always read as 0. The write value should be 0.

As shown in table 6.6, four sets of on-chip peripheral module, IRQ interrupts are assigned to each register. 4-bit groups (bits 15 to 12, bits 11 to 8, bits 7 to 4, and bits 3 to 0) are set with priority level from H'0 (0000) to H'F (1111). Setting H'0 means priority level 0 (masking is requested) and H'F means priority level 15 (the highest level). A reset initializes IPRA to IPRE to H'0000.

H'0 should be set into bits corresponding to an unused interrupt.

15	NMIE	0/1	R	NMI Input Level Sets the level of the signal input at the NMI pin. The NMI pin level bit can be read to determine the NMI pin level. The NMI pin level cannot be modified. 0: NMI input level is low 1: NMI input level is high
14 to 9	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.
8	NMIE	0	R/W	NMI Edge Select Selects whether the interrupt request signal is detected on the falling or rising edge of NMI input. 0: Interrupt request signal is detected on the falling edge of NMI input 1: Interrupt request signal is detected on the rising edge of NMI input
7 to 0	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.

Note: * When NMI input is high: 1; when NMI input is low: 0.

low level is being input to the NMI pin. NMI interrupts in standby mode.

0: All interrupt requests are not masked when the low level is being input to the NMI pin

1: All interrupt requests are masked when the low level is being input to the NMI pin

14	IRQLVL	1	R/W	<p>Interrupt Request Level Detect</p> <p>Selects whether the IRQ3 to IRQ0 pins are used as four independent interrupt pins or as 15-level interrupt pins encoded as $\overline{IRL3}$ to $\overline{IRL0}$.</p> <p>0: Used as four independent interrupt pins (IRQ3 to IRQ0)</p> <p>1: Used as encoded 15-level interrupt pins ($\overline{IRL3}$ to $\overline{IRL0}$)</p>
13	BLMSK	0	R/W	<p>BL Bit Mask</p> <p>Specifies whether NMI interrupts are masked when the BL bit of the SR register is 1.</p> <p>0: NMI interrupts are masked when the BL bit is 1.</p> <p>1: NMI interrupts are accepted regardless of the BL bit setting</p>
12	—	0	R	<p>Reserved</p> <p>This bit is always read as 0. The write value is always be 0.</p>

				rising edge
				10: An interrupt request is detected at I low level
				11: Reserved (Setting prohibited)
9	IRQ41S	0	R/W	IRQ4 Sense Select
8	IRQ40S	0	R/W	Select whether the interrupt signal to th is detected at the rising edge, at the fall at low level.
				00: An interrupt request is detected at I falling edge
				01: An interrupt request is detected at I rising edge
				10: An interrupt request is detected at I low level
				11: Reserved (Setting prohibited)
7	IRQ31S	0	R/W	IRQ3 Sense Select
6	IRQ30S	0	R/W	Select whether the interrupt signal to th is detected at the rising edge, at the fall at low level.
				00: An interrupt request is detected at I falling edge
				01: An interrupt request is detected at I rising edge
				10: interrupt request is detected at IRQ level
				11: Reserved (Setting prohibited)

				rising edge	10: An interrupt request is detected at IR low level
					11: Reserved (Setting prohibited)
3	IRQ11S	0	R/W	IRQ1 Sense Select	
2	IRQ10S	0	R/W	Select whether the interrupt signal to the is detected at the rising edge, at the falling at low level.	00: An interrupt request is detected at IR falling edge 01: An interrupt request is detected at IR rising edge 10: An interrupt request is detected at IR low level 11: Reserved (Setting prohibited)
1	IRQ01S	0	R/W	IRQ0 Sense Select	
0	IRQ00S	0	R/W	Select whether the interrupt signal to the is detected at the rising edge, at the falling at low level.	00: An interrupt request is detected at IR falling edge 01: An interrupt request is detected at IR rising edge 10: An interrupt request is detected at IR low level 11: Reserved (Setting prohibited)

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.
5	IRQ5R	0	R/W	IRQ5 Interrupt Request Indicates whether an interrupt request is input to the IRQ5 pin. When edge detection mode is selected, an interrupt request is cleared by clearing the bit. It is not necessary to clear the flag when level-sensing, because this bit merely shows the status of the IRQ5 pin. 0: An interrupt request is not input to IRQ5 pin 1: An interrupt request is input to IRQ5 pin
4	IRQ4R	0	R/W	IRQ4 Interrupt Request Indicates whether an interrupt request is input to the IRQ4 pin. When edge detection mode is selected, an interrupt request is cleared by clearing the bit. It is not necessary to clear the flag when level-sensing, because this bit merely shows the status of the IRQ4 pin. 0: An interrupt request is not input to IRQ4 pin 1: An interrupt request is input to IRQ4 pin
3	IRQ3R	0	R/W	IRQ3 Interrupt Request Indicates whether an interrupt request is input to the IRQ3 pin. When edge detection mode is selected, an interrupt request is cleared by clearing the bit. It is not necessary to clear the flag when level-sensing, because this bit merely shows the status of the IRQ3 pin. 0: An interrupt request is not input to IRQ3 pin 1: An interrupt request is input to IRQ3 pin

1	IRQ1R	0	R/W	<p>IRQ1 Interrupt Request</p> <p>Indicates whether an interrupt request is input to the IRQ1 pin. When edge detection mode is set, an interrupt request is cleared by clearing this bit. It is not necessary to clear the flag when level-sensing, because this bit merely shows the status of the IRQ1 pin.</p> <p>0: An interrupt request is not input to IRQ1 pin. 1: An interrupt request is input to IRQ1 pin.</p>
0	IRQ0R	0	R/W	<p>IRQ0 Interrupt Request (IRQ0R)</p> <p>Indicates whether an interrupt request is input to the IRQ0 pin. When edge detection mode is set, an interrupt request is cleared by clearing this bit. It is not necessary to clear the flag when level-sensing, because this bit merely shows the status of the IRQ0 pin.</p> <p>0: An interrupt request is not input to IRQ0 pin. 1: An interrupt request is input to IRQ0 pin.</p>

3	DEI3R	0	R	DEI3 Interrupt Request Indicates whether a DEI3 (DMAC) interrupt generated. 0: A DEI3 interrupt request is not generated 1: A DEI3 interrupt request is generated
2	DEI2R	0	R	DEI2 Interrupt Request Indicates whether a DEI2 (DMAC) interrupt generated. 0: A DEI2 interrupt request is not generated 1: A DEI2 interrupt request is generated
1	DEI1R	0	R	DEI1 Interrupt Request Indicates whether a DEI1 (DMAC) interrupt generated. 0: A DEI1 interrupt request is not generated 1: A DEI1 interrupt request is generated
0	DEI0R	0	R	DEI0 Interrupt Request Indicates whether a DEI0 (DMAC) interrupt generated. 0: A DEI0 interrupt request is not generated 1: A DEI0 interrupt request is generated

4	ADIR	0	R	<p>ADIR Interrupt Request</p> <p>Indicates whether an ADI (ADC) interrupt request is generated.</p> <p>0: An ADI interrupt request is not generated</p> <p>1: An ADI interrupt request is generated</p>
3	TXI2R	0	R	<p>TXI2 Interrupt Request</p> <p>Indicates whether a TXI2 (SCIF) interrupt request is generated.</p> <p>0: TXI2 interrupt request is not generated</p> <p>1: A TXI2 interrupt request is generated</p>
2	BRI2R	0	R	<p>BRI2 Interrupt Request</p> <p>Indicates whether a BRI2 (SCIF) interrupt request is generated.</p> <p>0: A BRI2 interrupt request is not generated</p> <p>1: A BRI2 interrupt request is generated</p>
1	RXI2R	0	R	<p>RXI2 Interrupt Request</p> <p>Indicates whether an RXI2 (SCIF) interrupt request is generated.</p> <p>0: An RXI2 interrupt request is not generated</p> <p>1: An RXI2 interrupt request is generated</p>
0	ERI2R	0	R	<p>ERI2 Interrupt Request</p> <p>Indicates whether an ERI2 (SCIF) interrupt request is generated.</p> <p>0: An ERI2 interrupt request is not generated</p> <p>1: An ERI2 interrupt request is generated</p>

2. The interrupt controller selects the highest priority interrupt from the interrupt request signals. The interrupt controller selects the highest priority interrupt from the interrupt request signals following the priority levels set in interrupt priority registers A to E (IPRA to IPRE). If multiple priority interrupts are held pending. If two of these interrupts have the same priority level, the interrupt controller selects the interrupt with the highest definition number. If multiple interrupts occur within a single module, the interrupt with the highest definition number or the highest priority within its IPR setting unit (as indicated in table 6.3 and table 6.4) is selected.
3. The priority level of the interrupt selected by the interrupt controller is compared with the interrupt mask bits (I3 to I0) in the status register (SR) of the CPU. If the request priority level is higher than the level in bits I3 to I0, the interrupt controller accepts the interrupt request. When an interrupt request signal to the CPU. When the interrupt controller receives an interrupt request signal, a low level is output from the $\overline{\text{IRQOUT}}$ pin.
4. Detection timing: The INTC operates in synchronization with the peripheral clock. The interrupt controller reports the interrupt request to the CPU. The CPU receives an interrupt at a break point of an instruction.
5. The interrupt source code is set in the interrupt event registers (INTEVT and INTEVT2).
6. The SR and PC are saved to SSR and SPC, respectively.
7. The BL, MD, and RB in SR are set to 1.
8. The CPU jumps to the start address of the interrupt handler (the sum of the value of the vector base register (VBR) and H'00000600). This jump is not a delayed branch. The interrupt handler may branch with the INTEVT register value as its offset in order to identify the interrupt source. This enables it to branch to the processing routine for the individual interrupt source.

- Notes:
1. The interrupt mask bits (I3 to I0) in the SR are not changed by acceptance of an interrupt in this LSI.
 2. $\overline{\text{IRQOUT}}$ outputs a low level until the interrupt request is cleared. However, if the interrupt source is masked by an interrupt mask bit, the $\overline{\text{IRQOUT}}$ pin returns to a high level. The level is output without regard to the BL bit.
 3. The interrupt source flag should be cleared in the interrupt handler. The interrupt source flag should be cleared in the interrupt handler. To ensure that an interrupt request that should have been cleared is not inadvertently accepted again, the interrupt source flag should be cleared in the interrupt handler.




Figure 6.3 Interrupt Operation Flowchart

2. Clear the cause of the interrupt in each specific handler.
3. Save SSR and SPC to the memory.
4. Clear the BL bit in SR, and set the accepted interrupt level in the interrupt mask bit.
5. Handle the interrupt.
6. Execute the RTE instruction.

When these procedures are followed in order, an interrupt of higher priority than the one currently handled can be accepted after clearing BL in step 4.

6.6 Interrupt Response Time

The time from generation of an interrupt request until interrupt exception processing is started and fetching of the first instruction of the exception handler is started (the interrupt response time) is shown in table 6.7. Figure 6.4 shows an example of pipeline operation when an IRL is accepted. When SR.BL is 1, interrupt exception processing is masked, and is kept waiting until the completion of an instruction that clears BL to 0.

The response time is represented by the clock number of $I\phi$. Depending on the $P\phi$ phase when the interrupt is occurred, one clock period of $P\phi$ may vary from the contents of this table.

Wait time until end of sequence being executed by CPU	$X (\geq 0) \times 1cyc$	$X (\geq 0) \times 1cyc$	$X (\geq 0) \times 1cyc$	$X (\geq 0) \times 1cyc$	Interrupt exception processing, waiting until executing instruction ends. If the instruction execution state is S*, maximum wait time is $X = S - 1$. If BL is set to 1, instruction execution exception, if exception processing is deferred until completion of instruction, BL to 0. If the instruction number is not 0, interrupt exception processing, processing is further deferred.
Time from interrupt exception processing (save of SR and PC) until fetch of first instruction of exception service routine is started	$5 \times 1cyc$	$5 \times 1cyc$	$5 \times 1cyc$	$5 \times 1cyc$	

	Minimum case	7	9	9.5	$7^{*3}/8.5^{*4}$	$I\phi:B\phi:P\phi =$
	Maximum case	$10.5 + S$	$15.5 + S$	$20.5 + S$	$10.5 + S^{*3}$ $16.5 + S^{*4}$	$I\phi:B\phi:P\phi =$

Icyc: Duration of one cycle of I ϕ .

Bcyc: Duration of one cycle of B ϕ .

Pcyc: Duration of one cycle of P ϕ .

Notes: 1. S also includes the memory access wait time.

The processing requiring the maximum execution time is LDC.L @Rm+, SF. If the memory access is a cache-hit, this requires seven instruction execution cycles. If the external access is performed, the corresponding number of cycles must be added. There are also instructions that perform two external memory accesses; if the memory access is slow, the number of instruction execution cycles will increase accordingly.

2. Edge detection.
3. Extended modules: TMU, RTC, SCI, WDT, REFC
4. Extended modules: DMAC, ADC, SCIF




Figure 6.4 Example of Pipeline Operations when IRL Interrupt Is Accepted

7.1 Feature

The UBC has the following features:

- The following break comparison conditions can be set.
 - Number of break channels: (channels A and B)
 - Address: comparison bits are masked in units of 32 bits.
 - One of the two address buses (the virtual address bus (LAB) and the internal address bus (IAB)) can be selected
 - Data: only on channel B, 32-bit maskable
 - One of two data buses (the virtual data bus (LDB) or the internal data bus (IDB)) can be selected.
 - Bus master: CPU cycle or DMAC cycle
 - Bus cycle: instruction fetch or data access
 - Read/write
 - Operand size: byte, word, or longword
- A user-designed user-break condition exception processing routine can be run.
- In an instruction fetch cycle, it can be selected that a break is set before or after an instruction is executed.
- The number of repeat times can be specified as a break condition (It is only for channel A).
 - Maximum repeat times for the break condition: $2^{12} - 1$ times.
- Eight pairs of branch source/destination buffers.




Figure 7.1 Block Diagram of User Break Controller

- Break address register B (BARB)
- Break address mask register B (BAMRB)
- Break bus cycle register B (BBRB)
- Break data register B (BDRB)
- Break data mask register B (BDMRB)
- Break control register (BRCR)
- Execution count break register (BETR)
- Branch source register (BRSR)
- Branch destination register (BRDR)
- Break ASID register A (BASRA)
- Break ASID register B (BASRB)

7.2.1 Break Address Register A (BARA)

BARA is a 32-bit read/write register. BARA specifies the address used as a break condition for channel A.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BAA31 to BAA0	All 0	R/W	Break Address Stores the address on the LAB or IAB register. The register value specifies break conditions of channel A.

address bits specified by BAA0 (BAA0).

0: Break address bit BAA0 of channel included in the break condition

1: Break address bit BAA0 of channel masked and is not included in the break condition

Note: n = 31 to 0.

7.2.3 Break Bus Cycle Register A (BBRA)

Break bus cycle register A (BBRA) is a 16-bit read/write register, which specifies (1) CPU or DMAC cycle, (2) instruction fetch or data access, (3) read or write, and (4) operand break conditions of channel A.

				X1: The break condition is the CPU cycle
				10: The break condition is the DMAC cycle
5	IDA1	0	R/W	Instruction Fetch/Data Access Select A
4	IDA0	0	R/W	Selects the instruction fetch cycle or data access cycle as the bus cycle of the channel A break condition. 00: Condition comparison is not performed 01: The break condition is the instruction fetch cycle 10: The break condition is the data access cycle 11: The break condition is the instruction fetch cycle or data access cycle
3	RWA1	0	R/W	Read/Write Select A
2	RWA0	0	R/W	Selects the read cycle or write cycle as the bus cycle of the channel A break condition. 00: Condition comparison is not performed 01: The break condition is the read cycle 10: The break condition is the write cycle 11: The break condition is the read cycle
1	SZA1	0	R/W	Operand Size Select A
0	SZA0	0	R/W	Selects the operand size of the bus cycle of the channel A break condition. 00: The break condition does not include operand size 11: The break condition is byte access 10: The break condition is word access 11: The break condition is longword access

Legend: X: Don't care

7.2.5 Break Address Mask Register B (BAMRB)

BAMRB is a 32-bit read/write register. BAMRB specifies bits masked in the break address specified by BARB.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BAMB31 to BAMB0	All 0	R/W	<p>Break Address Mask</p> <p>Specifies bits masked in the channel B address bits specified by BARB (BAMB31 to BAMB0).</p> <p>0: Break address BAB_n of channel B is included in the break condition</p> <p>1: Break address BAB_n of channel B is not included in the break condition</p>

Note: n = 31 to 0

7.2.6 Break Data Register B (BDRB)

BDRB is a 32-bit read/write register.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	BDB31 to BDB0	All 0	R/W	Break Data Bit

break condition
1: Break data BDBn of channel B is masked
not included in the break condition

Notes: n = 31 to 0

Specify an operand size when including the value of the data bus in the break condition.
When a byte size is selected as a break condition, the break data must be set in BDRB for an even break address and bits 7 to 0 for an odd break address.

7.2.8 Break Bus Cycle Register B (BBRB)

Break bus cycle register B (BBRB) is a 16-bit read/write register, which specifies, (1) CPU cycle or DMAC cycle, (2) instruction fetch or data access, (3) read/write, and (4) operand size as break conditions of channel B.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	—	All 0	R	Reserved These bits are always read as 0. These bits are always read as 0.
7	CDB1	0	R/W	CPU Cycle/DMAC Cycle Select B
6	CDB0	0	R/W	Select the CPU cycle or DMAC cycle as the break condition of the channel B break condition. 00: Condition comparison is not performed. X1: The break condition is the CPU cycle. 10: The break condition is the DMAC cycle.

				11: The break condition is the instruction or data access cycle
3	RWB1	0	R/W	Read/Write Select B
2	RWB0	0	R/W	Select the read cycle or write cycle as the of the channel B break condition. 00: Condition comparison is not performed 01: The break condition is the read cycle 10: The break condition is the write cycle 11: The break condition is the read cycle cycle
1	SZB1	0	R/W	Operand Size Select B
0	SZB0	0	R/W	Select the operand size of the bus cycle for channel B break condition. 00: The break condition does not include size 01: The break condition is byte access 10: The break condition is word access 11: The break condition is longword access

Legend: X: Don't care

4. Determine whether to include data bus on channel B in comparison conditions.
5. Enable PC trace.
6. Enable the ASID check.

The break control register (BRCCR) is a 32-bit read/write register that has break condition flags and bits for setting a variety of break conditions.

Bit	Bit Name	Initial Value	R/W	Description
31 to 22	—	All 0	R	Reserved These bits are always read as 0. The should always be 0.
21	BASMA	0	R/W	Break ASID Mask A Specifies whether the bits of the channel ASID7 to ASID0 (BASA7 to BASA0) BASRA are masked or not. 0: All BASRA bits are included in break condition, ASID is checked 1: No BASRA bits are included in break condition, ASID is not checked
20	BASMB	0	R/W	Break ASID Mask B Specifies whether the bits of channel ASID7 to ASID0 (BASB7 to BASB0) BASRB are masked or not. 0: All BASRB bits are included in break condition, ASID is checked 1: No BASRB bits are included in break condition, ASID is not checked
19 to 16	—	All 0	R	Reserved These bits are always read as 0. The should always be 0.

				1: The CPU cycle condition for channel matches
14	SCMFCB	0	R/W	<p>CPU Condition Match Flag B</p> <p>When the CPU bus cycle condition for channel B and the break conditions set for channel B is satisfied, this flag is set to 1 (not cleared to 0). In order to clear this flag, write 0 into this bit.</p> <p>0: The CPU cycle condition for channel B does not match</p> <p>1: The CPU cycle condition for channel B matches</p>
13	SCMFDA	0	R/W	<p>DMAC Condition Match Flag A</p> <p>When the on-chip DMAC bus cycle condition for channel A and the break conditions set for channel A is satisfied, this flag is set to 1 (not cleared to 0). In order to clear this flag, write 0 into this bit.</p> <p>0: The DMAC cycle condition for channel A does not match</p> <p>1: The DMAC cycle condition for channel A matches</p>
12	SCMFDB	0	R/W	<p>DMAC Condition Match Flag B</p> <p>When the on-chip DMAC bus cycle condition for channel B and the break conditions set for channel B is satisfied, this flag is set to 1 (not cleared to 0). In order to clear this flag, write 0 into this bit.</p> <p>0: The DMAC cycle condition for channel B does not match</p> <p>1: The DMAC cycle condition for channel B matches</p>

				<p>cycle for channel A as before or after execution.</p> <p>0: PC break of channel A is set before execution</p> <p>1: PC break of channel A is set after execution</p>
9, 8	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The should always be 0.</p>
7	DBEB	0	R/W	<p>Data Break Enable B</p> <p>Selects whether or not the data bus is included in the break condition of channel B.</p> <p>0: No data bus condition is included in the break condition of channel B</p> <p>1: The data bus condition is included in the break condition of channel B</p>
6	PCBB	0	R/W	<p>PC Break Select B</p> <p>Selects the break timing of the instruction cycle for channel B as before or after execution.</p> <p>0: PC break of channel B is set before execution</p> <p>1: PC break of channel B is set after execution</p>
5, 4	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The should always be 0.</p>

2, 1	—	All 0	R	Reserved These bits are always read as 0. The should always be 0.
0	ETBE	0	R/W	The Number of Execution Times Break Enable Enable the execution-times break condition on channel B. If this bit is 1 (break enable), a user break is issued when the number of execution-times break conditions matches with the number of execution-times that is specified by the BETR register. 0: The execution-times break condition is masked on channel B 1: The execution-times break condition is enabled on channel B

7.2.10 Execution Times Break Register (BETR)

When the execution-times break condition of channel B is enabled, this register specifies the number of execution times to make the break. The maximum number is $2^{12} - 1$ times. Every time the break condition is satisfied, BETR is decremented by 1. A break is issued when the condition is satisfied after the BETR becomes H'0001.

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	—	All 0	R	Reserved These bits are always read as 0. The should always be 0.
11 to 0	—	All 0	R/W	Number of execution times

Bit	Bit Name	Initial Value	R/W	Description
31	SVF	0	R	<p>BRSR Valid Flag</p> <p>Indicates whether the address and the branch source address can be calculated. When a branch source address is fetched, this flag is set to 1. This flag is cleared to 0 in reading BRSR.</p> <p>0: The value of BRSR register is invalid 1: The value of BRSR register is valid</p>
30 to 28	PID2 to PID0	—	R	<p>Instruction Decode Pointer</p> <p>PID is a 3-bit binary pointer (0 to 7). The instruction buffer number stored in the instruction buffer stores the last executed instruction buffer number.</p> <p>Even: PID indicates the instruction buffer number Odd: PiD+2 indicates the instruction buffer number</p>
27 to 0	BSA27 to BSA0	—	R	<p>Branch Source Address</p> <p>These bits store the last fetched address of the branch.</p>

					BRDR valid flag
					Indicates whether a branch destination address is stored. When a branch destination address is fetched, this flag is set to 1. This flag is set to 0 when reading BRDR.
					0: The value of BRDR register is invalid 1: The value of BRDR register is valid
30 to 28	—	—	R	Reserved	These bits are always read as 0. The write data should always be 0.
27 to 0	BDA27 to BDA0	—	R	Branch Destination Address	These bits store the first fetched address of the branch.

7.2.13 Break ASID Register A (BASRA)

Break ASID register A (BASRA) is an 8-bit read/write register that specifies the ASID as the break condition for channel A. It is not initialized by resets. It is located in CCN.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	BASA7 to BASA0	—	R/W	Break ASID These bits store the ASID (bits 7 to 0) that specifies the channel A break condition.

7.3 Operation

7.3.1 Flow of the User Break Operation

The flow from setting of break conditions to user break exception processing is described below.

1. The break addresses and the corresponding ASIDs are loaded in the BARA, BARI, and BASRB. The masked addresses are set in the BAMRA and BAMRB. The break data is set in the BDRB. The masked data is set in the BDMRB. The breaking bus conditions are set in the BBRA and BBRB. Three groups of the BBRA and BBRB (CPU cycle/DMAC condition, instruction fetch/data access select, and read/write select) are each set. No user break is generated if even one of these groups is set with 00. The respective conditions are set in bits of the BRCCR.
2. When the break conditions are satisfied, the UBC sends a user break request to the CPU controller. The break type will be sent to CPU indicating the instruction fetch, pre-instruction break, or data access break. When conditions match up, the CPU condition match flags (SCMFCA and SCMFCE) and DMAC condition match flags (SCMFDA and SCMFDE) for the respective channels are set.
3. The appropriate condition match flags (SCMFCA, SCMFDA, SCMFCE, and SCMFDE) can be used to check if the set conditions match or not. The matching of the conditions is not reset. 0 must first be written to them before they can be used again.
4. There is a chance that the data access break and its following instruction fetch break occur around the same time, there will be only one break request to the CPU, but these two channel match flags could be both set.

etched by overrun (instructions fetched at a branch or during an interrupt transition be executed). When this kind of break is set for the delay slot of a delay branch instruction, a break is generated prior to execution of the instruction that then first accepts the break. Meanwhile, the break set for pre-instruction-break on delay slot instruction and post-instruction-break on SLEEP instruction are also prohibited.

3. When the condition is specified to be occurred after execution, the instruction set with the break condition is executed and then the break is generated prior to the execution of the next instruction. As with pre-execution breaks, this cannot be used with overrun fetch instruction. When this kind of break is set for a delay branch instruction, the break is generated prior to the instruction that then first accepts the break.
4. When an instruction fetch cycle is set for channel B, break data register B (BDRB) is used. There is thus no need to set break data for the break of the instruction fetch cycle.

7.3.3 Break by Data Access Cycle

1. The memory cycles in which CPU data access breaks occur are from instructions.
2. The relationship between the data access cycle address and the comparison condition and operand size are listed in table 7.1:

Table 7.1 Data Access Cycle Addresses and Operand Size Comparison Conditions

Access Size	Address Compared
Longword	Compares break address register bits 31 to 2 to address bus bits 31 to 2
Word	Compares break address register bits 31 to 1 to address bus bits 31 to 1
Byte	Compares break address register bits 31 to 0 to address bus bits 31 to 0

This means that when address H'00001003 is set without specifying the size condition, for example, the bus cycle in which the break condition is satisfied is as follows (where the conditions are met).

data conditions both match. To specify byte data for this case, set the same data in bits 15 to 8 and bits 7 to 0 of the break data register B (BDRB) and break data mask (BDMRB). When word or byte is set, bits 31 to 16 of BDRB and BDMRB are ignored.

4. When the DMAC data access is included in the break condition:

When the address is included in the break condition on DMAC data access, the operation of the break bus cycle registers (BBRA and BBRB) should be byte, word or no specification. When the data value is included, select either byte or word.

7.3.4 Sequential Break

1. By specifying SEQ in BRCCR is set to 1, the sequential break is issued when channel B break condition matches after channel A break condition matches. A user break is ignored when channel B break condition matches before channel A break condition matches. When channel A and B condition match at the same time, the sequential break is not issued.
2. In sequential break specification, logical or internal bus can be selected and the execution times break condition can be also specified. For example, when the execution time condition is specified, the break condition is satisfied at channel B condition match = H'0001 after channel A condition match.

7.3.5 Value of Saved Program Counter

The PC when a break occurs is saved to the SPC in user breaks. The PC value saved is determined depending on the type of break.

1. When instruction fetch (before instruction execution) is specified as a break condition, the value of the program counter (PC) saved is the address of the instruction that triggered the break condition. The fetched instruction is not executed, and a break occurs before the instruction is executed.

break occurs before the next instruction is executed.

4. When data access (address + data) is specified as a break condition:

The PC value is the start address of the instruction that follows the instruction already executed when break processing started up. When a data value is added to the break condition, the place where the break will occur cannot be specified exactly. The break will occur before the execution of an instruction fetched around the data access where the break occurred.

7.3.6 PC Trace

1. Setting PCTE in BRCCR to 1 enables PC traces. When branch (branch instruction, retrace instruction, interrupt) is generated, the address from which the branch source address can be calculated and the branch destination address are stored in BRSR and BRDR, respectively. The branch source address and the pointer, which corresponds to the branch, are included in BRSR.

2. The branch address before branch occurs can be calculated from the address and the pointer stored in BRSR. The expression from BSA (the address in BRSR), PID (the pointer in BRSR) and IA (the instruction address before branch occurs) is as follows: $IA = BSA - 2 * PID$

Notes are needed when an interrupt (a branch) is issued before the branch destination instruction is executed. In case of the next figure, the instruction "Exec" executed in the branch slot before branch is calculated by $IA = BSA - 2 * PID$. However, when branch "branch" occurs in the branch slot and the destination address is $4n + 2$ address, the address "Dest" which is specified by the branch instruction is stored in BRSR ($Dest = BSA$). Therefore, as $IA = BSA - 2 * PID$ is applied to this case, this PID is invalid. The case where BSA is $4n + 2$ boundary is applied only to this case and then some cases are classified as follows:

Exec: branch Dest

Dest: instr (not executed)

interrupt

Int: interrupt routine

b. Interrupt

The last instruction executed before interrupt

The top address of interrupt routine is stored in BRDR.

4. BRSR and BRDR have eight pairs of queue structures. The top of queues is read first. When the address stored in the PC trace register is read. BRSR and BRDR share the read pointer. When reading BRSR and BRDR in order, the queue only shifts after BRDR is read. When reading BRDR, a longword access should be used. Also, the PC trace has a trace pointer, which initially points to the bottom of the queues. The first pair of branch addresses will be stored at the top of the queues, then push up when next pairs come into the queues. The trace pointer will point to the next branch address to be executed, unless it got push out of the queues. When the top of the address has been executed, the trace pointer will shift down to next pair of address. When the trace pointer reaches the bottom of the queues. After switching the PCTE bit (in BRDR) off and on, the values in the queues are invalid. The read pointer stay at the position before PCTE bit is switched but the trace pointer restart at the bottom of the queues.

- Channel A

Address: H'00000404, Address mask: H'00000000

Bus cycle: CPU/instruction fetch (after instruction execution)/read (operand size included in the condition)

No ASID check is included

- Channel B

Address: H'00008010, Address mask: H'00000006

Data: H'00000000, Data mask: H'00000000

Bus cycle: CPU/instruction fetch (before instruction execution)/read (operand size included in the condition)

No ASID check is included

A user break occurs after an instruction of address H'00000404 is executed or before instructions of addresses H'00008010 to H'00008016 are executed.

2. Register specifications

BARA = H'00037226, BAMRA = H'00000000, BBRA = H'0056, BARB = H'00037226, BAMRB = H'00000000, BBRB = H'0056, BDRB = H'00000000, BDMRB = H'00037226, BDRB = H'00000000, BRCR = H'00000008, BASRA = H'80, BASRB = H'70

Specified conditions: Channel A/channel B sequence mode

- Channel A

Address: H'00037226, Address mask: H'00000000, ASID = H'80

Bus cycle: CPU/instruction fetch (before instruction execution)/read/word

- Channel B

Address: H'0003722E, Address mask: H'00000000, ASID = H'70

Data: H'00000000, Data mask: H'00000000

Bus cycle: CPU/instruction fetch (before instruction execution)/read/word

An instruction with ASID = H'80 and address H'00037226 is executed, and a user break occurs before an instruction with ASID = H'70 and address H'0003722E is executed.

No ASID check is included

- Channel B

Address: H'00031415, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: CPU/instruction fetch (before instruction execution)/read (operand included in the condition)

No ASID check is included

On channel A, no user break occurs since instruction fetch is not a write cycle. On channel B, no user break occurs since instruction fetch is performed for an even address.

4. Register specifications

BARA = H'00037226, BAMRA = H'00000000, BBRA = H'005A, BARB = H'00037227, BAMRB = H'00000000, BBRB = H'0056, BDRB = H'00000000, BDMRB = H'005B, BRBR = H'00000000, BRDR = H'00000000, BRDRCR = H'00000008, BASRA = H'80, BASRB = H'70

Specified conditions: Channel A/channel B sequence mode

- Channel A

Address: H'00037226, Address mask: H'00000000, ASID: H'80

Bus cycle: CPU/instruction fetch (before instruction execution)/write/word

- Channel B

Address: H'0003722E, Address mask: H'00000000, ASID: H'70

Data: H'00000000, Data mask: H'00000000

Bus cycle: CPU/instruction fetch (before instruction execution)/read/word

Since instruction fetch is not a write cycle on channel A, a sequence condition does not occur. Therefore, no user break occurs.

- Channel B

Address: H'00001000, Address mask: H'00000000

Data: H'00000000, Data mask: H'00000000

Bus cycle: CPU/instruction fetch (before instruction execution)/read/longword

The number of execution-times break enable (5 times)

On channel A, a user break occurs before an instruction of address H'00000500 is executed.

On channel B, a user break occurs before the fifth instruction execution after instructions of address H'00001000 are executed four times.

6. Register specifications

BARA = H'00008404, BAMRA = H'00000FFF, BBRA = H'0054, BARB = H'0000

BAMRB = H'00000006, BBRB = H'0054, BDRB = H'00000000, BDMRB = H'0000

BRCR = H'00000400, BASRA = H'80, BASRB = H'70

Specified conditions: Channel A/channel B independent mode

- Channel A

Address: H'00008404, Address mask: H'00000FFF, ASID: H'80

Bus cycle: CPU/instruction fetch (after instruction execution)/read (operand size is included in the condition)

- Channel B

Address: H'00008010, Address mask: H'00000006, ASID: H'70

Data: H'00000000, Data mask: H'00000000

Bus cycle: CPU/instruction fetch (before instruction execution)/read (operand size is included in the condition)

A user break occurs after an instruction with ASID = H'80 and address H'00008000 is executed or before instructions with ASID = H'70 and addresses H'00008000 to H'00008016 are executed.

Address: H'00123456, Address mask: H'00000000

Bus cycle: CPU/data access/read (operand size is not included in the condition)

- Channel B

Address: H'000ABCDE, Address mask: H'000000FF, ASID: H'70

Data: H'0000A512, Data mask: H'00000000

Bus cycle: CPU/data access/write/word

On channel A, a user break occurs with ASID = H'80 during longword read to address H'00123454, word read to address H'00123456, or byte read to address H'00123456. On channel B, a user break occurs with ASID = H'70 when word H'A512 is written in address H'000ABC00 to H'000ABCFE.

Break Condition Specified to a DMAC Data Access Cycle

1. Register specifications:

BARA = H'00314156, BAMRA = H'00000000, BBRA = H'0094, BARB = H'00000000

BAMRB = H'00000000, BBRB = H'00A9, BDRB = H'00000078, BDMRB = H'00000000

BRCR = H'00000080, BASRA = H'80, BASRB = H'70

Specified conditions: Channel A/channel B independent mode

- Channel A

Address: H'00314156, Address mask: H'00000000, ASID: H'80

Bus cycle: DMAC/instruction fetch/read (operand size is not included in the condition)

- Channel B

Address: H'00055555, Address mask: H'00000000, ASID: H'70

Data: H'00000078, Data mask: H'0000000F

Bus cycle: DMAC/data access/write/byte

On channel A, no user break occurs since instruction fetch is not performed in DMAC.

On channel B, a user break occurs with ASID = H'70 when the DMAC writes byte to address H'00055555.

- simultaneously, is set.
- B. Since the CPU has a pipeline configuration, the pipeline determines the order of instruction fetch cycle and a memory cycle. Therefore, when a channel condition in the order of bus cycles, a sequential condition is satisfied.
 - C. When the bus cycle condition for channel A is specified as a break before execution (PCBA = 0 in BR CR) and an instruction fetch cycle (in BBRA), the attention is A break is issued and condition match flags in BR CR are set to 1, when the bus conditions both for channels A and B match simultaneously.
4. The change of a UBC register value is executed in MA (memory access) stage. The even if the break condition matches in the instruction fetch address following the in which the pre-execution break is specified as the break condition, no break occurs. know the timing UBC register is changed, read the last written register. Instructions are valid for the newly written register value.
 5. The branch instruction should not be executed as soon as PC trace register BR SR are read.
 6. When PC breaks and TLB exceptions or errors occur in the same instruction. The p follows:
 - A. Break and instruction fetch exceptions: Instruction fetch exception occurs first.
 - B. Break before execution and operand exception: Break before execution occurs f
 - C. Break after execution and operand exception: Operand exception occurs first.

8.1 Feature

The BSC has the following features:

- Physical address space is divided into six areas
 - A maximum 64 Mbytes for each of the six areas, 0, 2 to 6
 - Area bus width can be selected by register (area 0 is set by external pin)
 - Wait states can be inserted using the $\overline{\text{WAIT}}$ pin
 - Wait state insertion can be controlled through software. Register settings can be used to specify the insertion of 1 to 10 cycles independently for each area (1 to 38 cycles for areas 5 and 6 and the PCMCIA interface only)
 - The type of memory connected can be specified for each area, and control signals can be output for direct memory connection
 - Wait cycles are automatically inserted to avoid data bus conflict for continuous accesses to different areas or writes directly following reads of the same area
- Direct interface to synchronous DRAM (except when clock ratio becomes $I\phi:B\phi$)
 - Multiplexes row/column addresses according to synchronous DRAM capacity
 - Supports burst operation
 - Supports bank active mode
 - Has both auto-refresh and self-refresh functions
 - Controls timing of synchronous DRAM direct-connection control signals according to register setting
- Burst ROM interface
 - Insertion of wait states controllable through software
 - Register setting control of burst transfers
- PCMCIA interface
 - Insertion of wait states controllable through software




Figure 8.1 BSC Functional Block Diagram

	D31 to D16	I/O	When 32-bit bus width, data I/O
Bus cycle start	\overline{BS}	O	Shows start of bus cycle. During burst asserts every data cycle.
Chip select 0, 2 to 4	$\overline{CS0}$, $\overline{CS2}$ to $\overline{CS4}$	O	Chip select signal to indicate area being accessed.
Chip select 5, 6	$\overline{CS5/CE1A}$, $\overline{CS6/CE1B}$	O	Chip select signal to indicate area being accessed. $\overline{CS5/CE1A}$ and $\overline{CS6/CE1B}$ can also be used as $\overline{CE1A}$ and $\overline{CE1B}$ of PCMCIA.
PCMCIA card select	$\overline{CE2A}$, $\overline{CE2B}$	O	When PCMCIA is used, $\overline{CE2A}$ and $\overline{CE2B}$ are used as card select signals.
Read/write	$\overline{RD/WR}$	O	Data bus direction indicator signal. Syn-DRAM write indicator signal.
Row address strobe L	\overline{RASL}	O	When synchronous DRAM is used, \overline{RASL} is used for lower 32-Mbyte address.
Row address strobe U	\overline{RASU}	O	When synchronous DRAM is used, \overline{RASU} is used for upper 32-Mbyte address.
Column address strobe	\overline{CASL}	O	When synchronous DRAM is used, \overline{CASL} is used for lower 32-Mbyte address.
Column address strobe	\overline{CASU}	O	When synchronous DRAM is used, \overline{CASU} is used for upper 32-Mbyte address.
Data enable 0	$\overline{WE0/DQMLL}$	O	When memory other than synchronous DRAM is used, selects D7 to D0 write strobe signal. When synchronous DRAM is used, selects D0 to D7 write strobe signal.
Data enable 1	$\overline{WE1/DQMLU/WE}$	O	When memory other than synchronous DRAM is used, selects D15 to D8 write strobe signal. When synchronous DRAM is used, selects D8 to D15 write strobe signal. When PCMCIA is used, strobe signal for write cycle.

D24. When PCMCIA is used, strobe signal indicating I/O write.


Read	\overline{RD}	O	Strobe signal indicating read cycle
Wait	\overline{WAIT}	I	Wait state request signal
Clock enable	CKE	O	Clock enable control signal of synchronous
IOIS16	$\overline{IOIS16}$	I	Signal indicating PCMCIA 16-bit I/O. Valid in little-endian mode.
Bus release request	\overline{BREQ}	I	Bus release request signal
Bus release acknowledgment	\overline{BACK}	O	Bus release acknowledge signal

8.3 Area Overview

Space Allocation: In the architecture of this LSI, both logical spaces and physical spaces are defined. The logical space is divided into five areas by the value of the upper 2 bits of the address. The physical space is divided into eight areas.

Logical space can be allocated at physical spaces using a memory management unit (MMU). For details, refer to section 3, Memory Management Unit (MMU), which describes area allocation in physical spaces.

As listed in table 8.2, this LSI can be connected directly to six areas of memory/PCMCIA interface, and it outputs chip select signals ($\overline{CS0}$, $\overline{CS2}$ to $\overline{CS6}$, $\overline{CE2A}$, $\overline{CE2B}$) for each of the six areas. $\overline{CS0}$ is asserted during area 0 access; $\overline{CS6}$ is asserted during area 6 access. When PCMCIA interface is selected in area 5 or 6, in addition to $\overline{CS5}/\overline{CS6}$, $\overline{CE2A}/\overline{CE2B}$ are asserted for the corresponding bytes accessed.



Note: For logical address spaces P0 and P3, when the memory management unit (MMU) is on, it can optionally generate a physical address for the logical address. It can be applied when the MMU is off and when the MMU is on and each physical address for the logical address is equal except for the upper three bits. See table 8.2, for information on converting logical addresses into user-defined physical addresses.

Figure 8.2 Corresponding to Logical Address Space and Physical Address

2	Ordinary memory ^{*1} , synchronous DRAM	H'07FFFFFFF + H'20000000 × n H'08000000 to H'0BFFFFFFF H'08000000 + H'20000000 × n to H'0BFFFFFFF + H'20000000 × n	64 Mbytes Shadow	8, n:
3	Ordinary memory ^{*1} , synchronous DRAM	H'0C000000 to H'0FFFFFFF H'0C000000 + H'20000000 × n to H'0FFFFFFF + H'20000000 × n	64 Mbytes Shadow	8, n:
4	Ordinary memory ^{*1}	H'10000000 to H'13FFFFFFF H'10000000 + H'20000000 × n to H'13FFFFFFF + H'20000000 × n	64 Mbytes Shadow	8, n:
5	Ordinary memory ^{*1} , PCMCIA, burst ROM	H'14000000 to H'15FFFFFFF H'16000000 to H'17FFFFFFF H'14000000 + H'20000000 × n to H'17FFFFFFF + H'20000000 × n	32 Mbytes 32 Mbytes Shadow	8, n:
6	Ordinary memory ^{*1} , PCMCIA, burst ROM	H'18000000 to H'19FFFFFFF H'1A000000 to H'1BFFFFFFF H'18000000 + H'20000000 × n to H'1BFFFFFFF + H'20000000 × n	32 Mbytes Shadow	8, n:
7 ^{*7}	Reserved area	H'1C000000 + H'20000000 × n to H'1FFFFFFF + H'20000000 × n		n: 0

- Notes:
1. Memory with interface such as SRAM or ROM.
 2. Use external pin to specify memory bus width.
 3. Use register to specify memory bus width.
 4. With synchronous DRAM interfaces, bus width must be 16 or 32 bits.
 5. With synchronous DRAM interfaces, bus width must be 16 or 32 bits.
 6. With PCMCIA interface, bus width must be 8 or 16 bits.
 7. Do not access the reserved area. If the reserved area is accessed, the correct operation cannot be guaranteed.
 8. When the control register in area 1 is not used for address translation by the the top three bits of the logical address to 101 to allocate in the P2 space.

	synchronous DRAM	
Area 4: H'10000000	Ordinary memory	
Area 5: H'14000000	Ordinary memory/ burst ROM/PCMCIA	The PCMCIA interface is shared by the memory and I/O card
Area 6: H'18000000	Ordinary memory/ burst ROM/PCMCIA	The PCMCIA interface is shared by the memory and I/O card

Figure 8.3 Physical Space Allocation

Memory Bus Width: The memory bus width in this LSI can be set for each area. In an external pin can be used to select byte (8 bits), word (16 bits), or longword (32 bits) or reset. The correspondence between the external pins (MD4 and MD3) and memory size is shown in the table below.

Table 8.3 Correspondence between External Pins (MD4 and MD3) and Memory Size

MD4	MD3	Memory Size
0	0	Reserved (Setting prohibited)
0	1	8 bits
1	0	16 bits
1	1	32 bits

For areas 2 to 6, byte, word, and longword may be chosen for the bus width using bus control register 2 (BCR2) whenever ordinary memory, ROM, or burst ROM are used. When the asynchronous synchronous DRAM interface is used, word or longword can be chosen as the bus width.

When the PCMCIA interface is used, set the bus width to byte or word. When synchronous DRAM is connected to both area 2 and area 3, set the same bus width for areas 2 and 3. When using port A or B, set a bus width of 8 or 16 bits for all areas. For more information, see Section 8.4.2, Bus Control Register 2 (BCR2).

8.3.1 PCMCIA Support

This LSI supports PCMCIA standard interface specifications in physical space areas 5 (except for WP).

The interfaces supported are basically the "IC memory card interface" and "I/O card interface" stipulated in JEIDA Specifications Ver. 4.2 (PCMCIA2.1).

Table 8.4 PCMCIA Interface Characteristics

Item	Feature
Access	Random access
Data bus	8/16 bits
Memory type	Mask ROM, OTPROM, EPROM, EEPROM, flash memory, etc.
Memory capacity	Maximum 32 Mbytes
I/O space capacity	Maximum 32 Mbytes
Others	Dynamic bus sizing of I/O bus width* The PCMCIA interface can be accessed from the address translation area or non-address translation area.

Note: * Dynamic bus sizing of I/O bus width is supported only in the little endian mode.




Figure 8.4 PCMCIA Space Allocation

5	D6	I/O	Data	D6	I/O	Data	D6
6	D7	I/O	Data	D7	I/O	Data	D7
7	$\overline{CE1}$	I	Card enable	$\overline{CE1}$	I	Card enable	$\overline{CE1}$
8	A10	I	Address	A10	I	Address	A10
9	\overline{OE}	I	Output enable	\overline{OE}	I	Output enable	\overline{RD}
10	A11	I	Address	A11	I	Address	A11
11	A9	I	Address	A9	I	Address	A9
12	A8	I	Address	A8	I	Address	A8
13	A13	I	Address	A13	I	Address	A13
14	A14	I	Address	A14	I	Address	A14
15	$\overline{WE/PGM}$	I	Write enable	$\overline{WE/PGM}$	I	Write enable	\overline{WE}
16	$\overline{RDY/BSY}$	O	Ready/Busy	\overline{IREQ}	O	Ready/Busy	—
17	V_{CC}		Operation power	V_{CC}		Operation power	—
18	V_{PP1}		Program power	V_{PP1}		Program/ peripheral power	—
19	A16	I	Address	A16	I	Address	A16
20	A15	I	Address	A15	I	Address	A15
21	A12	I	Address	A12	I	Address	A12
22	A7	I	Address	A7	I	Address	A7
23	A6	I	Address	A6	I	Address	A6
24	A5	I	Address	A5	I	Address	A5
25	A4	I	Address	A4	I	Address	A4
26	A3	I	Address	A3	I	Address	A3
27	A2	I	Address	A2	I	Address	A2
28	A1	I	Address	A1	I	Address	A1
29	A0	I	Address	A0	I	Address	A0

Rev. 5.00 May 29, 2006 pag

REJ05

RENESAS

35	GND		Ground	GND		Ground	—
36	$\overline{\text{CD1}}$	O	Card detection	$\overline{\text{CD1}}$	O	Card detection	—
37	D11	I/O	Data	D11	I/O	Data	D11
38	D12	I/O	Data	D12	I/O	Data	D12
39	D13	I/O	Data	D13	I/O	Data	D13
40	D14	I/O	Data	D14	I/O	Data	D14
41	D15	I/O	Data	D15	I/O	Data	D15
42	$\overline{\text{CE2}}$	I	Card enable	$\overline{\text{CE2}}$	I	Card enable	$\overline{\text{CE2}}$
43	$\overline{\text{VS1}}$	I	Voltage sense 1	$\overline{\text{VS1}}$	I	Voltage sense 1	—
44	RFU		Reserved	$\overline{\text{IORD}}$	I	I/O read	$\overline{\text{ICIO}}$
45	RFU		Reserved	$\overline{\text{IOWR}}$	I	I/O write	$\overline{\text{ICIO}}$
46	A17	I	Address	A17	I	Address	A17
47	A18	I	Address	A18	I	Address	A18
48	A19	I	Address	A19	I	Address	A19
49	A20	I	Address	A20	I	Address	A20
50	A21	I	Address	A21	I	Address	A21
51	V_{CC}		Power supply	V_{CC}		Power supply	—
52	V_{PP2}		Program power	V_{PP2}		Program/ peripheral power	—
53	A22	I	Address	A22	I	Address	A22
54	A23	I	Address	A23	I	Address	A23
55	A24	I	Address	A24	I	Address	A24
56	A25	I	Address	A25	I	Address	A25
57	$\overline{\text{VS2}}$	I	Voltage sense 2	$\overline{\text{VS2}}$	I	Voltage sense 2	—
58	RESET	I	Reset	RESET	I	Reset	—
59	$\overline{\text{WAIT}}$	O	Wait request	$\overline{\text{WAIT}}$	O	Wait request	—

			detection			change	
64	D8	I/O	Data	D8	I/O	Data	D8
65	D9	I/O	Data	D9	I/O	Data	D9
66	D10	I/O	Data	D10	I/O	Data	D10
67	$\overline{CD2}$	O	Card detection	$\overline{CD2}$	O	Card detection	—
68	GND		Ground	GND		Ground	—

Note: * This LSI does not support WP.

8.4 Register Description

The BSC has 11 registers. The synchronous DRAM also has a built-in synchronous DRAM mode register. These registers control direct connection interfaces to memory, wait states and refresh.

Refer to section 23, List of Registers, for more details of the addresses and access sizes.

- Bus control register 1 (BCR1)
- Bus control register 2 (BCR2)
- Wait state control register 1 (WCR1)
- Wait state control register 2 (WCR2)
- Individual memory control register (MCR)
- PCMCIA control register (PCR)
- Synchronous DRAM mode register (SDMR)
- Refresh timer control/status register (RTCSR)
- Refresh timer counter (RTCNT)
- Refresh time constant register (RTCOR)
- Refresh count register (RFCR)

13	PULDA	0	R/W	Pin A25 to A0 Pull-Up Specifies whether or not pins A25 to A0 are pulled up for 4 cycles immediately after $\overline{\text{BACK}}$ is asserted. 0: Not pulled up 1: Pulled up
14	PULD	0	R/W	Pin D31 to D0 Pull-Up Specifies whether or not pins D31 to D0 are pulled up when not in use. 0: Not pulled up 1: Pulled up
13	HIZMEM	0	R/W	Hi-Z memory control Specifies the state of A25 to 0, $\overline{\text{BS}}$, $\overline{\text{CS}}$, $\overline{\text{RD}}$, $\overline{\text{WE/DQM}}$, $\overline{\text{RD}}$, $\overline{\text{CE2A}}$, $\overline{\text{CE2B}}$ and DRAK0/1 mode. 0: High-impedance state in standby mode. 1: Driven in standby mode.
12	HIZCNT	0	R/W	Hi-Z Control Specifies the state of the $\overline{\text{RAS}}$ and the $\overline{\text{CAS}}$ in standby and bus right release. 0: High-impedance state at standby and bus right release. 1: Driven at standby and bus right release.
11	ENDIAN	0/1*1	R	Endian Flag Samples the value of the external pin designated as ENDIAN upon a power-on reset. Endian for address spaces is decided by this bit, which is read-only. 0: (On reset) Endian setting external pin (M0) is set as big endian. Indicates the SH7706 is set as big endian. 1: (On reset) Endian setting external pin (M0) is set as little endian. Indicates the SH7706 is set as little endian.

or 32.

10: Access area 0 as burst ROM (8 consecutive accesses). Can be used when bus width is 16.

01: Access area 0 as burst ROM (16 consecutive accesses). Can be used only when bus width is 16.

8	A5BST1	0	R/W	Area 5 Burst Enable
7	A5BST0	0	R/W	Specify whether to use burst ROM and PCMCIA burst mode in physical space area 5. When burst ROM and PCMCIA burst mode are used, set the number of burst transfers. 00: Access area 5 as ordinary memory 01: Burst access of area 5 (4 consecutive accesses). Can be used when bus width is 8, 16, or 32. 10: Burst access of area 5 (8 consecutive accesses). Can be used when bus width is 8 or 16. 11: Burst access of area 5 (16 consecutive accesses). Can be used only when bus width is 8.
6	A6BST1	0	R/W	Area 6 Burst Enable
5	A6BST0	0	R/W	Specify whether to use burst ROM and PCMCIA burst mode in physical space area 6. When burst ROM and PCMCIA burst mode are used, set the number of burst transfers. 00: Access area 6 as ordinary memory 01: Burst access of area 6 (4 consecutive accesses). Can be used when bus width is 8, 16, or 32. 10: Burst access of area 6 (8 consecutive accesses). Can be used when bus width is 8 or 16. 11: Burst access of area 6 (16 consecutive accesses). Can be used only when bus width is 8.

010: Area 2: ordinary memory, area 3: synchronous DRAM*3
 011: Areas 2 and 3 are synchronous DRAM
 100: Reserved (Setting prohibited)
 101: Reserved (Setting prohibited)
 110: Reserved (Setting prohibited)
 111: Reserved (Setting prohibited)

1	A5PCM	0	R/W	Area 5 Bus Type Designates whether to access physical space area 5 as PCMCIA space. 0: Access physical space area 5 as ordinary memory 1: Access physical space area 5 as PCMCIA space
0	A6PCM	0	R/W	Area 6 Bus Type Designates whether to access physical space area 6 as PCMCIA space. 0: Access physical space area 6 as ordinary memory 1: Access physical space area 6 as PCMCIA space

- Notes:
1. Samples the value of the external pin (MD5) designating endian at power-on.
 2. When selecting this mode, set the same bus width for areas 2 and 3.
 3. Do not access to the SRAM when the clock ratio is $I \phi : B \phi = 1:1$.

13, 14				Reserved	These bits are always read as 0. The value should always be 0.
13	A6SZ1	1	R/W	Area 6 Bus Size Specification	
12	A6SZ0	1	R/W	Specify the bus sizes of physical space	<ul style="list-style-type: none"> When port A/B is unused. <ul style="list-style-type: none"> 00: Reserved (Setting prohibited) 01: Byte (8-bit) size 10: Word (16-bit) size 11: Longword (32-bit) size When port A/B is used. <ul style="list-style-type: none"> 00: Reserved (Setting prohibited) 01: Byte (8-bit) size 10: Word (16-bit) size 11: Reserved (Setting prohibited)
11	A5SZ1	1	R/W	Area 5 Bus Size Specification	
10	A5SZ0	1	R/W	Specify the bus sizes of physical space	<ul style="list-style-type: none"> When port A/B is unused. <ul style="list-style-type: none"> 00: Reserved (Setting prohibited) 01: Byte (8-bit) size 10: Word (16-bit) size 11: Longword (32-bit) size When port A/B is used. <ul style="list-style-type: none"> 00: Reserved (Setting prohibited) 01: Byte (8-bit) size 10: Word (16-bit) size 11: Reserved (Setting prohibited)

11: Longword (32-bit) size

- When port A/B is used.

00: Reserved (Setting prohibited)

01: Byte (8-bit) size

10: Word (16-bit) size

11: Reserved (Setting prohibited)

7	A3SZ1	1	R/W	Area 3 Bus Size Specification
6	A3SZ0	1	R/W	Specify the bus sizes of physical space

- When port A/B is unused.

00: Reserved (Setting prohibited)

01: Byte (8-bit) size

10: Word (16-bit) size

11: Longword (32-bit) size

- When port A/B is used.

00: Reserved (Setting prohibited)

01: Byte (8-bit) size

10: Word (16-bit) size

11: Reserved (Setting prohibited)

11: Longword (32-bit) size

- When port A/B is used.

00: Reserved (Setting prohibited)

01: Byte (8-bit) size

10: Word (16-bit) size

11: Reserved (Setting prohibited)

3 to 0	—	All 0	R	Reserved
--------	---	-------	---	----------

These bits are always read as 0. The value should always be 0.

8.4.3 Wait State Control Register 1 (WCR1)

Wait state control register 1 (WCR1) is a 16-bit read/write register that specifies the number of idle (wait) state cycles inserted for each area. For some memories, the drive of the data bus is not be turned off quickly even when the read signal from the external device is turned off. This can result in conflicts between data buses when consecutive memory accesses are to different memories or when a write immediately follows a memory read. This LSI automatically inserts wait states equal to the number set in WCR1 in those cases.

WCR1 is initialized to H'3FF3 by a power-on reset. It is not initialized by a manual reset or standby mode.

These bits are always read as 0. The write should always be 0.

13	A6IW1	1	R/W	Area 6 Intercycle Idle Specification
12	A6IW0	1	R/W	Specify the number of idles inserted between cycles when switching between physical space 6 to another space or between a read and write access in the same physical space. 00: 1 idle cycle inserted 01: 1 idle cycle inserted 10: 2 idle cycles inserted 11: 3 idle cycles inserted
<hr/>				
11	A5IW1	1	R/W	Area 5 Intercycle Idle Specification
10	A5IW0	1	R/W	Specify the number of idles inserted between cycles when switching between physical space 5 to another space or between a read and write access in the same physical space. 00: 1 idle cycle inserted 01: 1 idle cycle inserted 10: 2 idle cycles inserted 11: 3 idle cycles inserted
<hr/>				
9	A4IW1	1	R/W	Area 4 Intercycle Idle Specification
8	A4IW0	1	R/W	Specify the number of idles inserted between cycles when switching between physical space 4 to another space or between a read and write access in the same physical space. 00: 1 idle cycle inserted 01: 1 idle cycle inserted 10: 2 idle cycles inserted 11: 3 idle cycles inserted

				10: 2 idle cycles inserted 11: 3 idle cycles inserted
5	A2IW1	1	R/W	Area 2 Intercycle Idle Specification
4	A2IW0	1	R/W	Specify the number of idles inserted between cycles when switching between physical 2 to another space or between a read and write access in the same physical space 00: 1 idle cycle inserted 01: 1 idle cycle inserted 10: 2 idle cycles inserted 11: 3 idle cycles inserted
3, 2	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.
1	A0IW1	1	R/W	Area 0 Intercycle Idle Specification
0	A0IW0	1	R/W	Specify the number of idles inserted between cycles when switching between physical 0 to another space or between a read and write access in the same physical space 00: 1 idle cycle inserted 01: 1 idle cycle inserted 10: 2 idle cycles inserted 11: 3 idle cycles inserted

14	A6W1	1	R/W	Specify the number of wait states inserted																				
13	A6W0	1	R/W	physical space area 6 in combination with PCR. Also specify the burst pitch for burst Refer to table 8.6 for details.																				
12	A5W2	1	R/W	Area 5 Wait Control																				
11	A5W1	1	R/W	Specify the number of wait states inserted																				
10	A5W0	1	R/W	physical space area 5 in combination with PCR. Also specify the burst pitch for burst Refer to table 8.7 for details.																				
9	A4W2	1	R/W	Area 4 Wait Control																				
8	A4W1	1	R/W	Specify the number of wait states inserted																				
7	A4W0	1	R/W	physical space area 4. Refer to table 8.8 for details.																				
6	A3W1	1	R/W	Area 3 Wait Control																				
5	A3W0	1	R/W	Specify the number of wait states inserted physical space area 3.																				
				<ul style="list-style-type: none"> For Ordinary memory <table border="1"> <thead> <tr> <th>Inserted Wait States</th> <th>$\overline{\text{WAIT}}$ Pin</th> </tr> </thead> <tbody> <tr> <td>00: 0</td> <td>Ignored</td> </tr> <tr> <td>01: 1</td> <td>Enable</td> </tr> <tr> <td>10: 2</td> <td>Enable</td> </tr> <tr> <td>11: 3</td> <td>Enable</td> </tr> </tbody> </table> For Synchronous DRAM <table border="1"> <thead> <tr> <th>Synchronous DRAM: CAS Latency</th> <th></th> </tr> </thead> <tbody> <tr> <td>00: 1</td> <td></td> </tr> <tr> <td>01: 1</td> <td></td> </tr> <tr> <td>10: 2</td> <td></td> </tr> <tr> <td>11: 3</td> <td></td> </tr> </tbody> </table> 	Inserted Wait States	$\overline{\text{WAIT}}$ Pin	00: 0	Ignored	01: 1	Enable	10: 2	Enable	11: 3	Enable	Synchronous DRAM: CAS Latency		00: 1		01: 1		10: 2		11: 3	
Inserted Wait States	$\overline{\text{WAIT}}$ Pin																							
00: 0	Ignored																							
01: 1	Enable																							
10: 2	Enable																							
11: 3	Enable																							
Synchronous DRAM: CAS Latency																								
00: 1																								
01: 1																								
10: 2																								
11: 3																								

01:	1	Enabled
10:	2	Enabled
11:	3	Enabled

- For Synchronous DRAM
Synchronous DRAM: CAS Latency

00:	1
01:	1
10:	2
11:	3

2	A0W2	1	R/W	Area 0 Wait Control
1	A0W1	1	R/W	Specify the number of wait states inserted
0	A0W0	1	R/W	physical space area 0. Also specify the burst transfer.

Refer to table 8.9 for details.

		1	1	Enable	2	En
	1	0	2	Enable	3	En
		1	3	Enable	4	En
1	0	0	4	Enable	4	En
		1	6	Enable	6	En
	1	0	8	Enable	8	En
		1	10	Enable	10	En

Table 8.7 Area 5 Wait Control (Normal Memory I/F)

WCR2's bits			Description			
			First Cycle		Burst Cycle (Excluding First)	
Bit 12: A5W2	Bit 11: A5W1	Bit 10: A5W0	Inserted Wait States	$\overline{\text{WAIT}}$ Pin	Number of States Per Data Transfer	WA
0	0	0	0	Ignored	2	En
		1	1	Enable	2	En
	1	0	2	Enable	3	En
		1	3	Enable	4	En
1	0	0	4	Enable	4	En
		1	6	Enable	6	En
	1	0	8	Enable	8	En
		1	10	Enable	10	En

1	0	0	4	Enable
		1	6	Enable
	1	0	8	Enable
		1	10	Enable

Table 8.9 Area 0 Wait Control

WCR2's bits			Description			
Bit 2: A0W2	Bit 1: A0W1	Bit 0: A0W0	First Cycle		Burst Cycle (Excluding First)	
			Inserted Wait States	$\overline{\text{WAIT}}$ Pin	Number of States Per Data Transfer	W
0	0	0	0	Ignored	2	En
		1	1	Enable	2	En
	1	0	2	Enable	3	En
		1	3	Enable	4	En
1	0	0	4	Enable	4	En
		1	6	Enable	6	En
	1	0	8	Enable	8	En
		1	10	Enable	10	En

and AMX3 to AMX0 are written to at the initialization after a power-on reset and are not modified again. When RFSH and RMODE are written to, write the same values to the other registers. When using synchronous DRAM, do not access areas 2 and 3 until this register is initialized.

Bit	Bit Name	Initial Value	R/W	Description																				
15	TPC1	0	R/W	RAS Precharge Time																				
14	TPC0	0	R/W	When synchronous DRAM interface is self-refreshed, they set the minimum number of cycles until output of the next bank-active mode after precharge. The number of cycles to be inserted immediately after issuing a precharge all banks (PALL) command in auto-refresh or a precharge (PRE) command in bank-active mode is one cycle less than the value. In bank-active mode, neither TPC1 nor TPC0 should be cleared to 0.																				
				<table border="1"> <thead> <tr> <th></th> <th>Normal Operation</th> <th>Immediately after* Precharge Command</th> <th>Immediately after Self-Refresh</th> </tr> </thead> <tbody> <tr> <td>00: 1 cycle</td> <td>0 cycle</td> <td>2 cycle</td> <td>2 cycle</td> </tr> <tr> <td>01: 2 cycles</td> <td>1 cycle</td> <td>5 cycle</td> <td>5 cycle</td> </tr> <tr> <td>10: 3 cycles</td> <td>2 cycles</td> <td>8 cycle</td> <td>8 cycle</td> </tr> <tr> <td>11: 4 cycles</td> <td>3 cycles</td> <td>11 cycle</td> <td>11 cycle</td> </tr> </tbody> </table>		Normal Operation	Immediately after* Precharge Command	Immediately after Self-Refresh	00: 1 cycle	0 cycle	2 cycle	2 cycle	01: 2 cycles	1 cycle	5 cycle	5 cycle	10: 3 cycles	2 cycles	8 cycle	8 cycle	11: 4 cycles	3 cycles	11 cycle	11 cycle
	Normal Operation	Immediately after* Precharge Command	Immediately after Self-Refresh																					
00: 1 cycle	0 cycle	2 cycle	2 cycle																					
01: 2 cycles	1 cycle	5 cycle	5 cycle																					
10: 3 cycles	2 cycles	8 cycle	8 cycle																					
11: 4 cycles	3 cycles	11 cycle	11 cycle																					
				Note: * Immediately after a precharge all banks command in auto-refresh and a precharge command in bank-active mode.																				

				11: 4 cycles
11	TRWL1	0	R/W	Write-Precharge Delay
10	TRWL0	0	R/W	The TRWL bits set the synchronous DRAM precharge delay time. This designates the delay between the end of a write cycle and the start of the next active command. This is valid only when synchronous DRAM is connected. After the end of a write cycle, the next bank-active command is not issued for the period TPC + TRWL. 00: 1 cycle 01: 2 cycles 10: 3 cycles 11: Reserved (Setting prohibited)
9	TRAS1	0	R/W	CAS-Before-RAS Refresh RAS Assert Time
8	TRAS0	0	R/W	When synchronous DRAM interface is selected, connected memory, no bank-active command is issued during the period TPC + TRAS after the refresh command. 00: 2 cycles 01: 3 cycles 10: 4 cycles 11: 5 cycles
7	RASD	0	R/W	Synchronous DRAM Bank Active Mode Specifies whether synchronous DRAM is in bank active mode or auto-precharge mode. When both areas 2 and 3 are to be connected to synchronous DRAM, select auto-precharge mode. 0: Auto-precharge mode 1: Bank active mode

- 0001: Reserved (Setting prohibited)
- 0010: Reserved (Setting prohibited)
- 0011: Reserved (Setting prohibited)
- 0100: The row address begins with A9. (The value is output at A1 when the row address is output. 64 M (1 M × 16 bits × 4 banks))
- 0101: The row address begins with A10. (The value is output at A1 when the row address is output. 128 M (2 M × 16 bits × 4 banks (2 M × 8 bits × 4 banks)))
- 0110: Cannot be set.
- 0111: The row address begins with A9. (The value is output at A1 when the row address is output. 64 M (512 k × 32 bits × 4 banks))
- 1000: Reserved (Setting prohibited)
- 1001: Reserved (Setting prohibited)
- 1010: Reserved (Setting prohibited)
- 1011: Reserved (Setting prohibited)
- 1100: Reserved (Setting prohibited)
- 1101: The row address begins with A10. (The value is output at A1 when the row address is output. 256 M (4 M × 16 bits × 4 banks))
- 1110: The row address begins with A11. (The value is output at A1 when the row address is output. 512 M (8 M × 16 bits × 4 banks))
- 1111: Reserved (Setting prohibited)
- Notes: 1. Cannot be set when using a 32-bit address width.
2. Cannot be set when using a 16-bit address width.
-

1	RMODE	0	R/W	<p>Refresh Mode</p> <p>The RMODE bit selects whether to perform ordinary refresh or a self-refresh when this bit is 1. When the RFSH bit is 1 and this bit is 0, a CAS-before-RAS refresh or an auto-refresh is performed on synchronous DRAM at the period set by the refresh-related registers RTCNT, RTCOF, and RTCSR. When a refresh request occurs during an external bus cycle, the bus cycle will be extended to complete the refresh cycle performed. When the RMODE bit is 0 and this bit is also 1, the synchronous DRAM will wait for the end of any executing external bus cycle before going into a self-refresh. All refresh requests to memory that is in the self-refresh state are ignored.</p> <p>0: CAS-before-RAS refresh (RFSH must be 0) 1: Self-refresh (RFSH must be 1)</p>
0	—	0	R/W	<p>Reserved</p> <p>This bit is always read as 0. The write value is always be 0.</p>

13	A6W3	0	R/W	Area 6 Wait Control
				The A6W3 bit specifies the number of internal wait states for area 6 combined with bit A6W0 in WCR2. It also specifies the number of transfer states in burst transfer. Set this bit to 0 when area 6 is not set to PCMCIA. Refer to table 8.10 for details.
14	A5W3	0	R/W	Area 5 Wait Control
				The A5W3 bit specifies the number of internal wait states for area 5 combined with bit A5W0 in WCR2. It also specifies the number of transfer states in burst transfer. Set this bit to 0 when area 5 is not set to PCMCIA. The relationship between the setting value and number of waits is the same as A6W3.
13, 12	—	All 0	R	Reserved
				These bits are always read as 0. The write data should always be 0.
11	A5TED2	0	R/W	Area 5 Address $\overline{OE}/\overline{WE}$ Assert Delay
7	A5TED1	0	R/W	The A5TED bits specify the address to assert delay time for the PCMCIA interface connected to area 5. 000: 0.5-cycle delay 001: 1.5-cycle delay 010: 2.5-cycle delay 011: 3.5-cycle delay 100: 4.5-cycle delay 101: 5.5-cycle delay 110: 6.5-cycle delay 111: 7.5-cycle delay
6	A5TED0	0	R/W	

				011: 3.5-cycle delay
				100: 4.5-cycle delay
				101: 5.5-cycle delay
				110: 6.5-cycle delay
				111: 7.5-cycle delay
9	A5TEH2	0	R/W	Area 5 $\overline{OE}/\overline{WE}$ Negate Address Delay
3	A5TEH1	0	R/W	The A5TEH bits specify the $\overline{OE}/\overline{WE}$ ne
2	A5TEH0	0	R/W	address delay time for the PCMCIA int connected to area 5.
				000: 0.5-cycle delay
				001: 1.5-cycle delay
				010: 2.5-cycle delay
				011: 3.5-cycle delay
				100: 4.5-cycle delay
				101: 5.5-cycle delay
				110: 6.5-cycle delay
				111: 7.5-cycle delay
8	A6TEH2	0	R/W	Area 6 $\overline{OE}/\overline{WE}$ Negate Address Delay
1	A6TEH1	0	R/W	The A6TEH bits specify the $\overline{OE}/\overline{WE}$ ne
0	A6TEH0	0	R/W	address delay time for the PCMCIA int connected to area 6.
				000: 0.5-cycle delay
				001: 1.5-cycle delay
				010: 2.5-cycle delay
				011: 3.5-cycle delay
				100: 4.5-cycle delay
				101: 5.5-cycle delay
				110: 6.5-cycle delay
				111: 7.5-cycle delay

Note: * The bit numbers are out of sequence.

0	0	0	0	0	Ignored	2	Er
0	0	0	1	1	Enabled	2	Er
0	0	1	0	2	Enabled	3	Er
0	0	1	1	3	Enabled	4	Er
0	1	0	0	4	Enabled	5	Er
0	1	0	1	6	Enabled	7	Er
0	1	1	0	8	Enabled	9	Er
0	1	1	1	10	Enabled	11	Er
1	0	0	0	12	Enabled	13	Er
1	0	0	1	14	Enabled	15	Er
1	0	1	0	18	Enabled	19	Er
1	0	1	1	22	Enabled	23	Er
1	1	0	0	26	Enabled	27	Er
1	1	0	1	30	Enabled	31	Er
1	1	1	0	34	Enabled	35	Er
1	1	1	1	38	Enabled	39	Er

DRAM is connected to A2 of the chip and A1 of the synchronous DRAM is connected to the chip, the value actually written to the synchronous DRAM is the X value shifted to the right. With a 16-bit bus width, the value written is the X value shifted one bit right. For example, with a 32-bit bus width, when H'0230 is written to the SDMR register of area 2, random data is written to the address H'FFFD000 (address Y) + H'08C0 (value X), or H'FFFD8C0. As a result, H'0230 is written to the SDMR register. The range for value X is H'0000 to H'0FFC. When H'0230 is written to the SDMR register of area 3, random data is written to the address H'FFFE000 (address Y) + H'08C0 (value X), or H'FFFE8C0. As a result, H'0230 is written to the SDMR register. The range for value X is H'0000 to H'0FFC.

8.4.8 Refresh Timer Control/Status Register (RTCSR)

The refresh timer control/status register (RTCSR) is a 16-bit read/write register that specifies the refresh cycle, whether to generate an interrupt, and that interrupt's cycle. It is initialized by a power-on reset, but is not initialized by a manual reset or standby mode and holds its value unchanged. Make the RTCOR setting before setting bits CKS2 to CKS0 in RTCSR.

Note: Writing to the RTCSR differs from that to general registers to ensure the RTCSR is not rewritten incorrectly. Use the word-transfer instruction to set the upper byte as B'10100101 and the lower byte as the write data. For the byte-transfer instruction, the word-transfer instruction is disabled. Read data in 16 bits. 0 is read from undefined bits.

match.
 Clear condition: When a refresh is performed.
 After 0 has been written in CMF and RMODE = 0 (to perform a CBR refresh).
 1: The values of RTCNT and RTCOR match.
 Set condition: RTCNT = RTCOR*
 Note: * Contents don't change when 1 is written to CMF.

6	CMIE	0	R/W	Compare Match Interrupt Enable Enables or disables an interrupt request when the CMF of RTCSR is set to 1. Do not set this bit to 1 when using auto-refresh. 0: Disables an interrupt request caused by a match. 1: Enables an interrupt request caused by a match.
5	CKS2	0	R/W	Clock Select Bits
4	CKS1	0	R/W	Select the clock input to RTCNT. The select input 000 is the external bus clock (CKIO). The RTC count clock is CKIO divided by the specified value of RTCOR should be set before setting CKS0.
3	CKS0	0	R/W	
				000: Disables clock input
				001: Bus clock (CKIO)/4
				010: CKIO/16
				011: CKIO/64
				100: CKIO/256
				101: CKIO/1024
				110: CKIO/2048
				111: CKIO/4096

1: RFCR has exceeded the count limit
LMTS

Set Conditions: When the RFCR value
exceeded the count limit value set in

Note: * Contents don't change when 1
OVF.

1	OVIE	0	R/W	Refresh Count Overflow Interrupt Enable OVIE selects whether to suppress general interrupt requests by OVF when the OVF RTCSR is set to 1. 0: Disables interrupt requests from the 1: Enables interrupt requests from the
0	LMTS	0	R/W	Refresh Count Overflow Limit Select Indicates the count limit value to be compared the number of refreshes indicated in the count register (RFCR). When the value overflows the value specified by LMTS flag is set. 0: Count limit value is 1024 1: Count limit value is 512

rewritten incorrectly. Use the word-transfer instruction to set the upper byte as B'10100101 and the lower byte as the write data. For the byte-transfer instruction is disabled. Read data in 16 bits. 0 is read from undefined bits.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	—	All 0	R	Reserved These bits are always read as 0.
7 to 0	—	All 0	R/W	8-bit counter

8.4.10 Refresh Time Constant Register (RTCOR)

The refresh time constant register (RTCOR) is a 16-bit read/write register. The values of RTCOR and RTCNT (bottom 8 bits) are constantly compared. When the values match, the CMF bit in RTCSR is set and RTCNT is cleared to 0. When the refresh bit (RFSH) of the individual control register (MCR) is set to 1 and the refresh mode is set to auto refresh, a memory refresh cycle occurs when the CMF bit is set. RTCOR is initialized to H'00 by a power-on reset and is initialized by a manual reset or standby mode, but holds its contents. Make the RTCOR register before setting bits CKS2 to CKS0 in RTCSR.

Note: Writing to the RTCOR differs from that to general registers to ensure the RTCOR is not rewritten incorrectly. Use the word-transfer instruction to set the upper byte as B'10100101 and the lower byte as the write data. For the byte-transfer instruction is disabled. Read data in 16 bits. 0 is read from undefined bits.

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	—	All 0	R	Reserved These bits are always read as 0.
7 to 0	—	All 0	R/W	Upper limit of the counter (8 bits)

rewritten incorrectly. Use the word-transfer instruction to set the MSB and for the remaining bits of upper bytes as B'101001 and remaining bits as the write data. For the bit-transfer instruction, writing is disabled. Read data in 16 bits. 0 is read from undefined

Bit	Bit Name	Initial Value	R/W	Description
15 to 10	—	All 0	R	Reserved These bits are always read as 0.
9 to 0	—	All 0	R/W	10-bit counter

8.5 Operation

8.5.1 Endian/Access Size and Data Alignment

This LSI supports both big endian, in which the 0 address is the most significant byte of data, and little endian, in which the 0 address is the least significant byte. This switch is designated by an external pin (MD5 pin) at the time of a power-on reset. After a power-on reset, big endian is engaged when MD5 is low; little endian is engaged when MD5 is high.

Three data bus widths are available for ordinary memory (byte, word, longword) and two bus widths (word and longword) for synchronous DRAM. For the PCMCIA interface, only byte and word. This means data alignment is done by matching the device's data width to the access unit. The access unit must also be matched to the device's bus width. This also means that when reading longword data from a byte-width device, the read operation must happen 4 times. In the LSI, data alignment and conversion of data length is performed automatically between the respective interfaces.

Tables 8.11 through 8.16 show the relationship between endian, device data width, and access unit.

Byte access at 2	—	—	Data 7 to 0	—			Assert
Byte access at 3	—	—	—	Data 7 to 0			
Word access at 0	Data 15 to 8	Data 7 to 0	—	—	Assert	Assert	
Word access at 2	—	—	Data 15 to 8	Data 7 to 0			Assert
Longword access at 0	Data 31 to 24	Data 23 to 16	Data 15 to 8	Data 7 to 0	Assert	Assert	Assert

Table 8.12 16-Bit External Device/Big Endian Access and Data Alignment

Operation	Data Bus				Strobe Signals		
	D31 to D24	D23 to D16	D15 to D8	D7 to D0	<u>WE3,</u> <u>DQMUU</u>	<u>WE2,</u> <u>DQMUL</u>	<u>WE1,</u> <u>DQMLU</u>
Byte access at 0	—	—	Data 7 to 0	—			Assert
Byte access at 1	—	—	—	Data 7 to 0			
Byte access at 2	—	—	Data 7 to 0	—			Assert
Byte access at 3	—	—	—	Data 7 to 0			
Word access at 0	—	—	Data 15 to 8	Data 7 to 0			Assert
Word access at 2	—	—	Data 15 to 8	Data 7 to 0			Assert
Longword access at 0	1st time at 0	—	Data 31 to 24	Data 23 to 16			Assert
	2nd time at 2	—	Data 15 to 8	Data 7 to 0			Assert

Byte access at 2		—	—	—	Data 7 to 0
Byte access at 3		—	—	—	Data 7 to 0
Word access at 0	1st time at 0	—	—	—	Data 15 to 8
	2nd time at 1	—	—	—	Data 7 to 0
Word access at 2	1st time at 2	—	—	—	Data 15 to 8
	2nd time at 3	—	—	—	Data 7 to 0
Longword access at 0	1st time at 0	—	—	—	Data 31 to 24
	2nd time at 1	—	—	—	Data 23 to 16
	3rd time at 2	—	—	—	Data 15 to 8
	4th time at 3	—	—	—	Data 7 to 0

Byte access at 2	—	Data 7 to 0	—	—	Assert		
Byte access at 3	Data 7 to 0	—	—	—	Assert		
Word access at 0	—	—	Data 15 to 8	Data 7 to 0			Assert
Word access at 2	Data 15 to 8	Data 7 to 0	—	—	Assert	Assert	
Longword access at 0	Data 31 to 24	Data 23 to 16	Data 15 to 8	Data 7 to 0	Assert	Assert	Assert

Table 8.15 16-Bit External Device/Little Endian Access and Data Alignment

Operation	Data Bus				Strobe Signals		
	D31 to D24	D23 to D16	D15 to D8	D7 to D0	<u>WE3,</u> DQMUU	<u>WE2,</u> DQMUL	<u>WE1,</u> DQMLU
Byte access at 0	—	—	—	Data 7 to 0			
Byte access at 1	—	—	Data 7 to 0	—			Assert
Byte access at 2	—	—	—	Data 7 to 0			
Byte access at 3	—	—	Data 7 to 0	—			Assert
Word access at 0	—	—	Data 15 to 8	Data 7 to 0			Assert
Word access at 2	—	—	Data 15 to 8	Data 7 to 0			Assert
Longword access at 0	1st time at 0	—	Data 15 to 8	Data 7 to 0			Assert
	2nd time at 2	—	Data 31 to 24	Data 23 to 16			Assert

Byte access at 2		—	—	—	Data 7 to 0
Byte access at 3		—	—	—	Data 7 to 0
Word access at 0	1st time at 0	—	—	—	Data 7 to 0
	2nd time at 1	—	—	—	Data 15 to 8
Word access at 2	1st time at 2	—	—	—	Data 7 to 0
	2nd time at 3	—	—	—	Data 15 to 8
Longword access at 0	1st time at 0	—	—	—	Data 7 to 0
	2nd time at 1	—	—	—	Data 15 to 8
	3rd time at 2	—	—	—	Data 23 to 16
	4th time at 3	—	—	—	Data 31 to 24

$\overline{WE0}$ to $\overline{WE3}$ signals for write control are also asserted. The number of bus cycles is selected between 0 and 10 wait cycles using the A0W2 to A0W0 bits of WCR2. In addition, any number of wait cycles can be inserted in each bus cycle by means of the external wait pin (\overline{WAIT}). When the wait function is used, the bus cycle pitch of the burst cycle is determined within a range of 2 to 10 according to the number of waits.

Area 1: Area 1 physical addresses A28 to A26 are 001. Addresses A31 to A29 are ignored. The address range is $H'04000000 + H'20000000 \times n$ to $H'07FFFFFF + H'20000000 \times n$ ($n = 1$ to 6 are the shadow spaces).

Area 1 is the area specifically for the internal peripheral modules. The external memory cannot be connected.

Control registers of peripheral modules shown below are mapped to this area 1. Their addresses are physical addresses, to which logical addresses can be mapped with the MMU enabled.

DMAC, PORT, SCIF, ADC, DAC, INTC (except INTEVT, IPRA, IPRB)

Those registers must be set not to be cached.

Area 2: Area 2 physical addresses A28 to A26 are 010. Addresses A31 to A29 are ignored. The address range is $H'08000000 + H'20000000 \times n$ to $H'0BFFFFFF + H'20000000 \times n$ ($n = 1$ to 6 are the shadow spaces).

Ordinary memories like SRAM and ROM, as well as synchronous DRAM, can be connected to this space. Byte, word, or longword can be selected as the bus width using the A2SZ1 to A2SZ0 bits of BCR2 for ordinary memory.

When the area 2 space is accessed, a $\overline{CS2}$ signal is asserted. When ordinary memories are connected, an \overline{RD} signal that can be used as \overline{OE} and the $\overline{WE0}$ to $\overline{WE3}$ signals for write control are also asserted and the number of bus cycles is selected between 0 and 3 wait cycles using the A2W1 to A2W0 bits of WCR2.

Ordinary memories like SRAM and ROM, as well as synchronous DRAM, can be connected to this space. Byte, word or longword can be selected as the bus width using the A3SZ1 to A3SZ0 bits of BCR2 for ordinary memory.

When area 3 space is accessed, $\overline{CS3}$ is asserted.

When ordinary memories are connected, an RD signal that can be used as \overline{OE} and the $\overline{WE3}$ signals for write control are asserted and the number of bus cycles is selected between 0 and 3 wait cycles using the A3W1 to A3W0 bits of WCR2.

When synchronous DRAM is connected, the \overline{RASU} , \overline{RASL} signal, \overline{CASU} , \overline{CASL} signals, and byte controls \overline{DQMHH} , \overline{DQMHL} , \overline{DQMLH} , and \overline{DQMLL} are all asserted and addresses multiplexed. Control of RAS, CAS, and data timing and of address multiplexing are controlled with MCR.

Area 4: Area 4 physical addresses A28 to A26 are 100. Addresses A31 to A29 are ignored. Address range is $H'10000000 + H'20000000 \times n$ to $H'13FFFFFF + H'20000000 \times n$ (where $n = 0$ to 6 and $n = 1$ to 6 are the shadow spaces).

Only ordinary memories like SRAM and ROM can be connected to this space. Byte, word or longword can be selected as the bus width using the A4SZ1 to A4SZ0 bits of BCR2. When area 4 space is accessed, a $\overline{CS4}$ signal is asserted. An RD signal that can be used as \overline{OE} and the $\overline{WE0}$ to $\overline{WE3}$ signals for write control are also asserted. The number of bus cycles is selected between 0 and 10 wait cycles using the A4W2 to A4W0 bits of WCR2.

Area 5: Area 5 physical addresses A28 to A26 are 101. Addresses A31 to A29 are ignored. Address range is the 64 Mbytes at $H'14000000 + H'20000000 \times n$ to $H'17FFFFFF + H'20000000 \times n$ (where $n = 0$ to 6 and $n = 1$ to 6 are the shadow spaces).

Ordinary memories like SRAM and ROM as well as burst ROM and PCMCIA interface can be connected to this space. When the PCMCIA interface is used, the IC memory card interface address range comprises the 32 Mbytes at $H'14000000 + H'20000000 \times n$ to $H'15FFFFFF + H'20000000 \times n$ (where $n = 0$ to 6, and $n = 1$ to 6 represents shadow space), and the I/O

When the PCMCIA interface is used, the $\overline{CE1A}$ signal, $\overline{CE2A}$ signal, \overline{RD} signal as \overline{OE} , $\overline{WE1}$, \overline{ICIORD} , and \overline{ICIOWR} signals are asserted.

The number of bus cycles is selected between 0 and 10 wait cycles using the A5W2 to A5W0 bits of WCR2. With the PCMCIA interface, from 0 to 38 wait cycles can be selected using the A5W0 bits of WCR2 and the A5W3 bit of PCR. In addition, any number of waits can be inserted in each bus cycle by means of the external wait pin (\overline{WAIT}). When a burst function is used, the bus cycle pitch of the burst cycle is determined within a range of 2 to 11 (2 to 11 for PCMCIA interface) according to the number of waits. The setup and hold times of address signals for the read/write strobe signals can be set in the range 0.5 to 7.5 using A5TED2 to A5TED0 bits of the PCR register.

Area 6: Area 6 physical addresses A28 to A26 are 110. Addresses A31 to A29 are ignored. The address range is the 64 Mbytes at $H'18000000 + H'20000000 \times n - H'1BFFFFFF + H'20000000 \times n$ ($n = 0$ to 6 and $n = 1$ to 6 are the shadow spaces).

Ordinary memories like SRAM and ROM as well as burst ROM and PCMCIA interface are connected to this space. When the PCMCIA interface is used, the IC memory card interface address range is 32 Mbytes at $H'18000000 + H'20000000 \times n - H'19FFFFFF + H'20000000 \times n$ and the I/O card interface address range is 32 Mbytes at $H'1A000000 + H'20000000 \times n - H'1BFFFFFF + H'20000000 \times n$ ($n = 0$ to 6 and $n = 1$ to 6 are the shadow spaces).

For ordinary memory and burst ROM, byte, word, or longword can be selected as the bus width using the A6SZ1 to A6SZ0 bits of BCR2. For the PCMCIA interface, byte, and word can be selected as the bus width using the A6SZ1 to A6SZ0 bits of BCR2.

When the area 6 space is accessed and ordinary memory is connected, a $\overline{CS6}$ signal is asserted. The \overline{RD} signal that can be used as \overline{OE} and the $\overline{WE0}$ to $\overline{WE3}$ signals for write control are asserted. When the PCMCIA interface is used, the $\overline{CE1B}$ signal, $\overline{CE2B}$ signal, \overline{RD} signal as \overline{OE} , \overline{WE} , \overline{ICIORD} , and \overline{ICIOWR} signals are asserted.

The number of bus cycles is selected between 0 and 10 wait cycles using the A6W2 to A6W0 bits of WCR2. With the PCMCIA interface, from 0 to 38 wait cycles can be selected using the A6W0 bits of WCR2 and the A6W3 bit of PCR.

Basic Timing: The basic interface of this LSI uses strobe signal output in consideration that mainly static RAM will be directly connected. Figure 8.5 shows the basic timing of space accesses. A no-wait normal access is completed in two cycles. The \overline{BS} signal is one cycle to indicate the start of a bus cycle. The \overline{CSn} signal is negated on the T2 clock edge to secure the negation period. Therefore, in case of access at minimum pitch, the cycle negation period.

There is no access size specification when reading. The correct access start address is the least significant bit of the address, but since there is no access size specification, 32 bits are read in case of a 32-bit device, and 16 bits in case of a 16-bit device. When writing, only the signal for the byte to be written is asserted. For details, see section 8.5.1, Endian/Access Data Alignment.

Read/write for cache fill or write-back follows the set bus width and transfers a total of 32 bits continuously. The bus is not released during this transfer. For cache misses that occur on longword or word operand accesses or branching to odd word boundaries, the fill is always performed on longword accesses on the chip-external interface. Write-through-area write access and cacheable read/write access are based on the actual address size.




Figure 8.5 Basic Timing of Basic Interface




Figure 8.6 Example of 32-Bit Data-Width Static RAM Connection




Figure 8.7 Example of 16-Bit Data-Width Static RAM Connection




Figure 8.8 Example of 8-Bit Data-Width Static RAM Connection




Figure 8.9 Basic Interface Wait Timing (Software Wait Only)

When software wait insertion is specified by WCR2, the external wait input \overline{WAIT} signal is sampled. \overline{WAIT} pin sampling is shown in figure 8.10. A 2-cycle wait is specified as a wait. Sampling is performed at the transition from the Tw state to the $T2$ state; therefore, \overline{WAIT} signal has no effect if asserted in the $T1$ cycle or the first Tw cycle.

When the WAITSEL bit in the WCR1 register is set to 1, the \overline{WAIT} signal is sampled at the falling edge of the clock. If the setup time and hold times with respect to the falling edge of the clock are not satisfied, the value sampled at the next falling edge is used.




Figure 8.10 Basic Interface Wait State Timing
(Wait State Insertion by \overline{WAIT} Signal WAITSEL = 1)

With this LSI, burst length 1 burst read/single write mode is supported as the synchronous operating mode. A data bus width of 16 or 32 bits can be selected. A 16-byte burst transfer is performed in a cache fill/write-back cycle, and only one access is performed in a write-back area write or a non-cacheable area read/write.

The control signals for direct connection of synchronous DRAM are $\overline{\text{RASL}}$, $\overline{\text{RASU}}$, $\overline{\text{CASU}}$, $\overline{\text{RD/WR}}$, $\overline{\text{CS2}}$ or $\overline{\text{CS3}}$, $\overline{\text{DQMUU}}$, $\overline{\text{DQMUL}}$, $\overline{\text{DQMLU}}$, $\overline{\text{DQMLL}}$, and CKE. All signals other than $\overline{\text{CS2}}$ and $\overline{\text{CS3}}$ are common to all areas, and signals other than CKE are valid to the synchronous DRAM only when $\overline{\text{CS2}}$ or $\overline{\text{CS3}}$ is asserted. Synchronous DRAM can be connected in parallel to a number of areas. CKE is negated (low) only when self-refresh is performed, and is always asserted (high) at other times.

In the refresh cycle and mode-register write cycle, $\overline{\text{RASU}}$ and $\overline{\text{RASL}}$ or $\overline{\text{CASU}}$ and $\overline{\text{CASL}}$ are output.

Commands for synchronous DRAM are specified by $\overline{\text{RASL}}$, $\overline{\text{RASU}}$, $\overline{\text{CASL}}$, $\overline{\text{CASU}}$, and special address signals. The commands are NOP, auto-refresh (REF), self-refresh (SE), precharge all banks (PALL), row address strobe bank active (ACTV), read (READ), row precharge (READA), write (WRIT), write with precharge (WRITA), and mode register write (MRS).

Byte specification is performed by $\overline{\text{DQMUU}}$, $\overline{\text{DQMUL}}$, $\overline{\text{DQMLU}}$, and $\overline{\text{DQMLL}}$. A read is performed for the byte for which the corresponding DQM is low. In big-endian mode, $\overline{\text{DQMUU}}$ specifies an access to address $4n$, and $\overline{\text{DQMLL}}$ specifies an access to address $4n + 3$. In little-endian mode, $\overline{\text{DQMUU}}$ specifies an access to address $4n + 3$, and $\overline{\text{DQMLL}}$ specifies an access to address $4n$.

Figure 8.11 shows examples of the connection of two $1\text{M} \times 16\text{-bit} \times 4\text{-bank}$ synchronous DRAMs and figure 8.12 shows one $1\text{M} \times 16\text{-bit} \times 4\text{-bank}$ synchronous DRAM, respectively.




Figure 8.11 Example of 64-Mbit Synchronous DRAM Connection (32-Bit Bus)




Figure 8.12 Example of 64-Mbit Synchronous DRAM (16-Bit Bus Width)

Address Multiplexing

Synchronous DRAM can be connected without external multiplexing circuitry in accordance with the address multiplex specification bits AMX3-AMX0 in MCR. Table 8.17 shows the connection between the address multiplex specification bits and the bits output at the address pins.

Address pins A25 to A17 and A0 are not multiplexed; the original values are always output at these pins.

When A0, the LSB of the synchronous DRAM address, is connected to this LSI, it performs a longword address specification. Connection should therefore be made in the following manner: connect pin A0 of the synchronous DRAM to pin A2 of this LSI, then connect pin A1 of the synchronous DRAM to pin A1 of this LSI.

Table 8.18 shows an example of the connection of address pins when AMX[3:0] = 0111 (16-bit bus width).

						Row address	A10 to A17	A18	A19	A20	A21	A22	A23 ^{*4}
	1M x 16 bits x 4 banks ^{*2}	0	1	0	0	Column address	A1 to A8	A9	A10	A11	L/H ^{*3}	A13	A22 ^{*4}
						Row address	A9 to A16	A17	A18	A19	A20	A21	A22 ^{*4}
	2M x 8 bits x 4 banks ^{*2}	0	1	0	1	Column address	A1 to A8	A9	A10	A11	L/H ^{*3}	A13	A23 ^{*4}
						Row address	A10 to A17	A18	A19	A20	A21	A22	A23 ^{*4}
	512k x 32 bits x 4 banks ^{*2}	0	1	1	1	Column address	A1 to A8	A9	A10	A11	L/H ^{*3}	A21 ^{*4}	A22 ^{*4}
						Row address	A9 to A16	A17	A18	A19	A20	A21 ^{*4}	A22 ^{*4}
16 bits	8M x 16 bits x 4 banks ^{*1}	1	1	1	0	Column address	A1 to A8	A9	A10	L/H ^{*3}	A12	A23	A24 ^{*4}
						Row address	A11 to A18	A19	A20	A21	A22	A23	A24 ^{*4}
	4M x 16 bits x 4 banks ^{*2}	1	1	0	1	Column address	A1 to A8	A9	A10	L/H ^{*3}	A12	A22	A23 ^{*4}
						Row address	A10 to A17	A18	A19	A20	A21	A22	A23 ^{*4}
	2M x 16 bits x 4 banks ^{*2}	0	1	0	1	Column address	A1 to A8	A9	A10	L/H ^{*3}	A12	A22 ^{*4}	A23 ^{*4}
						Row address	A10 to A17	A18	A19	A20	A21	A22 ^{*4}	A23 ^{*4}
	1M x 16 bits x 4 banks ^{*2}	0	1	0	0	Column address	A1 to A8	A9	A10	L/H ^{*3}	A12	A21 ^{*4}	A22 ^{*4}
						Row address	A9 to A16	A17	A18	A19	A20	A21 ^{*4}	A22 ^{*4}
	2M x 8 bits x 4 banks ^{*2}	0	1	0	1	Column address	A1 to A8	A9	A10	L/H ^{*3}	A12	A22 ^{*4}	A23 ^{*4}
						Row address	A10 to A17	A18	A19	A20	A21	A22 ^{*4}	A23 ^{*4}

- Notes:
1. Only $\overline{\text{RASL}}/\overline{\text{CASL}}$ are output.
 2. $\overline{\text{RASU}}$ and $\overline{\text{CASU}}$ are output for upper 32-Mbyte addresses, and $\overline{\text{RASL}}$ and $\overline{\text{CASL}}$ for lower 32-Mbyte addresses.
 3. L/H is a bit used in the command specification; it is fixed at L or H according to the access type.
 4. Bank address specification

A12	A20	L/H	A10	Address/precha
A11	A19	A11	A9	
A10	A18	A10	A8	
A9	A17	A9	A7	
A8	A16	A8	A6	
A7	A15	A7	A5	
A6	A14	A6	A4	
A5	A13	A5	A3	
A4	A12	A4	A2	
A3	A11	A3	A1	
A2	A10	A2	A0	
A1	A9	A1	Not used	
A0	A8	A0	Not used	

Burst Read

Figure 8.13 shows the timing chart for a burst read. In the example below, it is assumed that $2\text{M} \times 8\text{-bit}$ synchronous DRAMs are connected and a 32-bit data width is used, and the burst length is 1. Following the T_r cycle in which ACTV command output is performed, a READA command is issued in the T_{c1} , T_{c2} , and T_{c3} cycles, and a READA command in the T_{c4} cycle. The read data is accepted on the rising edge of the external command clock (CKIO) from cycle T_{c1} to cycle T_{d4} . The T_{pc} cycle is used to wait for completion of auto-precharge based on the READA command inside the synchronous DRAM; no new access command can be issued to the same bank during this cycle, but access to synchronous DRAM for another area is possible. In this LSI, the number of T_{pc} cycles is determined by the TPC bit specification in MCR. No commands cannot be issued for the same synchronous DRAM during this interval.

WCR2. This number of cycles corresponds to the number of synchronous DRAM CAS cycles.




Figure 8.13 Basic Timing for Synchronous DRAM Burst Read





Figure 8.14 Synchronous DRAM Burst Read Wait Specification Timing



Notes: 1. Command bit
2. Column address

Figure 8.15 Basic Timing for Synchronous DRAM Single Read

Burst Write

The timing chart for a burst write is shown in figure 8.16. In this LSI, a burst write occurs on the event of cache write-back or 16-byte transfer by DMAC. In a burst write operation, the T_r cycle in which ACTV command output is performed, a WRIT command is issued.




Figure 8.16 Basic Timing for Synchronous DRAM Burst Write

completed. Consequently, in addition to the precharge wait cycle, T_{pc} , used in a read cycle, T_{rwl} is also added as a wait interval until precharging is started following the write command. Issuance of a new command for the same bank is postponed during this interval. The number of T_{rwl} cycles can be specified by the TRWL bit in MCR.




Figure 8.17 Basic Timing for Synchronous DRAM Single Write

address in each bank. If the next access is to a different row address, a PRE command is issued to precharge the relevant bank, then when precharging is completed, the access is performed by issuing an ACTV command followed by a READ or WRIT command. If followed by an access to a different row address, the access time will be longer because precharging performed after the access request is issued.

In a write, when auto-precharge is performed, a command cannot be issued for a period of T_{pc} cycles after issuance of the WRITA command. When bank active mode is used, multiple WRIT commands can be issued successively if the row address is the same. The number of cycles can thus be reduced by $T_{rw1} + T_{pc}$ cycles for each write. The number of cycles between the issuance of the precharge command and the row address strobe command is determined by the MCR.

Whether faster execution speed is achieved by use of bank active mode or by use of basic access is determined by the probability of accessing the same row address (P_1), and the average time between cycles from completion of one access to the next access (T_a). If T_a is greater than T_{pc} , faster access is due to the precharge wait when reading is imperceptible. If T_a is greater than $T_{rw1} + T_{pc}$, faster access is due to the delay due to the precharge wait when writing is imperceptible. In this case, the access time in bank active mode and basic access is determined by the number of cycles from the start of the access to issuance of the read/write command: $(T_{pc} + T_{rcd}) \times (1 - P_1)$ and T_{rcd} , respectively.

There is a limit on T_{ras} , the time for placing each bank in the active state. If there is no cache hit, that there will not be a cache hit and another row address will be accessed within the period T_{ras} , which this value is maintained by program execution, it is necessary to set auto-refresh. The auto-refresh cycle to no more than the maximum value of T_{ras} . In this way, it is possible to overcome the restrictions on the maximum active state time for each bank. If auto-refresh is not used, care must be taken in the program to ensure that the banks do not remain active for longer than the prescribed time.

A burst read cycle without auto-precharge is shown in figure 8.18, a burst read cycle for the same row address in figure 8.19, and a burst read cycle for different row addresses in figure 8.20. Similarly, a burst write cycle without auto-precharge is shown in figure 8.21, a burst write cycle for the same row address in figure 8.22, and a burst write cycle for different row addresses in figure 8.23.

When bank active mode is set, if only accesses to the respective banks in the area 3 space are considered, as long as accesses to the same row address continue, the operation starts with the first cycle in figure 8.18 or 8.21, followed by repetition of the cycle in figure 8.19 or 8.22. An access to a different area 3 space during this time has no effect. If there is an access to a different row address in the bank active state, after this is detected the bus cycle in figure 8.19 or 8.22 is executed instead of that in figure 8.19 or 8.22. In bank active mode, too, all banks become active after a refresh cycle or after the bus is released as the result of bus arbitration.

If an external bus access request (in order to perform 2) below conflicts with an auto-refresh request, self-refresh request, or bus release request internal to the LSI under the following conditions, SDRAM all-bank precharge may not be executed properly in the first cycle of the refresh or bus release cycle. In this case, precharging of the selected bank is executed instead of all-bank precharge.

1. The RASD bit in the individual memory control register (MCR) is set to 1 and
2. long-word access is performed to any 16-bit bus width area (areas 0 to 6) or word/long-word access is performed to any 8-bit bus width area (areas 0 to 6).

The problem may be avoided by either of the following measures.

1. Use the auto-precharge mode.
2. Use 32-bit bus width for all areas.




Figure 8.18 Burst Read Timing (No Precharge)




Figure 8.19 Burst Read Timing (Same Row Address)




Figure 8.20 Burst Read Timing (Different Row Addresses)





Figure 8.21 Burst Write Timing (No Precharge)



Notes: 1. Command bit
2. Column address

Figure 8.22 Burst Write Timing (Same Row Address)




Figure 8.23 Burst Write Timing (Different Row Addresses)

Refreshing

The bus state controller is provided with a function for controlling synchronous DRAM refreshing. Auto-refreshing can be performed by clearing the RMODE bit to 0 and setting the RFSH bit to 1 in MCR. If synchronous DRAM is not accessed for a long period, self-refresh mode, in which the power consumption for data retention is low, can be activated by setting the RMODE bit and the RFSH bit to 1.

and if the two values are the same, a refresh request is generated and an auto-refresh is performed. At the same time, RTCNT is cleared to zero and the count-up is restarted. Figure 8.25 shows the auto-refresh cycle timing.

All-bank precharging is performed in the T_p cycle, then an REF command is issued in the next cycle following the interval specified by the TPC bits in MCR. After the TR_r cycle, the REF command output cannot be performed for the duration of the number of cycles specified by the TRAS bits in MCR plus the number of cycles specified by the TPC bits in MCR. The TRAS and TPC bits must be set so as to satisfy the synchronous DRAM refresh cycle time (active/active command delay time).

Auto-refreshing is performed in normal operation, in sleep mode, and in case of a reset.




Figure 8.24 Auto-Refresh Operation




Figure 8.25 Synchronous DRAM Auto-Refresh Timing

2. Self-Refreshing

Self-refresh mode is a kind of standby mode in which the refresh timing and refresh commands are generated within the synchronous DRAM. Self-refreshing is activated by setting the RMODE bit and the RFSH bit to 1. The self-refresh state is maintained while the CS is low. Synchronous DRAM cannot be accessed while in the self-refresh state. Self-refresh mode is cleared by clearing the RMODE bit to 0. After self-refresh mode has been cleared, command issuance is disabled for the number of cycles specified by the TPC bits in the DRAM controller. Self-refresh timing is shown in figure 8.26. Settings must be made so that self-refreshing and data retention are performed correctly, and auto-refreshing is performed at the correct intervals. When self-refreshing is activated from the state in which auto-refreshing is disabled, when exiting standby mode other than through a power-on reset, auto-refreshing is performed. If the RFSH is set to 1 and RMODE is cleared to 0 when self-refresh mode is cleared, if the transition from clearing of self-refresh mode to the start of auto-refreshing takes time, this time should be taken into consideration when setting the initial value of RTCNT. Making the RTCNT value 1 less than the RTCOR value will enable refreshing to be started immediately. After self-refreshing has been set, the self-refresh state continues even if the chip is entered using this LSI standby function, and is maintained even after recovery from standby mode other than through a power-on reset. In case of a power-on reset, the DRAM controller's registers are initialized, and therefore the self-refresh state is cleared. Self-refreshing is performed in normal operation, in sleep mode, in standby mode, and after a manual reset.




Figure 8.26 Synchronous DRAM Self-Refresh Timing

3. Relationship between Refresh Requests and Bus Cycle Requests

If a refresh request is generated during execution of a bus cycle, execution of the refresh is deferred until the bus cycle is completed. If a refresh request occurs when the bus is released by the bus arbiter, refresh execution is deferred until the bus is acquired. If an interrupt request between RTCNT and RTCOR occurs while a refresh is waiting to be executed, so long as a refresh request is generated, the previous refresh request is eliminated. In order for refresh to be performed normally, care must be taken to ensure that no bus cycle or bus master activity occurs that is longer than the refresh interval. When a refresh request is generated, the $\overline{\text{IRQOUT}}$ pin is asserted (driven low). Therefore, normal refreshing can be performed by having the $\overline{\text{IRQOUT}}$ pin monitored by a bus master other than this LSI requesting the bus arbiter, and returning the bus to this LSI. When refreshing is started, and if an interrupt request has been generated, the $\overline{\text{IRQOUT}}$ pin is negated (driven high).

DRAM. In this operation the data is ignored, but the mode write is performed as a byte access. To set burst read/single write, CAS latency 1 to 3, wrap type = sequential, and burst length 1 supported by this LSI, arbitrary data is written in a byte-size access to the following addresses:

		Area 2	Area 3
32-bit	CAS latency 1	FFFFD840	FFFFE840
Bus width	CAS latency 2	FFFFD880	FFFFE880
	CAS latency 3	FFFFD8C0	FFFFE8C0
		Area 2	Area 3
16-bit	CAS latency 1	FFFFD420	FFFFE420
Bus width	CAS latency 2	FFFFD440	FFFFE440
	CAS latency 3	FFFFD460	FFFFE460

Mode register setting timing is shown in figure 8.27.

As a result of the write to address H'FFFFD000 + X or H'FFFFE000 + X, a precharge (PALL) command is first issued in the TRp1 cycle, then a mode register write command is issued in the TMw1 cycle.

Address signals, when the mode-register write command is issued, are as follows:

32-bit Bus width	A15 to A9	0000100 (burst read and single write)
	A8 to A6	CAS latency
	A5	0 (burst type = sequential)
	A4 to A2	000 (burst length 1)
16-bit Bus width	A14 to A8	0000100 (burst read and single write)
	A7 to A5	CAS latency
	A4	0 (burst type = sequential)
	A3 to A1	000 (burst length 1)

refreshing is not initialized, and so the cycle must always be an auto-refresh cycle.




Figure 8.27 Synchronous DRAM Mode Write Timing

consecutive accesses can be set as 4, 8, or 16 by bits A0BS1 (1 to 0), A1BS1 (1 to 0), and A2BS1 (1 to 0). When 16-bit ROM is connected, 4 or 8 can be set in the same way. When 32-bit ROM is connected, only 4 can be set.

$\overline{\text{WAIT}}$ pin sampling is performed in the first access if one or more wait states are set, and is always performed in the second and subsequent accesses.

The second and subsequent access cycles also comprise two cycles when a burst ROM access is made and the wait specification is 0. The timing in this case is shown in figure 8.29.

However, the $\overline{\text{WAIT}}$ signal is ignored in the following cases:

- In 16-byte DMA transfer or dual addressing mode, or when writing data to the external device area
- In 16-byte DMA transfer or single addressing mode, or when transferring data from the external device with DACK to the external bus area
- When accessing cache for write back




Figure 8.28 Burst ROM Wait Access Timing




Figure 8.29 Burst ROM Basic Access Timing

8.5.6 PCMCIA Interface

In this LSI, setting the A5PCM bit in BCR1 to 1 makes the bus interface for physical space area 5 an IC memory card and I/O card interface as stipulated in JEIDA version 4.2 (PCMCIA). Setting the A6PCM bit to 1 makes the bus interface for physical space area 6 an IC memory card and I/O card interface as stipulated in JEIDA version 4.2.

Figure 8.30 shows the PCMCIA space allocation.

When the PCMCIA interface is used, a bus size of 8 or 16 bits can be set by bits A5SZ0, A5SZ1, A6SZ0, and A6SZ1, in BCR2.

- In 16-byte DMA transfer or dual addressing mode, or when writing data to the external address area
- In 16-byte DMA transfer or single addressing mode, or when transferring data from external device with DACK to the external bus area
- When accessing cache for write back




Figure 8.30 PCMCIA Space Allocation




Figure 8.31 Example of PCMCIA Interface

software waits by means of a W-OR2 Register setting and hardware waits by means of a pin can be inserted in the same way as for the basic interface. Figure 8.33 shows the PC memory bus wait timing.




Figure 8.32 Basic Timing for PCMCIA Memory Card Interface




Figure 8.33 Wait Timing for PCMCIA Memory Card Interface




Figure 8.34 Basic Timing for PCMCIA Memory Card Interface Burst A




Figure 8.35 Wait Timing for PCMCIA Memory Card Interface Burst Access

When the entire 32-Mbyte memory space is used as IC memory card interface space, the memory/attribute memory switching signal \overline{REG} is generated using a port, etc. If 16-Mbytes or less of memory space is sufficient, using 16 Mbytes of memory space as common memory and 16 Mbytes as attribute memory space enables the A24 pin to be used for the \overline{REG} signal.

When accessing a PCMCIA I/O card, the access should be performed using a non-cacheable address in virtual space (P2 or P3 space) or an area specified as non-cacheable by the MMU.

When an I/O card interface access is made to a PCMCIA card in little-endian mode, dynamic sizing of the I/O bus width is possible using the $\overline{\text{IOIS16}}$ pin. When a 16-bit bus width is used, if the $\overline{\text{IOIS16}}$ signal is high during a word-size I/O bus cycle, the I/O port is recognized as being 8 bits in width. In this case, a data access for only 8 bits is performed during the I/O bus cycle being executed, followed automatically by a data access for the remaining 8 bits.

Figure 8.38 shows the basic timing for dynamic bus sizing.

In big-endian mode, the $\overline{\text{IOIS16}}$ signal is not supported.

In big-endian mode, the $\overline{\text{IOIS16}}$ signal should be fixed low.




Figure 8.36 Basic Timing for PCMCIA I/O Card Interface




Figure 8.37 Wait Timing for PCMCIA I/O Card Interface




Figure 8.38 Dynamic Bus Sizing Timing for PCMCIA I/O Card Interface

There are two cases in which a wait cycle is inserted. When an access is followed by an access to a different area, and when a read access is followed by a write access from this LSI. When the LSI performs consecutive write cycles, the data transfer direction is fixed (from this LSI to memory) and there is no problem. With read accesses to the same area, in principle, data is transferred from the same data buffer, and wait cycle insertion is not performed. Bits AnIW1 and AnIW2 (bits 0, 2 to 6) in WCR1 specify the number of idle cycles to be inserted between access cycles. When a read access to physical space area n is followed by a write access to physical space area n, or when this LSI performs a write access after a read access to physical space area n. If there is originally space between accesses, the number of idle cycles inserted is the specified number of idle cycles minus the number of empty cycles.

Waits are not inserted between accesses when bus arbitration is performed, since empty cycles are not inserted for arbitration purposes.




Figure 8.39 Waits between Access Cycles

8.5.8 Bus Arbitration

When a bus release request (\overline{BREQ}) is received from an external device, buses are released after the bus cycle being executed is completed and a bus grant signal (\overline{BACK}) is output. The bus is released during burst transfers for cache fills or a write back and TAS instruction execution between the read cycle and write cycle. Bus arbitration is not executed in multiple bus cycles. Bus release requests are generated when the data bus width is shorter than the access size; i.e. in the bus cycle of a longword access is executed for the 8-bit memory. At the negation of \overline{BREQ} , \overline{BACK} is output and bus use is restarted. See Appendix B, Pin Functions, for the pin state when the bus is released.

This LSI sometimes needs to retrieve a bus it has released. For example, when memory refresh or an interrupt request internally, this LSI must perform the appropriate processing. This LSI has a bus request signal (\overline{IRQOUT}) for this purpose. When it must retrieve the bus, it asserts the \overline{IRQOUT} signal. Devices asserting an external bus release request must assert the \overline{IRQOUT} signal and negate the \overline{BREQ} signal to release the bus. This LSI then retrieves the bus and carries out the processing.

With this LSI, address pin pull-up can be performed when the bus is released by setting bit in BCR1 to 1. The address pins are pulled up for a 4-clock period after $\overline{\text{BACK}}$ is asserted. Figure 8.40 shows the address pin pull-up timing. Similarly, data pin pull-up can be performed by setting the PULD bit in BCR1 to 1. The data pins should be pulled up when the data bus is not in use. The data pin pull-up timing for a read cycle is shown in figure 8.41, and the timing for a write cycle in figure 8.42.




Figure 8.40 Pins A25 to A0 Pull-Up Timing




Figure 8.41 Pins D31 to D0 Pull-Up Timing (Read Cycle)




Figure 8.42 Pins D31 to D0 Pull-Up Timing (Write Cycle)

9.1 Feature

The DMAC has the following features.

- Four channels
- Address space: Architecturally 4-Gbytes
- 8-bit, 16-bit, 32-bit, or 16-byte transfer (In 16-byte transfer, four 32-bit reads are followed by four 32-bit writes.)
- Maximum transfer counter: 16 Mbytes (16777216 transfers)
- Supports dual address mode
 - Direct address transfer mode: The values specified in the DMAC registers indicate transfer source and transfer destination. Two bus cycles are required for one data transfer.
 - Indirect address transfer mode: Data is transferred with the address stored prior to the address specified in the transfer source address in the DMAC. Other operations are the same as those of direct address transfer mode. This function is only valid in channel 0. Two bus cycles are required for one data transfer.
- Supports single address mode
 - Either the transfer source or transfer destination peripheral device is accessed (selected) by means of the DACK signal, and the other device is accessed by address. One bus cycle is required for one data transfer.
- Channel functions: Transfer mode that can be specified is different in each channel.
 - Channel 0: External request can be accepted.
 - Channel 1: External request can be accepted.
 - Channel 2: This channel has a source address reload function, which reloads a source address for each 4 transfers.
 - Channel 3: In this channel, direct address transfer mode or indirect address transfer mode can be specified.

- Auto request: The transfer request is generated automatically within the DMAC
- Selectable bus modes: Cycle-steal mode or burst mode
- Selectable channel priority levels
 - Fixed mode: The channel priority is fixed.
 - Round-robin mode: The priority of the channel in which the execution request was accepted is made the lowest.
- Interrupt request: An interrupt request can be generated to the CPU after transfers of specified counts.




Figure 9.1 DMAC Block Diagram

	DREQ acknowledge	DACK0	O	Strobe output to an external transfer request from external channel 0
	DMA request acknowledge	DRAK0	O	Output showing that $\overline{\text{DREQ0}}$ accepted
1	DMA transfer request	$\overline{\text{DREQ1}}$	I	DMA transfer request input from external device to channel 1
	DREQ acknowledge	DACK1	O	Strobe output to an external transfer request from external channel 1
	DMA request acknowledge	DRAK1	O	Output showing that $\overline{\text{DREQ1}}$ accepted

9.3 Register Description

DMAC has a total of 17 registers. Each channel has four control registers. One other control register is shared by all channels.

Refer to section 23, List of Registers, for more details of the addresses and access sizes.

Channel 0

- DMA source address register 0 (SAR0)
- DMA destination address register 0 (DAR0)
- DMA transfer count register 0 (DMATCR0)
- DMA channel control register 0 (CHCR0)

Channel 1

- DMA source address register 1 (SAR1)
- DMA destination address register 1 (DAR1)
- DMA transfer count register 1 (DMATCR1)
- DMA channel control register 1 (CHCR1)

- DMA destination address register 3 (DAR3)
- DMA transfer count register 3 (DMATCR3)
- DMA channel control register 3 (CHCR3)

Any Channel

- DMA operation register (DMAOR)

9.3.1 DMA Source Address Registers 0 to 3 (SAR_0 to SAR_3)

DMA source address registers 0 to 3 (SAR_0 to SAR_3) are 32-bit read/write registers that specify the source address of a DMA transfer. These registers include count functions. After a DMA transfer, these registers indicate the next source address.

To transfer data in 16 bits or in 32 bits, specify the address with 16-bit or 32-bit address. When transferring data in 16-byte units, a 16-byte boundary (address 16n) must be set as the source address value. Specifying other addresses does not guarantee operation.

The initial value is undefined by resets. The previous value is held in standby mode.

When accessed in 16 bits, the other 16-bit data which has not been accessed is held.

9.3.2 DMA Destination Address Registers 0 to 3 (DAR_0 to DAR_3)

DMA destination address registers 0 to 3 (DAR_0 to DAR_3) are 32-bit read/write registers that specify the destination address of a DMA transfer. These registers include count functions. During a DMA transfer, these registers indicate the next destination address.

To transfer data in 16 bits or in 32 bits, specify the address with 16-bit or 32-bit address. When transferring data in 16-byte units, a 16-byte boundary (address 16n) must be set as the source address value. Specifying other addresses does not guarantee operation.

The initial value is undefined by resets. The previous value is held in standby mode.

When accessed in 16 bits, the other 16-bit data which has not been accessed is held.

Upper eight bits in DMATCR are reserved. These bits are always read as 0. The write value should always be 0.

When using 16-byte transfer, an integral multiple of 4 (4n) must be set for the number of transfers to ensure normal operation.

The initial value is undefined by resets. The previous value is held in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
31 to 24	—	—	R	Reserved These bits are always read as 0. The write value should always be 0.
23 to 0	—	—	R/W	24-bit register

9.3.4 DMA Channel Control Registers 0 to 3 (CHCR_0 to CHCR_3)

DMA channel control registers 0 to 3 (CHCR_0 to CHCR_3) are 32-bit read/write registers. Each register specifies operation mode, transfer method, or others in each channel.

These register values are initialized to 0s by resets. The previous value is held in standby mode.

When accessed in 16 bits, the other 16-bit data which has not been accessed is held.

CHCR_0 to CHCR_2. Writing to this bit is valid in CHCR_0 to CHCR_2; 0 is read if this bit is read. When using 16-byte transfer, direct address mode must be specified. Operation is not guaranteed if indirect address mode is specified.

0: Direct address mode
1: Indirect address mode

19	RO	0	(R/W) ^{*2}	<p>Source Address Reload</p> <p>RO selects whether the source address value is reloaded in channel 2.</p> <p>This bit is only valid in CHCR_2 and is invalid in CHCR_0 to CHCR_1, or CHCR_3. Writing to this bit is invalid in CHCR_0, CHCR_1, and CHCR_3; 0 is read if this bit is read. When using 16-byte transfer, this bit must be cleared to 0, and non-reloading. Operation is not guaranteed if reloading is specified.</p> <p>0: A source address is not reloaded 1: A source address is reloaded</p>
18	RL	0	(R/W) ^{*2}	<p>Request Check Level</p> <p>RL specifies the DRAK (acknowledge) signal output is high active or low active.</p> <p>This bit is only valid in CHCR_0 and CHCR_2. Writing to this bit is invalid in CHCR_1, CHCR_2, and CHCR_3; 0 is read if this bit is read.</p> <p>0: Low-active output of DRAK 1: High-active output of DRAK</p>

16	AL	0	(R/W) ^{*2}	<p>1: DACK output in write cycle</p> <p>Acknowledge Level</p> <p>AL specifies the DACK (acknowledge) output is high active or low active.</p> <p>This bit is only valid in CHCR_0 and CHCR_1. Writing to this bit is invalid in CHCR_2 and CHCR_3; 0 is read if this bit is read.</p> <p>0: Low-active output of DACK</p> <p>1: High-active output of DACK</p>
15	DM1	0	R/W	Destination Address Mode
14	DM0	0	R/W	<p>DM1 and DM0 select whether the DMA destination address is incremented, decremented, or left fixed.</p> <p>00: Fixed destination address (Initial value)</p> <p>01: Destination address is incremented by 1 in 8-bit transfer, +2 in 16-bit transfer, +4 in 32-bit transfer, +16 in 16-byte transfer</p> <p>10: Destination address is decremented by 1 in 8-bit transfer, -2 in 16-bit transfer, -4 in 32-bit transfer; illegal setting in 16-byte transfer</p> <p>11: Reserved (Setting prohibited)</p>

transfer, +16 in 16-byte transfer)

10: Source address is decremented (-1 in 8-bit transfer, -2 in 16-bit transfer, -4 in 32-bit transfer; illegal setting in 16-byte transfer)

11: Reserved (Setting prohibited)

Notes: If the transfer source is specified by an indirect address, specify the address, in which the data to be transferred is stored, in the SAR_3 register. SAR_3 is stored as data (indirect address).

Specification of SAR_3 increment/decrement in indirect address transfer depends on SM1 and SM0 settings. In the case of SM1=0 and SM0=0, however, the SAR_3 increment/decrement value is +4, -4, or 0, regardless of the transfer data size specified in TS1 and TS0.

External address space / External
with DACK

0011: External request / Single address

External device with DACK → ex
address space

0100: Auto request

0101: Reserved (Setting prohibited)

0110: Reserved (Setting prohibited)

0111: Reserved (Setting prohibited)

1000: Reserved (Setting prohibited)

1001: Reserved (Setting prohibited)

1010: Reserved (Setting prohibited)

1011: Reserved (Setting prohibited)

1100: SCIF transmission

1101: SCIF reception

1110: Internal A/D

1111: CMT

Notes: 1. External request specification
only in channels 0 and 1. No
request sources can be selected
channels 2 and 3.

2. When using 16-byte transfer
following settings must not be

1100 SCIF transmission

1101 SCIF reception

1110 A/D converter

1111 CMT

Operation is not guaranteed
settings are made.

This bit is only valid in CHCR_0 and CHCR_1. Writing to this bit is invalid in CHCR_2 and CHCR_3; 0 is read if this bit is read.

In channel 0 and 1, if an on-chip peripheral module is specified as a transfer request or an auto request is specified, specifying this bit is ignored and detection at the falling edge is fixed except in an auto-request.

0: \overline{DREQ} detected in low level

1: \overline{DREQ} detected at falling edge

5	TM	0	R/W	<p>Transmit Mode</p> <p>TM specifies the bus mode when transferring data.</p> <p>0: Cycle steal mode</p> <p>1: Burst mode</p>
4	TS1	0	R/W	Transmit Size Bits 1 and 0
3	TS0	0	R/W	<p>TS1 and TS0 specify the size of data transferred.</p> <p>00: Byte size (8 bits)</p> <p>01: Word size (16 bits)</p> <p>10: Longword size (32 bits)</p> <p>11: 16-byte unit (4 longword transfers)</p>
2	IE	0	R/W	<p>Interrupt Enable Bit</p> <p>Setting this bit to 1 generates an interrupt when data transfer ends (TE = 1) by the specified count in DMATCR.</p> <p>0: Interrupt request is not generated when data transfer ends by the specified count</p> <p>1: Interrupt request is generated if data transfer ends by the specified count</p>

while this bit is set to 1, transfer is not e

0: Data transfer does not end by the co
specified in DMATCR

Clear condition: Writing 0 after TE =
power-on reset or manual reset

1: Data transfer ends by the specified o

0	DE	0	R/W
---	----	---	-----

DMAC Enable

DE enables channel operation.

0: Disables channel operation

1: Enables channel operation

Note: If an auto request is specifies (s
RS3 to RS0), transfer starts wh
is set to 1. In an external request
internal module request, transfe
transfer request is generated af
is set to 1. Clearing this bit durin
can terminate transfer.

Even if the DE bit is set, transfe
enabled if the TE bit is 1, the DM
DMAOR is 0, or the NMIF bit in
1.

Notes: 1. Only 0 can be written to the TE bit after 1 is read.

2. DI, RO, RL, AM, AL, and DS bits are not included in some channels.

				These bits are always read as 0. The should always be 0.
9	PR1	0	R/W	Priority Mode
8	PR0	0	R/W	PR1 and PR0 select the priority level for channels when there are transfer requests on multiple channels simultaneously. 00: CH0 > CH1 > CH2 > CH3 01: CH0 > CH2 > CH3 > CH1 10: CH2 > CH0 > CH1 > CH3 11: Round-robin
7 to 3	—	All 0	R	Reserved These bits are always read as 0. The should always be 0.
2	AE	0	R/(W)*	Address Error Flag AE indicates that an address error occurred during a DMA transfer. If this bit is set during a DMA transfer, all DMA transfers on all channels are suspended until the CPU cannot write 1 to this bit. 0: No DMAC address error. DMA transfer is enabled. Clearing conditions: Writing AE = 0, power-on reset, manual reset 1: DMAC address error. DMA transfer is disabled. Setting condition: This bit is set by the occurrence of a DMAC address error.

0: No NMI input. DMA transfer is enabled (value)
 Clearing condition: Writing NMIF = 0
 = 1 read, power-on reset, manual reset
 1: NMI input. DMA transfer is disabled.
 Setting condition: This bit is set by occurrence of an NMI interrupt.

0	DME	0	R/W	DMA Master Enable
---	-----	---	-----	-------------------

DME enables or disables DMA transfer on all channels. If the DME bit and the DE bit in CHCRn are both 1s, transfer is enabled in the corresponding channel. If this bit is cleared during transfer, DMA transfers on all the channels can be suspended.

Even if the DME bit is set, transfer is not performed if the TE bit is 1 or the DE bit is 0 in CHCRn, the AE bit is 1 or the NMIF bit is 1 in DMACRn.

0: Disable DMA transfers on all channels
 1: Enable DMA transfers on all channels


Note: * Only 0 can be written to the AE and NMIF bits after 1 is read.

9.4.1 DMA Transfer Flow

After the DMA source address registers (SAR_0 to SAR_3), DMA destination address registers (DAR_0 to DAR_3), DMA transfer count registers (DMATCR_0 to DMATCR_3), DMA control registers (CHCR_0 to CHCR_3), and DMA operation register (DMAOR) are initialized, the DMAC transfers data according to the following procedure:

1. Checks to see if transfer is enabled (DE = 1, DME = 1, TE = 0, AE = 0, NMIF = 0).
2. When a transfer request comes and transfer is enabled, the DMAC transfers 1 transfer of data (depending on the TS0 and TS1 settings). For an auto request, the transfer begins automatically when the DE bit and DME bit are set to 1. The DMATCR value will be decremented for each transfer. The actual transfer flows vary by address mode and transfer size.
3. When the specified number of transfer have been completed (when DMATCR reaches 0), the transfer ends normally. If the IE bit of the CHCR is set to 1 at this time, a DEI interrupt is generated to the CPU.
4. When an NMI interrupt is generated or an address error occurs during DMA transfer, the transfers are suspended. Transfers are also suspended when the DE bit of the CHCR or the DME bit of the DMAOR are changed to 0.

Figure 9.2 is a flowchart of this procedure.



- Notes:
1. In auto-request mode, transfer begins when NMIF and TE are all 0 and the DE and DME bits are set to 1.
 2. $\overline{\text{DREQ}}$ = level detection in burst mode (external request) or cycle-steal mode.
 3. $\overline{\text{DREQ}}$ = edge detection in burst mode (external request), or auto-request mode in burst mode.

Figure 9.2 DMAC Transfer Flowchart

memory-to-memory transfer or a transfer between memory and an on-chip peripheral. If the peripheral is unable to request a transfer, the auto-request mode allows the DMAC to automatically request a transfer request signal internally. When the DE bits of CHCR_0 to CHCR_3 and the DMAOR are set to 1, the transfer begins so long as the TE bits of CHCR_0 to CHCR_3 are set to 1. The source and destination of the transfer are determined by the AE but and NMIF bit of DMAOR are all 0.

External Request Mode: In this mode a transfer is performed at the request signal (\overline{DREQ}) from an external device. Choose one of the modes shown in table 9.2 according to the application. When this mode is selected, if the DMA transfer is enabled (DE = 1, DME = 1, TE = 1, NMIF = 0), a transfer is performed upon a request at the \overline{DREQ} input. Choose to detect either the falling edge or low level of the signal input with the DS bit of CHCR_0 to CHCR_3 (DS = 0 is level detection, DS = 1 is edge detection). The source of the transfer request does not have to be the data transfer source or destination.

Table 9.2 Selecting External Request Modes with the RS Bits

RS3	RS2	RS1	RS0	Address Mode	Source	Destination
0	0	0	0	Dual address mode	Any*	Any*
		1	0	Single address mode	External memory, memory-mapped external device	External memory, DACK
			1		External device with DACK	External memory, memory-mapped external device

Note: * External memory, memory-mapped external device, on-chip memory, on-chip peripheral module (excluding DMAC, UBC, and BSC)

destination. When RXI is set as the transfer request, however, the transfer source must be the SCI's receive data register (RDR). Likewise, when TXI is set as the transfer request, the transfer destination must be the SCI's transmit data register (TDR). And if the transfer requester is the A/D converter, the data transfer source must be the A/D data register (ADDR).

Table 9.3 Selecting On-Chip Peripheral Module Request Modes with the RS Bits

RS3	RS2	RS1	RS0	DMA Transfer Request Source	DMA Transfer Request Signal	Source	Destination
1	0	1	0				
1	0	1	1				
1	1	0	0	SCIF transmitter	TXI2 (SCIF transmit data empty interrupt transfer request)	Any*	TDR2
1	1	0	1	SCIF receiver	RXI2 (SCIF receive data full interrupt transfer request)	RDR1	Any*
1	1	1	0	A/D converter	ADI (A/D conversion end interrupt)	ADDR	Any*
1	1	1	1	CMT	CMI (Compare match timer interrupt)	Any*	Any*

Legend:

ADDR: A/D data register of A/D converter

Note: * External memory, memory-mapped external device, on-chip peripheral module (excluding DMAC, UBC, and BSC)

When outputting transfer requests from on-chip peripheral modules, the appropriate interrupt enable bits must be set to output the interrupt signals.

If the interrupt request signal of the on-chip peripheral module is used as a DMA transfer request signal, an interrupt is not generated to the CPU.

channel according to a predetermined priority order. Two modes (fixed mode and round-robin mode) are selected by the priority bits PR1 and PR0 in the DMA operation register (DMAOR).

Fixed Mode: In this mode, the priority levels among the channels remain fixed. There are two kinds of fixed modes as follows:

- CH0 > CH1 > CH2 > CH3
- CH0 > CH2 > CH3 > CH1
- CH2 > CH0 > CH1 > CH3

These are selected by the PR1 and the PR0 bits in the DMA operation register (DMAOR).

Round-Robin Mode: Each time one word, byte, or longword, or 16-byte data is transferred by one channel, the priority order is rotated. The channel on which the transfer was just finished rotates to the bottom of the priority order. The round-robin mode operation is shown in Figure 10-10. The priority of the round-robin mode is CH0 > CH1 > CH2 > CH3 immediately after the transfer.

Initial priority order

CH0 > CH1 > CH2 > CH3

Channel 0 becomes bottom priority. The priority of channel 0, which was higher than channel 3, is also shifted.

Priority order after transfer

CH2 > CH3 > CH0 > CH1

(3) When channel 2 transfers

Initial priority order

CH0 > CH1 > CH2 > CH3

Channel 2 becomes bottom priority. The priority of channels 0 and 1, which were higher than channel 2, are also shifted. If immediately after there is a request to transfer channel 1 only, channel 1 becomes bottom priority and the priority of channels 0 and 3, which were higher than channel 1, are also shifted.

Priority order after transfer

CH3 > CH0 > CH1 > CH2

Post-transfer priority order when there is an immediate transfer request to channel 1 only

CH2 > CH3 > CH0 > CH1

(4) When channel 3 transfers

Priority order after transfer

CH0 > CH1 > CH2 > CH3

Priority order does not change

Priority order after transfer

CH0 > CH1 > CH2 > CH3

Figure 9.3 Round-Robin Mode

waiting)

4. When the channel 0 transfer ends, channel 0 becomes lowest priority.
5. At this point, channel 1 has a higher priority than channel 3, so the channel 1 transfer begins (channel 3 waits for transfer).
6. When the channel 1 transfer ends, channel 1 becomes lowest priority.
7. The channel 3 transfer begins.
8. When the channel 3 transfer ends, channels 3 and 2 shift downward in priority so that 3 becomes the lowest priority.




Figure 9.4 Changes in Channel Priority in Round-Robin Mode

Source	Destination			
	External Device with DACK	External Memory	Memory-Mapped External Device	On-Chip Peripheral Module
External device with DACK	Not available	Dual, single	Dual, single	Not available
External memory	Dual, single	Dual	Dual	Dual
Memory-mapped external device	Dual, single	Dual	Dual	Dual
On-chip peripheral module	Not available	Dual	Dual	Dual

- Notes:
1. Dual: Dual address mode
 2. Single: Single address mode
 3. The dual address mode includes the direct address mode and the indirect address mode.
 4. 16-byte transfer is not available for on-chip peripheral modules.

data write cycle. At this time, transfer data is temporarily stored in the DMAC. In a data read cycle, data is read from one external memory in a data read cycle, and then that data is written to the other external memory in a write cycle. Figures 9.6 to 9.8 show examples of the timing at this





Figure 9.5 Operation in the Direct Address Mode in the Dual Address Mode



Note: Transfer between external memories, DACK output in a read cycle DACK output timing is the same as that of \overline{CSn} .

Figure 9.6 Example of DMA Transfer Timing in the Direct Address Mode in the Dual Address Mode (Transfer Source: Ordinary Memory, Transfer Destination: Ordinary Memory)




Figure 9.7 Example of DMA Transfer Timing in the Direct Address Mode in the Dual Address Mode (16-Byte Transfer, Transfer Source: Ordinary Memory, Transfer Destination: Ordinary Memory)





Figure 9.8 Example of DMA Transfer Timing in the Direct Address Mode in the Dual Address Mode (16-Byte Transfer, Transfer Source: Synchronous Memory, Transfer Destination: Ordinary Memory)

and the storage destination of the indirect address are external memories with a width in the indirect address mode, and transfer data is 16 or 8 bits. Figure 9.10 example of the transfer timing.


for the address.

First and second bus cycles



When the value in the temporary buffer is an address, the data is read from the transfer source module to the data buffer.

Third bus cycle



When the value in SAR_3 is an address, the value in the data buffer is written to the transfer source module.

Fourth bus cycle

Note: The above description uses the memory, transfer source module, or transfer destination module; in practice, any module can be connected in the addressing space.

Figure 9.9 Operation in the Indirect Address mode in the Dual Address Mode (When the External Memory Space Has a 16-Bit Width)




Figure 9.10 Example of Transfer Timing in the Indirect Address Mode in the Dual Address Mode

external memory in the same bus cycle.






Figure 9.11 Data Flow in the Single Address Mode

Two kinds of transfer are possible in the single address mode: (1) transfer between an external device with DACK and a memory-mapped external device, and (2) transfer between an external device with DACK and external memory. In both cases, only the external request signal is used for transfer requests.



(a) External device with DACK → external memory space (ordinary memory)



(b) External memory space → external device with DACK (active low)

Figure 9.12 Example of DMA Transfer Timing in the Single Address Mode




Figure 9.13 Example of DMA Transfer Timing in the Single Address Mode
 (16-Byte Transfer, External Memory Space (Ordinary Memory) → External Device with

end conditions are satisfied.

In the cycle-steal mode, transfer areas are not affected regardless of settings of the transfer request source, transfer source, and transfer destination. Figure 9.14 shows an example of DMA transfer timing in the cycle steal mode. Transfer conditions shown in the figure are:

- Dual address mode
- DREQ level detection




Figure 9.14 DMA Transfer Example in the Cycle-Steal Mode

- **Burst Mode**

In the burst mode, once the bus right is obtained, the transfer is performed continuously without passing it until the transfer end conditions are satisfied. In the external request mode with low level detection of the $\overline{\text{DREQ}}$ pin, however, when the $\overline{\text{DREQ}}$ pin is driven high, the bus is passed to the other bus master after the DMAC transfer request that has already been accepted ends, even if the transfer end conditions have not been satisfied.

The burst mode cannot be used when the serial communications interface (SCIF) and the A/D converter are the transfer request sources. Figure 9.15 shows a timing at this point.




Figure 9.15 DMA Transfer Example in the Burst Mode

	External device with DACK and memory-mapped external device	External	B/C	8/16/32/128
	External memory and external memory	All* ¹	B/C	8/16/32/128
	External memory and memory-mapped external device	All* ¹	B/C	8/16/32/128
	Memory-mapped external device and memory-mapped external device	All* ¹	B/C	8/16/32/128
	External memory and on-chip peripheral module	All* ²	B/C* ³	8/16/32* ⁴
	Memory-mapped external device and on-chip peripheral module	All* ²	B/C* ³	8/16/32* ⁴
	On-chip peripheral module and on-chip peripheral module	All* ²	B/C* ³	8/16/32* ⁴
Single	External device with DACK and external memory	External	B/C	8/16/32/128
	External device with DACK and memory-mapped external device	External	B/C	8/16/32/128

B: Burst, C: Cycle steal

- Notes:
1. External requests, auto requests and on-chip peripheral module requests are available. For on-chip peripheral module requests, however, SCIF, and A/D cannot be specified as the transfer request source.
 2. External requests, auto requests and on-chip peripheral module requests are available. When the SCIF, or A/D converter is also the transfer request source, however, the transfer destination or transfer source must be the SCIF, or A/D respectively.
 3. If the transfer request source is the SCIF, the cycle-steal mode is only available.
 4. The access size permitted when the transfer destination or source is an on-chip peripheral module register.
 5. If the transfer request is an external request, channels 0 and 1 are only available.
 6. If the transfer request source is the SDRAM, the transfer size should be set to be smaller than the bus width.

subsequent cycle.

Thus, $\overline{\text{DREQ}}$ sampling is performed one step in advance. The third sampling operation is performed until the idle cycle following the end of the first DMA transfer.

The above conditions are the same whatever the number of CPU transfer cycles, as shown in figure 9.18, and whatever the number of DMA transfer cycles, as shown in figure 9.18. $\overline{\text{DACK}}$ is output in a read in the example in figure 9.17, and in a write in the example in figure 9.18. In both cases, $\overline{\text{DACK}}$ is output for the same duration as $\overline{\text{CSn}}$.

Figure 9.20 illustrates the case where $\overline{\text{DREQ}}$ is not detected and sampling is subsequently performed every cycle.

Figure 9.21 shows an example of edge detection in the cycle-steal mode.

- Burst Mode, Level Detection

In the case of burst mode with level detection, the $\overline{\text{DREQ}}$ sampling timing is the same as in the cycle-steal mode.

For example, in figure 9.22, DMAC transfer begins, at the earliest, three cycles after the start of $\overline{\text{DREQ}}$ sampling is performed. The second sampling is started two cycles after the first. Subsequent sampling operations are performed in the idle cycle following the end of the DMA transfer cycle.

In the burst mode, also, the $\overline{\text{DACK}}$ output period is the same as in the cycle-steal mode.

- Burst Mode, Edge Detection

In the case of burst mode with edge detection, $\overline{\text{DREQ}}$ sampling is only performed once. For example, in figure 9.23, DMAC transfer begins, at the earliest, three cycles after the start of $\overline{\text{DREQ}}$ sampling is performed. After this, DMAC transfer is executed continuously until the number of data transfers set in the DMATCR register have been completed. $\overline{\text{DREQ}}$ is not sampled during this time.

To restart DMA transfer after it has been suspended by an NMI, first clear NMIF, then generate an edge request again.

In the burst mode, also, the $\overline{\text{DACK}}$ output period is the same as in the cycle-steal mode.




Figure 9.18 Cycle-Steal Mode, Level Input (CPU Access: 3 Cycles)




Figure 9.19 Cycle-Steal Mode, Level input (CPU Access: 2 Cycles, DMA RD A Cycles)




Figure 9.20 Cycle-Steal Mode, Level input (CPU Access: 2 Cycles, DREQ Input)




Figure 9.21 Cycle-Steal Mode, Edge input (CPU Access: 2 Cycles)




Figure 9.22 Burst Mode, Level Input

9.4.6 Source Address Reload Function

Channel 2 includes a reload function, in which the value returns to the value set in the SAR_2 each four transfers by setting the RO bit in CHCR_2 to 1. 16-byte transfer cannot be used. Figure 9.24 shows this operation. Figure 9.25 shows the timing chart of the source address reload function, which is under the following conditions: burst mode, auto request, 16-bit transfer size, SAR_2 count-up, DAR_2 fixed, reload function on, and usage of only channel 2.




Figure 9.24 Source Address Reload Function Diagram




Figure 9.25 Timing Chart of Source Address Reload Function

Even if the transfer data size is 8, 16, or 32 bits, a reload function can be executed.

DMATCR_2, which specifies a transfer count, decrements 1 each time a transfer ends of whether a reload function is on or off. Consequently, be sure to specify the value four in DMATCR_2 when the reload function is on. Specifying other values does not perform the operation.

Though the counters that count transfers of four times for the reload function are reset by the DME bit in DMAOR or the DE bit in CHCR_2, by setting the transfer end flag (TE bit in CHCR_2) by a DMAC address error, or by inputting NMI, besides by resets, the SAR_2 and DMATCR_2 registers are not reset. Therefore, if these sources are generated, the counters are not initialized and exist in the DMAC; malfunction will be caused by re-usage of the reload function, set SAR_2, DAR_2, and DMATCR_2 again.

suspended. The DMAC stops operating after completing the number of transfers that are accepted until the ending conditions are satisfied.

In the cycle-steal mode, the operation is the same regardless of whether the transfer is detected by the level or at the edge.

(b) Burst mode, edge detection (external request, internal request, and auto request)

The timing from the point where the ending conditions are satisfied to the point where the DMAC stops operating differs from that in cycle steal mode. In the edge detection mode, though only one transfer request is generated to start up the DMAC, stop request sampling is performed in the same timing as transfer request sampling in the cycle-steal mode. As a result, the period when stop request is not sampled is regarded as the period when a stop request is generated, and after performing the DMA transfer for this period, the DMAC stops operating.

(c) Burst mode, level detection (external request)

Same as described in (a).

(d) Bus timing when transfers are suspended

The transfer is suspended when one transfer ends. Even if transfer ending conditions are satisfied during read in the direct address transfer in the dual address mode, the subsequent write process is executed, and after the transfer in (a) to (c) above has been executed, the operation suspends.

- When DE of CHCR is 0. Software can halt a DMA transfer by clearing the DE bit in channel's CHCR. The TE bit is not set when this happens. This transfer ending does not occur under conditions in (a) to (d) described above.

Conditions for Ending All Channels Simultaneously: Transfers on all channels end when NMIF or AE bit in the DMAOR is set to 1, or when the DME bit in the DMAOR is cleared to 0.

- Transfers ending when the AE bit or NMIF bit is set to 1 in DMAOR: When an NMI occurs, the AE bit or NMIF bit is set to 1 in the DMAOR and all channels stop the transfers according to the conditions in (a) to (d) described above, and pass the bus right to the slave masters. Consequently, even if the AE bit or NMI bit is set to 1 during transfer, the DAR, DMATCR are updated. The TE bit is not set. To resume the transfers after I/O address error exception handling or NMI interrupt exception handling, clear the AE bit to 0. At this time, if there are channels that should not be restarted, clear the NMIF bit in the CHCR.
- Transfers ending when DME is cleared to 0 in DMAOR: Clearing the DME bit to 0 in DMAOR forcibly stops the transfers on all channels. The TE bit is not set. All channels stop their transfers according to the conditions in (a) to (d) in 9.4.7, DMA Transfer Ending Conditions, as in DMAC address error occurrence or NMI interrupt generation. In this case, the values in SAR, DAR, and DMATCR are also updated.

- Four types of counter input clock can be selected
 - One of four internal clocks ($P\phi/4$, $P\phi/8$, $P\phi/16$, $P\phi/64$) can be selected.
- Generate DMA transfer request when compare match occurs.




Figure 9.26 CMT Block Diagram

- Compare match constant register (CMCOR)

Compare Match Timer Start Register (CMSTR)

The compare match timer start register (CMSTR) is a 16-bit register that selects whether to operate or halt the channel 0 and channel 1 counter (CMCNT).

Bit	Bit Name	Initial Value	R/W	Description
15 to 2	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
1	—	0	R/W	Reserved This bit can be read or written. Write 0 when not used.
0	STR0	0	R/W	Count start 0 Selects whether to operate or halt compare match timer counter 0. 0: CMCNT0 count operation halted 1: CMCNT0 count operation

7	CMF	0	R/(W)*	Compare match flag This flag indicates whether CMCNT and CMCOR values have matched or not. 0: CMCNT and CMCOR values have not matched Clearing condition: Write 0 to CMF and read CMF = 1 1: CMCNT and CMCOR values have matched
6	—	0	R/W	Reserved Both read and write are available. The value should always be 0.
5 to 2	—	0	R	Reserved These bits always read as 0. The write value should always be 0.
1	CKS1	0	R/W	Clock select 1 and 0
0	CKS0	0	R/W	These bits select the clock input to the peripheral from among the four clocks obtained by dividing the peripheral clock (P ϕ). When the STPCKEN bit of the CMSTR is set to 1, the CMCNT begins incrementing with the clock selected by CKS0. 00: P ϕ /4 01: P ϕ /8 10: P ϕ /16 11: P ϕ /64

Note: * The only value that can be written is 0 to clear the flag.

The CMCNT0 is initialized to H'0000 by resets. It retains its previous value in standby.

Compare Match Constant Register (CMCOR)

The compare match constant register (CMCOR) is a 16-bit register that sets the compare match period with the CMCNT.

The CMCOR is initialized to H'FFFF by resets. It retains its previous value in standby.

9.5.3 Operation

Period Count Operation

When a clock is selected with the CKS1 and CKS0 bits of the CMCSR register and the CMSTR of the CMSTR is set to 1, the CMCNT begins incrementing with the selected clock. When the CMCNT counter value matches that of the CMCOR, the CMCNT counter is cleared to H'0000 and the CMF flag of the CMCSR register is set to 1. The CMCNT counter begins counting again from H'0000.

Figure 9.27 shows the compare match counter operation.




Figure 9.27 Counter Operation




Figure 9.28 Count Timing

Compare Match Flag Set Timing

The CMF bit of the CMCSR register is set to 1 by the compare match signal generated by the CMCOR register and the CMCNT counter match. The compare match signal is generated at the final state of the match (timing at which the CMCNT counter matching count value is updated). Consequently, after the CMCOR register and the CMCNT counter match, a compare match signal will not be generated until a CMCNT counter input clock occurs. Figure 9.28 shows the CMF bit set timing.




Figure 9.29 CMF Set Timing

Compare Match Flag Clear Timing

The CMF bit of the CMCSR register is cleared by writing 0 to it after reading 1. Figure 9.30 shows the timing when the CMF bit is cleared by the CPU.




Figure 9.30 Timing of CMF Clear by the CPU

Table 9.6 Transfer Conditions and Register Settings for Transfer between On-Chip A/D Converter and External Memory

Transfer Conditions	Register	Setting
Transfer source: on-chip A/D converter	SAR_2	H'0400008C
Transfer destination: external memory	DAR_2	H'00400000
Number of transfers: 128 (reloading 32 times)	DMATCR_2	H'00000080
Transfer source address: incremented	CHCR_2	H'00089E30
Transfer destination address: decremented		
Transfer request source: A/D converter		
Bus mode: burst		
Transfer unit: long word		
Interrupt request generated at end of transfer		
Channel priority order: 0 > 2 > 3 > 1	DMAOR	H'0101

When the address reload function is on, the values set in SAR_0 to SAR_3 returns to the initially set value at each four transfers. In this example, when an interrupt request is generated from the A/D converter, longword data is read from the register in address H'04000080 in A/D converter and is written to external memory address H'00400000. Since longword data has been transferred, the values in SAR_2 and DAR_2 are H'04000084 and H'003FFFFC, respectively. The bus is maintained and data transfers are successively performed because this transfer is in the burst mode.

After four transfers end, fifth and sixth transfers are performed if the address reload function is on and the value in SAR_2 is incremented from H'0400008C, H'04000090, H'04000094, ... H'040000A0. If the address reload function is on, the DMA transfer stops after the fourth transfer ends, the interrupt request signal to the CPU is cleared. At this time, the value stored in SAR_2 is not incremented from H'0400008C to H'04000090, but returns to the initially set value H'04000080. The value in DAR_2 is not

SAR_2	H'04000080	H'04000090
DAR_2	H'003FFFF0	H'003FFFF0
DMATCR_2	H'0000007C	H'0000007C
Bus right	Released	Held
DMAC operation	Stops	Keeps operating
Interrupt	Not generated	Not generated
Transfer request source flag clear	Executed	Not executed

- Notes:
1. An interrupt is generated regardless of whether the address reload function is on or off, if transfers are executed until the value in DMATCR_2 reaches 0 and the IECHCR_2 has been set to 1.
 2. The transfer request source flag is cleared regardless of whether the address reload function is on or off, if transfers are executed until the value in DMATCR_2 reaches 0.
 3. Specify the burst mode to use the address reload function. This function may not be correctly executed in the cycle steal mode.
 4. Set the value multiple of four in DMATCR_2 to use the address reload function. The address reload function may not be correctly executed if other values are specified.

9.6.2 Example of DMA Transfer between External Memory and SCIF Transmitter (Indirect Address mode)

In this example, DMA transfer is performed between the external memory specified with the indirect address (transfer source) and the SCIF transmitter (transfer destination) using channel 3. Table 9.8 shows the transfer conditions and register settings. In addition, the number of transmit FIFO data is set to 1 (TTRG1 = TTRG0 = 1 in SCFCR).

Number of transfers: 10	DMATCR_3	H'000000
Transfer source address: incremented	CHCR_3	H'000110
Transfer destination address: fixed		
Transfer request source: SCIF (TXI2)		
Bus mode: cycle steal		
Transfer unit: byte		
No interrupt request generated at end of transfer		
Channel priority order: 0 > 1 > 2 > 3	DMAOR	H'0001

If the indirect address is on, data stored in the address set in SAR_0 to SAR_3 is not used as transfer source data. In the indirect address, after the value stored in the address set in SAR_0 to SAR_3 is read, that read value is used as an address again, and the value stored in that address is read and stored in the corresponding address set in DAR_0 to DAR_3.

In the example shown in table 9.3, when an SCIF transfer request is generated, the DMAC reads the value in address H'00400000 set in SAR_3. Since the value H'00450000 is stored in that address, the DMAC reads the value H'00450000. Next, the DMAC uses that read value as an address again, and reads the value H'55 stored in that address. Then, the DMAC writes H'55 to address H'04000156 set in DAR_3; this completes one indirect address transfer.

In the indirect address, when data is read first from the address set in SAR_3, the data transfer size is always longword regardless of the settings of the TS0 and the TS1 bits that specify the transfer data size. However, whether the transfer source address is fixed, incremented, or decremented is specified according to the SM0 and the SM1 bits. Therefore, in this example, though the transfer data size is specified as byte, the value in SAR_3 is H'00400004 when one transfer ends. This operation is the same as that in the normal dual address transfer.

- DMAOR will be set.
4. When entering the standby mode, the DME bit in DMAOR must be cleared to 0 and transfers accepted by the DMAC must end.
 5. The on-chip peripherals which DMAC can access are SCIF, A/D converter, D/A converter and I/O ports. Do not access the other peripherals by DMAC.
 6. When starting up the DMAC, set CHCR_0 to CHCR_3 or DMAOR last. Specifying registers last does not guarantee normal operation.
 7. Even if the maximum number of transfers is performed in the same channel after the DMATCR_0 to DMATCR_3 count reaches 0 and the DMA transfer ends normally, DMATCR_0 to DMATCR_3. Otherwise, normal DMA transfer may not be performed.
 8. When using the address reload function, specify the burst mode as a transfer mode other than cycle-steal mode, normal DMA transfer may not be performed.
 9. When using the address reload function, set the value multiple of four in DMATCR_0 to DMATCR_3. Specifying other values does not guarantee normal operation.
 10. When detecting an external request at the falling edge, keep the external request pin setting the DMAC.
 11. Do not access the space ranging from H'4000062 to H'400006F, which is not used by the DMAC. Accessing that space may cause malfunctions.
 12. The $\overline{\text{WAIT}}$ signal is ignored in the following cases:
 - A. In 16-byte DMA transfer or dual addressing mode, or when writing data to the external address area
 - B. In 16-byte DMA transfer or single addressing mode, or when transferring data to the external device with DACK to the external address area
 13. When the DMAC transfers data under conditions (1) or (2) below, the CPU may fetch an unexpected instruction, resulting in program runaway, or the DMA may transfer the wrong data.
 - (1) At wake-up from the sleep mode when operating with a clock ratio for I ϕ :B ϕ of 1:1.
 - (2) The internal clock frequency division ratio bits (IFC[2:0]) in the frequency controller (FRQCR) are modified.

The CPU has the following features:

- Four clock modes: Selection of 4 clock modes for different frequency ranges, power consumption, direct crystal input, and external clock input are available.
- Three clocks generated independently: An internal clock for the CPU, cache, and T peripheral clock (Pφ) for the on-chip supporting modules; and a bus clock (CKIO) external bus interface.
- Frequency change function: CPU and peripheral clock frequencies can be changed independently using the PLL circuit and divider circuit within the CPG. Frequencies are changed by software using frequency control register (FRQCR) settings.
- Power-down mode control: The clock can be stopped for sleep mode and software mode and specific modules can be stopped using the module standby function.




Figure 10.1 Block Diagram of Clock Pulse Generator

- fixed by the clock operation mode. The clock operation mode is set by pins MD0, MD1, and MD2. See table 10.3 for more information on clock operation modes.
3. Crystal Oscillator: This oscillator is used when a crystal oscillator element is connected to the XTAL and EXTAL pins. It operates according to the clock operating mode setting.
 4. Divider 1: Divider 1 generates a clock at the operating frequency used by the CPU. The operating frequency can be 1, 1/2, 1/3, or 1/4 times the output frequency of PLL circuit 1, as long as it stays at or above the clock frequency of the CKIO pin. The division ratio is set in the frequency control register.
 5. Divider 2: Divider 2 generates a clock at the operating frequency used by the bus controller and peripheral clock (Pφ). The operating frequency of the peripheral clock can be 1, 1/2, 1/4, or 1/6 times the output frequency of PLL Circuit 1, as long as it stays at or below the clock frequency of the CKIO pin. The division ratio is set in the frequency control register.
 6. Clock Frequency Control Circuit: The clock frequency control circuit controls the output clock frequency using the MD2 to MD0 pins and the frequency control register.
 7. Standby Control Circuit: The standby control circuit controls the state of the clock generator and other modules during clock switching and sleep/standby modes.
 8. Frequency Control Register: The frequency control register has control bits assigned to the following functions: clock output/non-output from the CKIO pin, on/off control of PLL circuit 1, PLL standby, the frequency multiplication ratio of PLL 1, and the frequency division ratio of the CPU clock and the peripheral clock.
 9. Standby Control Register: The standby control register has bits for controlling the standby modes. See section 22, Power-Down Modes, for more information.

	MD2	I	
Crystal I/O pins (clock input pins)	XTAL	O	Connects a crystal oscillator.
	EXTAL	I	Connects a crystal oscillator. Also used as an external clock.
Clock I/O pin	CKIO	I/O	Inputs or outputs an external clock.
Capacitor connection pins for PLL	CAP1	I	Connects capacitor for PLL circuit 1 operation (recommended value 470 pF).
	CAP2	I	Connects capacitor for PLL circuit 2 operation (recommended value 470 pF).

10.3 Clock Operating Modes

Table 10.2 shows the relationship between the mode control pin (MD2 to MD0) combination and the clock operating modes. Table 10.3 shows the usable frequency ranges in the clock operating modes and frequency ranges of the input clock (crystal oscillation). Operation cannot be guaranteed if settings other than those listed in table 10.3 are used.

2	0	1	0	Crystal oscillator	CKIO	On, multiplication ratio: 4	On	PLL1 output	PLL1
7	1	1	1	CKIO	—	Off	On	PLL1 output	PLL1
—	Other than the above			Reserved (setting disabled)					

Mode 0: An external clock is input from the EXTAL pin and undergoes waveform shaping and frequency multiplication by PLL circuit 2 before being supplied inside this LSI. The frequency ratio between EXTAL input clock and CKIO output clock is 1:1. An input clock frequency of 25 MHz to 66.67 MHz can be used, and the CKIO frequency range is 25 MHz to 66.67 MHz.

Mode 1: An external clock is input from the EXTAL pin and its frequency is multiplied by 4 by PLL circuit 2 before being supplied inside this LSI, allowing a low-frequency external clock to be used. The frequency ratio between EXTAL input clock and CKIO output clock is 1:4. An input clock frequency of 6.25 MHz to 16.67 MHz can be used, and the CKIO frequency range is 25 MHz to 66.67 MHz.

Mode 2: The on-chip crystal oscillator operates, with the oscillation frequency being multiplied by 4 by PLL circuit 2 before being supplied inside this LSI, allowing a low crystal frequency to be used. The frequency ratio between crystal oscillation and CKIO output clock is 1:4. An input oscillation frequency of 6.25 MHz to 16.67 MHz can be used, and the CKIO frequency range is 25 MHz to 66.67 MHz.

Mode 7: In this mode, the CKIO pin is an input, an external clock is input to this pin, undergoes waveform shaping, and also frequency multiplication according to the setting of PLL circuit 1 before being supplied to this LSI. In modes 0 to 2, the system clock is generated from the output of this LSI's CKIO pin. Consequently, if a large number of ICs are operating synchronously with the clock, the CKIO pin load will be large. This mode, however, assumes a complex, large-scale system. If a large number of ICs are operating on the clock cycle, a clock signal with a number of low-skew clock outputs can be provided, so that the ICs can operate synchronously by distributing the clocks to each one.

	H'0102	ON (× 1)	ON (× 1)	1:1:1/4	25 MHz to 66.67 MHz	25 MHz to 3
	H'0111	ON (× 2)	ON (× 1)	2:1:1	25 MHz to 33.34 MHz	25 MHz to 3
	H'0112	ON (× 2)	ON (× 1)	2:1:1/2	25 MHz to 66.67 MHz	25 MHz to 6
	H'0115	ON (× 2)	ON (× 1)	1:1:1	25 MHz to 33.34 MHz	25 MHz to 3
	H'0116	ON (× 2)	ON (× 1)	1:1:1/2	25 MHz to 66.67 MHz	25 MHz to 6
	H'0122	ON (× 4)	ON (× 1)	4:1:1	25 MHz to 33.34 MHz	25 MHz to 3
	H'0126	ON (× 4)	ON (× 1)	2:1:1	25 MHz to 33.34 MHz	25 MHz to 3
	H'012A	ON (× 4)	ON (× 1)	1:1:1	25 MHz to 33.34 MHz	25 MHz to 3
	H'A100	ON (× 3)	ON (× 1)	3:1:1	25 MHz to 33.34 MHz	25 MHz to 3
	H'A101	ON (× 3)	ON (× 1)	3:1:1/2	25 MHz to 44.44 MHz	25 MHz to 4
	H'E100	ON (× 3)	ON (× 1)	1:1:1	25 MHz to 33.34 MHz	25 MHz to 3
	H'E101	ON (× 3)	ON (× 1)	1:1:1/2	25 MHz to 44.44 MHz	25 MHz to 4
1, 2	H'0100	ON (× 1)	ON (× 4)	4:4:4	6.25 MHz to 8.34 MHz	25 MHz to 3
	H'0101	ON (× 1)	ON (× 4)	4:4:2	6.25 MHz to 16.67 MHz	25 MHz to 6
	H'0102	ON (× 1)	ON (× 4)	4:4:1	6.25 MHz to 16.67 MHz	25 MHz to 6
	H'0111	ON (× 2)	ON (× 4)	8:4:4	6.25 MHz to 8.34 MHz	25 MHz to 3
	H'0112	ON (× 2)	ON (× 4)	8:4:2	6.25 MHz to 16.67 MHz	25 MHz to 6
	H'0115	ON (× 2)	ON (× 4)	4:4:4	6.25 MHz to 8.34 MHz	25 MHz to 3
	H'0116	ON (× 2)	ON (× 4)	4:4:2	6.25 MHz to 16.67 MHz	25 MHz to 6
	H'0122	ON (× 4)	ON (× 4)	16:4:4	6.25 MHz to 8.34 MHz	25 MHz to 3
	H'0126	ON (× 4)	ON (× 4)	8:4:4	6.25 MHz to 8.34 MHz	25 MHz to 3
	H'012A	ON (× 4)	ON (× 4)	4:4:4	6.25 MHz to 8.34 MHz	25 MHz to 3
	H'A100	ON (× 3)	ON (× 4)	12:4:4	6.25 MHz to 8.34 MHz	25 MHz to 3
	H'A101	ON (× 3)	ON (× 4)	12:4:2	6.25 MHz to 11.11 MHz	25 MHz to 4
	H'E100	ON (× 3)	ON (× 4)	4:4:4	6.25 MHz to 8.34 MHz	25 MHz to 3
	H'E101	ON (× 3)	ON (× 4)	4:4:2	6.25 MHz to 11.11 MHz	25 MHz to 4

H'0116	ON (× 2)	OFF	1:1:1/2	25 MHz to 66.67 MHz	25 MHz to
H'0122	ON (× 4)	OFF	4:1:1	25 MHz to 33.34 MHz	25 MHz to
H'0126	ON (× 4)	OFF	2:1:1	25 MHz to 33.34 MHz	25 MHz to
H'012A	ON (× 4)	OFF	1:1:1	25 MHz to 33.34 MHz	25 MHz to
H'A100	ON (× 3)	OFF	3:1:1	25 MHz to 33.34 MHz	25 MHz to
H'A101	ON (× 3)	OFF	3:1:1/2	25 MHz to 44.44 MHz	25 MHz to
H'E100	ON (× 3)	OFF	1:1:1	25 MHz to 33.34 MHz	25 MHz to
H'E101	ON (× 3)	OFF	1:1:1/2	25 MHz to 44.44 MHz	25 MHz to

- Notes: 1. This LSI cannot operate in an FRQCR value other than that listed in table 1.
2. Taking input clock as 1
Max. frequency: $I\phi = 133.34$ MHz, $B\phi$ (CKIO) = 66.67 MHz, $P\phi = 33.34$ MHz

Cautions:

- The input to divider 1 is the output of the PLL circuit 1:
 - When PLL circuit 1 is on.
- The input of divider 2 is the output of the PLL circuit 1.
- The frequency of the CPU clock ($I\phi$):
 - The frequency of the CPU clock ($I\phi$) is the product of the frequency of the input clock, the frequency multiplication ratio of PLL circuit 1, and the division ratio of divider 1 when PLL circuit 1 is on.
 - Do not set the CPU clock frequency lower than the CKIO pin frequency.
- The frequency of the peripheral clock ($P\phi$):
 - The frequency of the peripheral clock ($P\phi$) is the product of the frequency of the input clock, the frequency multiplication ratio of PLL circuit 1, and the division ratio of divider 2.
 - The peripheral clock frequency should not be set higher than the frequency of the CKIO pin, or higher than 33 MHz.
- The output frequency of PLL circuit 1 is the product of the CKIO frequency and the frequency multiplication ratio of PLL circuit 1.

the addresses and access sizes.

- Frequency control register (FRQCR)

10.4.1 Frequency Control Register (FRQCR)

The frequency control register (FRQCR) is a 16-bit read/write register used to specify, frequency multiplication ratio of PLL circuit 1, and the frequency division ratio of the CPU and the peripheral clock. Only word access can be used on the FRQCR register.

The FRQCR register is initialized to H'0102 at a power-on reset by the $\overline{\text{RESETP}}$ pin and to the previous value at a manual reset or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
15	STC2	0	R/W	Frequency Multiplication Ratio
5	STC1	0	R/W	These bits specify the frequency multiplication ratio of PLL circuit 1.
4	STC0	0	R/W	
				000: $\times 1$
				001: $\times 2$
				100: $\times 3$
				010: $\times 4$
				Other than the above: Reserved (Setting prohibited)
				Note: Do not set the output frequency of PLL circuit 1 higher than 133 MHz.

010: × 1/4

Other than the above: Reserved (Setting

Note: Do not set the CPU clock frequency higher than the CKIO frequency.

13	PFC2	0	R/W	Peripheral Clock Frequency Division Ratio
1	PFC1	0	R/W	These bits specify the division ratio (Division Ratio) of the peripheral clock frequency with respect to the frequency of the output frequency of PLL. The frequency of the CKIO pin. 000: × 1 001: × 1/2 100: × 1/3 010: × 1/4 101: × 1/6 Other than the above: Reserved (Setting Note: Do not set the peripheral clock frequency higher than the frequency of the CKIO pin.
0	PFC0	0	R/W	
12 to 9, 7, 6	—	0	R	Reserved These bits are always read as 0. The write value should always be 0.
8	—	0	R	Reserved This bit is always read as 1. The write value should always be 1.

Note: Take enough care because the positions of the bits are not continuous.

A PLL settling time is required when the multiplication rate of PLL circuit 1 is changed. The chip WDT counts the settling time. Refer to section 11, Watchdog Timer (WDT), for more details.


1. In the initial state, the multiplication rate of PLL circuit 1 is 1.
2. Set a value that will become the specified oscillation settling time in the WDT and the PLL. The following must be set:
 - WTCSR register TME bit = 0: WDT stops
 - WTCSR register CKS2 to CKS0 bits: Division ratio of WDT count clock
 - WTCNT counter: Initial counter value
3. Set the desired value in the STC2, STC1 and STC0 bits. The division ratio can also be set in the IFC2 to IFC0 bits and PFC2 to PFC0 bits.
4. The processor pauses internally and the WDT starts incrementing. At this time, the internal and peripheral clocks (Pφ) both stop, and the clock is continuously output to the CLKOUT pin in clock modes 0 to 2.
5. Supply of the clock that has been set begins at WDT count overflow, and the processor resumes operating again. The WDT stops after it overflows.

10.5.2 Changing the Division Ratio

The WDT will not count unless the multiplication rate is changed simultaneously.

1. In the initial state, IFC2 to IFC0 = 000 and PFC2 to PFC0 = 010.
2. Set the IFC2, IFC1, IFC0, PFC2, PFC1, and PFC0 bits to the new division ratio. The values that can be set are limited by the clock mode and the multiplication rate of PLL circuit 1. If the wrong value is set, the processor will malfunction.
3. The clock is immediately supplied at the new division ratio.

signal lines



Note: The values for CL1, and CL2 should be determined after consultation with the crystal oscillator manufacturer.

Figure 10.2 Points for Attention when Using Crystal Oscillator

Decoupling Capacitors: As far as possible, insert a laminated ceramic capacitor of 0.1 μF or a passive capacitor for each V_{SS}/V_{CC} pair. Mount the passive capacitors as close as possible to the SH7706 power supply pins, and use components with a frequency characteristic suitable for the chip's operating frequency, as well as a suitable capacitance value.

Digital system V_{SS}/V_{CC} pairs: 11 to 13, 19 to 21, 25 to 27, 37 to 39, 49 to 51, 61 to 63, 75 to 77, 115 to 117, 137 to 139, 148 to 150, 156 to 158

On-chip oscillator V_{SS}/V_{CC} pairs: 1 to 4, 123 to 125, 126 to 128

When Using a PLL Oscillator Circuit: Keep the wiring from the PLL V_{CC} and V_{SS} pins to the power supply pins short, and make the pattern width large, to minimize the inductance component. Ground the oscillation stabilization capacitors C1 and C2 to V_{CC} and V_{SS} (PLL2), respectively. Place C1 and C2 close to the CAP1 and CAP2 pins and locate a wiring pattern in the vicinity. In clock mode 7, connect the EXTAL pin to V_{CC} and leave the XTAL pin open.




Figure 10.3 Points for Attention when Using PLL Oscillator Circuit

Notes on Wiring Power Supply Pins: To avoid crossing signal lines, wire $V_{CC-PLL1}$, and $V_{SS-PLL2}$ as three patterns from the power supply source on the board so that they independent of digital V_{CC} and V_{SS} .




Figure 11.1 Block Diagram of the WDT

11.1 Feature

The WDT has the following features:

- Can be used to ensure the clock setting time: Use the WDT to cancel software standby and the temporary standbys that occur when the clock frequency is changed.
- Can switch between watchdog timer mode and interval timer mode.
- Generates internal resets in watchdog timer mode: Internal resets occur after counting down to zero. Selection of power-on reset or manual reset.
- Generates interrupts in interval timer mode: Internal timer interrupts occur after counting down to zero or overflow.
- Selection of eight counter input clocks. Eight clocks ($\times 1$ to $\times 1/4096$) can be obtained by dividing the peripheral clock.

11.2.1 Watchdog Timer Counter (WTCNT)

The watchdog timer counter (WTCNT) is an 8-bit read/write register that increments on a selected clock. When an overflow occurs, it generates a reset in watchdog timer mode and an interrupt in interval time mode. The WTCNT is initialized to H'00 only by a power-on reset through the RESETP pin. Use a word access to write to the WTCNT, with H'5A in the upper byte. Use a byte access to read WTCNT.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	—	All 0	R/W	8-bit counter

Note: The watchdog timer counter (WTCNT) is more difficult to write to than other registers. Be careful to prevent from the erroneous writing to the register. Refer to section 11.2.3 Notes on Register Access.

11.2.2 Watchdog Timer Control/Status Register (WTCSR)

The watchdog timer control/status register (WTCSR) is an 8-bit read/write register containing bits to select the clock used for the count, bits to select the timer mode, and overflow flag. WTCSR is initialized to H'00 only by a power-on reset through the RESETP pin. When an overflow causes an internal reset, the WTCSR retains its value. When used to count the settling time for canceling a software standby, it retains its value after counter overflow. Use a word access to write to the WTCSR, with H'A5 in the upper byte. Use a byte access to read WTCSR.

6	WT/ $\overline{\text{IT}}$	0	R/W	<p>Timer Mode Select</p> <p>Selects whether to use the WDT as a watchdog timer or an interval timer.</p> <p>0: Use as interval timer</p> <p>1: Use as watchdog timer</p> <p>Note: If WT/$\overline{\text{IT}}$ is modified when the WDT is running, the up-count may not be performed.</p>
5	RSTS	0	R/W	<p>Reset Select</p> <p>Selects the type of reset when the WTCNT is in watchdog timer mode. In interval timer mode, this setting is ignored.</p> <p>0: Power-on reset</p> <p>1: Manual reset</p>
4	WOVF	0	R/W	<p>Watchdog Timer Overflow</p> <p>Indicates that the WTCNT has overflowed in watchdog timer mode. This bit is not set in interval timer mode.</p> <p>0: No overflow</p> <p>1: WTCNT has overflowed in watchdog timer mode.</p>
3	IOVF	0	R/W	<p>Interval Timer Overflow</p> <p>Indicates that the WTCNT has overflowed in interval timer mode. This bit is not set in watchdog timer mode.</p> <p>0: No overflow</p> <p>1: WTCNT has overflowed in interval timer mode.</p>

001: 1/4	68 μ s
010: 1/16	273 μ s
011: 1/32	546 μ s
100: 1/64	1.09 ms
101: 1/256	4.36 ms
110: 1/1024	17.48 ms
111: 1/4096	69.91 ms

Note: If bits CKS2 to CKS0 are modified while the WDT is running, the up-count may not be performed correctly. Ensure that the WDT is not modified only when the WDT is not running.

Note: The watchdog timer control/status register (WTCSR) is more difficult to write to than other registers to prevent from the erroneous writing to the register. Refer to 11.2.3, Notes on Register Access.

11.2.3 Notes on Register Access

The WTCNT and WTCSR are more difficult to write to than other registers. The procedures for writing to these registers are given below.

Writing to WTCNT and WTCSR: These registers must be written by a word transfer instruction. They cannot be written by a byte or longword transfer instruction. When writing to WTCNT, set the upper byte to H'5A and transfer the lower byte as the write data, as shown in figure 11.2. When writing to WTCSR, set the upper byte to H'A5 and transfer the lower byte as the write data. This transfer procedure writes the lower byte data to WTCNT or WTCSR.

11.3 Operation

11.3.1 Canceling Software Standbys

The WDT can be used to cancel software standby mode with an NMI or other interrupt procedure is described below. (The WDT does not run when resets are used for canceling the $\overline{\text{RESETP}}$ pin or $\overline{\text{RESETM}}$ pin low until the clock stabilizes.)

1. Before transitioning to software standby mode, always clear the TME bit in WTCSR. When the TME bit is 1, an erroneous reset or interval timer interrupt may be generated if the count overflows.
2. Set the type of count clock used in the CKS2 to CKS0 bits in WTCSR and the initial value of the counter in the WTCNT counter. These values should ensure that the time till count overflow is longer than the clock oscillation settling time.
3. Move to software standby mode by executing a SLEEP instruction to stop the clock.
4. The WDT starts counting by detecting the edge change of the NMI signal or detecting an interrupt.
5. When the WDT count overflows, the CPG starts supplying the clock and the processor resumes operation. The WOVF flag in WTCSR is not set when this happens.
6. Since the WDT continues counting from H'00, set the STBY bit in the STBCR register during the interrupt processing program and this will stop the WDT. When the STBY bit is set, the SH7706 again enters the standby mode when the WDT has counted up to H'80. Standby mode can be canceled by power-on resets.

- the counter in the WTCNT counter. These values should ensure that the time till counter overflow is longer than the clock oscillation settling time.
3. When the frequency control register (FRQCR) is written, the clock stops and the processor enters standby mode temporarily. The WDT starts counting.
 4. When the WDT count overflows, the CPG resumes supplying the clock and the processor resumes operation. The WOVF flag in WTCSR is not set when this happens.
 5. The counter stops at the values H'00 to H'01. The stop value depends on the clock rate.
 6. Confirm that the value of WTCNT is H'00 before writing WTCNT, when WTCNT is H'00 after the frequency change.

11.3.3 Using Watchdog Timer Mode

1. Set the $\overline{WT/IT}$ bit in the WTCSR register to 1, set the reset type in the RSTS bit, set the count clock in the CKS2 to CKS0 bits, and set the initial value of the counter in the WTCNT counter.
2. Set the TME bit in WTCSR to 1 to start the count in watchdog timer mode.
3. While operating in watchdog timer mode, rewrite the counter periodically to H'00 to prevent the counter from overflowing.
4. When the counter overflows, the WDT sets the WOVF flag in WTCSR to 1 and generates a reset of the type specified by the RSTS bit. The counter then resumes counting.

When a reset occurs, and a high level is output from the STATUS0 and STATUS1 pins, the signal output period is about one cycle of the count clock for power-on reset, and about two cycles of the peripheral clock for manual reset.


5. When the counter overflows, the WDT sets the IOVF flag in WTCR to 1 and an timer interrupt request is sent to INTC. The counter then resumes counting.

The TMU has the following features:

- Each channel is provided with an auto-reload 32-bit down counter
- Channel 2 is provided with an input capture function
- All channels are provided with 32-bit constant registers and 32-bit down counters read or written to at any time
- All channels generate interrupt requests when the 32-bit down counter underflows (H'00000000 → H'FFFFFFF)
- Allows selection between 6 counter input clocks: External clock (TCLK), on-chip clock (16 kHz), P ϕ /4, P ϕ /16, P ϕ /64, P ϕ /256. (P ϕ is the internal clock for peripheral)

Note: See section 10, Clock Pulse Generator (CPG), for more information.

- All channels can operate when this LSI is in software standby mode: When the RT clock is being used as the counter input clock, this LSI is still able to count in software standby mode.
- Synchronized read: TCNT is a sequentially changing 32-bit register. Since the peripheral module used has an internal bus width of 16 bits, a time lag can occur between the the upper 16 bits and lower 16 bits are read. To correct the discrepancy in the counter value caused by this time lag, a synchronization circuit is built into the TCNT so that the 32-bit data in the TCNT can be read at once.
- The maximum operating frequency of the 32-bit counter is 2 MHz on all channels: SH7706 so that the clock input to the timer counters of each channel (obtained by external clock and internal clock with the prescaler) does not exceed the maximum operating frequency.



Legend:

TOCR: Timer output control register

TSTR: Timer start register

TCR_n: Timer control register

TCNT_n: 32-bit timer counter

TCOR_n: 32-bit timer constant register

TCPR_2: 32-bit input capture register

Note: n: 0, 1, 2

Figure 12.1 TMU Block Diagram

12.3 Register Description

The TMU has the following registers. Refer to section 23, List of Registers, for more addresses and access sizes.

- Timer output control register (TOCR)
- Timer start register (TSTR)
- Timer constant register 0 (TCOR_0)
- Timer counter 0 (TCNT_0)
- Timer control register 0 (TCR_0)
- Timer constant register 1 (TCOR_1)
- Timer counter 1 (TCNT_1)
- Timer control register 1 (TCR_1)
- Timer constant register 2 (TCOR_2)
- Timer counter 2 (TCNT_2)
- Timer control register 2 (TCR_2)
- Input capture register 2 (TCPR_2)

7	TO1	—	—	—	Reserved
These bits are always read as 0. The write should always be 0.					
0	TCOE	0	—	R/W	<p>Timer Clock Pin Control</p> <p>Selects use of the timer clock pin (TCLK) as an external clock output pin or input pin for input capture control for the on-chip timer, or as an output pin for the on-chip RTC output clock. As the TCLK pin is multiplexed as the PTE6 pin, when the TCLK pin is used, bits PE6MD1 and PH7MD0 in the PE6 register should be set to 00 (Other functions are not available).</p> <p>0: Timer clock pin (TCLK) used as external clock output pin or input capture control input pin for the on-chip timer</p> <p>1: Timer clock pin (TCLK) used as output pin for the on-chip RTC output clock</p>

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	—	All 0	R	Reserved These bits are always read 0. The write value always be 0.
2	STR2	0	R/W	Counter Start 2 Selects whether to run or halt timer counter 2. 0: Halt TCNT_2 count 1: Start TCNT_2 counting
1	STR1	0	R/W	Counter Start 1 Selects whether to run or halt timer counter 1. 0: Halt TCNT_1 count 1: Start TCNT_1 counting
0	STR0	0	R/W	Counter Start 0 Selects whether to run or halt timer counter 0. 0: Halt TCNT_0 count 1: Start TCNT_0 counting

of interrupts during input capture. The TCR_0 to TCR_2 are initialized to H'0000 by a reset and manual reset. They are not initialized in standby mode.

In cases of Channel 0 and 1:

Bit	Bit Name	Initial Value	R/W	Description
15 to 9	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.
8	UNF	0	R/W	Underflow Flag Status flag that indicates occurrence of a T and TCNT_1 underflow. 0: TCNT has not underflowed. [Clearing condition] When 0 is written to UNF 1: TCNT has underflowed. [Setting condition] When TCNT_0 and TCNT_1 underflows Note: * Contents do not change when 1 is written to UNF.
7, 6	—	All 0	R	Reserved These bits are always read as 0. The write should always be 0.
5	UNIE	0	R/W	Underflow Interrupt Control Controls enabling of interrupt generation with status flag (UNF) indicating TCNT_0 and TCNT_1 underflow has been set to 1. 0: Interrupt due to UNF (TUNI) is not enabled. 1: Interrupt due to UNF (TUNI) is enabled.

falling edge

Note: X: Don't care

2	TPSC2	0	R/W	Timer Prescalers 2 to 0
1	TPSC1	0	R/W	These bits select the TCNT_0 and TCNT_1 clock.
0	TPSC0	0	R/W	000: Internal clock: count on P ϕ /4 001: Internal clock: count on P ϕ /16 010: Internal clock: count on P ϕ /64 011: Internal clock: count on P ϕ /256 100: Internal clock: count on clock output of RTC (RTCCLK) 101: External clock: count on TCLK pin input 110: Reserved (Setting prohibited) 111: Reserved (Setting prohibited)

In case of Channel 2:

Bit	Bit Name	Initial Value	R/W	Description
15 to 10	—	All 0	R	Reserved These bits are always read as 0. The write always be 0.

requested via the TCLK pin.
Note: * Contents do not change when 1 is written to UNF.
ICPF.

8	UNF	0	R/W	Underflow Flag
---	-----	---	-----	----------------

Status flag that indicates occurrence of a TCNT underflow.

0: TCNT has not underflowed.
Clearing condition: When 0 is written to UNF.

1: TCNT has underflowed.
Setting condition: When TCNT_2 underflows.

Note: * Contents do not change when 1 is written to UNF.

7	ICPE1	0	R/W	Input Capture Control
6	ICPE0	0	R/W	A function of channel 2 only: determines whether the input capture function can be used, and whether or not to enable interrupts.

When using this input capture function it is necessary to set the TCLK pin to input mode with the TCCR0A register. Additionally, use the CKEG bit in the TOCR register. Additionally, use the CKEG bit in the TOCR register to designate use of either the rising or falling edge of the TCLK pin to set the value of TCNT_2 in the TCNT0 register.

00: Input capture function is not used.
01: Reserved (Setting prohibited)
10: Input capture function is used. Interrupts (TICPI2) are not enabled.
11: Input capture function is used. Interrupts (TICPI2) are enabled.

3	CKEG0	0	R/W	These bits select the external clock edge when an external clock is selected, or when the input capture function is used. 00: Count/capture register set on rising edge 01: Count/capture register set on falling edge 1X: Count/capture register set on both rising and falling edge Note: X: Don't care.
2	TPSC2	0	R/W	Timer Prescalers
1	TPSC1	0	R/W	These bits select the TCNT_2 count clock.
0	TPSC0	0	R/W	000: Internal clock: count on P ϕ /4 001: Internal clock: count on P ϕ /16 010: Internal clock: count on P ϕ /64 011: Internal clock: count on P ϕ /256 100: Internal clock: count on clock output of RTC (RTCCLK) 101: External clock: count on TCLK pin input 110: Reserved (Setting prohibited) 111: Reserved (Setting prohibited)

12.3.4 Timer Constant Registers 0 to 2 (TCOR_0 to TCOR_2)

TCOR_0 to TCOR_2 are specified the setting value for TCNT_0 to TCNT_2 when TCNT_0 to TCNT_2 are underflowed. TMU has 3 timer constant registers, one for each channel.

TCOR_0 to TCOR_2 is a 32-bit read/write register. TCOR is initialized to H'FFFFFFF at power-on reset or manual reset; it is not initialized in standby mode, and retains its content.

Because the internal bus for this LSI on-chip supporting modules is 16 bits wide, a time lag occurs between the time when the upper 16 bits and lower 16 bits are read. Since TCNT is read sequentially, this time lag can create discrepancies between the data in the upper and lower 16 bits. To correct the discrepancy, a buffer register is connected to TCNT so that upper and lower 16 bits are not read separately. The entire 32-bit data in TCNT can thus be read at once.

TCNT is initialized to H'FFFFFFFF by a power-on reset or manual reset; it is not initialized in standby mode, and retains its contents.

12.3.6 Input Capture Register 2 (TCPR_2)

The input capture register (TCPR_2) is a read-only 32-bit register built only into timer channel 2. The value of TCPR_2 setting conditions due to the TCLK pin is affected by the input capture function (ICPE1/ICPE2 and CKEG1/CKEG0) in TCR2. When a TCPR_2 setting indication due to the TCLK pin occurs, the value of TCNT_2 is copied into TCPR_2.

TCNT_2 is not initialized by a power-on reset or manual reset, or in standby mode.

12.4 Operation

Each of three channels has a 32-bit timer counter (TCNT_0 to TCNT_2) and a 32-bit timer constant register (TCOR_0 to TCOR_2). The TCNT counts down. The auto-reload function enables synchronized counting and counting by external events. Channel 2 has an input capture function.

The count operation is shown in figure 12.2.




Figure 12.2 Setting the Count Operation




Figure 12.3 Auto-Reload Count Operation

TCNT count timing

1. Internal Clock Operation: Set the TPSC2 to TPSC0 bits in TCR to select whether peripheral module clock $P\phi$ or one of the four internal clocks created by dividing it is used ($P\phi/4$, $P\phi/16$, $P\phi/64$, $P\phi/256$). Figure 12.4 shows the timing.




Figure 12.4 Count Timing when Internal Clock Is Operating




Figure 12.5 Count Timing when External Clock Is Operating (Both Edges D

3. On-Chip RTC Clock Operation: Set the TPSC2 to TPSC0 bits in TCR to select the RTC clock as the timer clock. Figure 12.6 shows the timing.




Figure 12.6 Count Timing when On-Chip RTC Clock Is Operating

value into the input capture register (TCPR_2) with the CKEG1 and CKEG0 bits in TC

The input capture function cannot be used in standby mode.




Figure 12.7 Operation Timing when Using the Input Capture Function (Using TCLK Rising Edge)




Figure 12.8 UNF Set Timing

12.5.2 Status Flag Clear Timing

The status flag can be cleared by writing 0 from the CPU. Figure 12.9 shows the timing.




Figure 12.9 Status Flag Clear Timing

sources.

Table 12.2 TMU Interrupt Sources

Channel	Interrupt Source	Description	Priority
0	TUNI0	Underflow interrupt 0	High
1	TUNI1	Underflow interrupt 1	↑ ↓
2	TUNI2	Underflow interrupt 2	
	TICPI2	Input capture interrupt 2	Low

12.6 Usage Note

12.6.1 Writing to Registers

Synchronization processing is not performed for timer counting during register writes. When writing to registers, always clear the appropriate start bits for the channel (STR2 to STR0) in the timer start register (TSTR) to halt timer counting.

12.6.2 Reading Registers

Synchronization processing is performed for timer counting during register reads. When counting and register read processing are performed simultaneously, the register value of TCNT counting down (with synchronization processing) is read.

The RTC has the following features:

- Clock and calendar functions (BCD display): seconds, minutes, hours, date, day of month, and year
- 1-Hz to 64-Hz timer (binary display)
- Start/stop function
- 30-second adjust function
- Alarm interrupt: frame comparison of seconds, minutes, hours, date, day of the week, and month can be used as conditions for the alarm interrupt
- Cyclic interrupts: the interrupt cycle may be 1/256 second, 1/64 second, 1/16 second, 1/8 second, 1/2 second, 1 second, or 2 seconds
- Carry interrupt: a carry interrupt indicates when a carry occurs during a counter reset
- Automatic leap year correction




Figure 13.1 RTC Block Diagram

Clock input/clock output	TCLK	I/O	External clock input pin/realtime control input pin/realtime control output pin (shared by TMU)
Dedicated power-supply pin for RTC	V _{CC} -RTC	—	Dedicated power-supply pin for RTC
Dedicated GND pin for RTC	V _{SS} -RTC	—	Dedicated GND pin for RTC

- Notes:
1. Except for in hardware standby mode, even if only the RTC is used (software standby mode), power must be supplied to all power supply pins, including these RTC power supply pins. In hardware standby mode, it is possible to stop supplying power to all power supply pins except for the RTC power supply pins.
 2. Pull-up (V_{CC}) EXTAL2, and open (NC) XTAL2 when the RTC is not used.

13.3 Register Description

RTC has the registers listed below. Refer to section 23, List of Registers, for more details on register address and access size.

- 64-Hz counter (R64CNT)
- Second counter (RSECCNT)
- Minute counter (RMINCNT)
- Hour counter (RHRCNT)
- Day of week counter (RWKCNT)
- Date counter (RDAYCNT)
- Month counter (RMONCNT)
- Year counter (RYRCNT)
- Second alarm register (RSECAR)
- Minute alarm register (RMINAR)
- Hour alarm register (RHRAR)
- Day of week alarm register (RWKAR)
- Date alarm register (RDAYAR)

R64CNT is reset to H'00 by setting the RESET bit in RCR2 or the ADJ bit in RCR2 to 1.

R64CNT is not initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description																
7	—	0	R	Always read as 0.																
6 to 0	—	—	R	64Hz counter Each bit (bits 6 to 0) indicates the state of the RTC divider circuit between 64 and 1 Hz. <table border="1"><thead><tr><th>Bit</th><th>Frequency</th></tr></thead><tbody><tr><td>6:</td><td>1Hz</td></tr><tr><td>5:</td><td>2Hz</td></tr><tr><td>4:</td><td>4Hz</td></tr><tr><td>3:</td><td>8Hz</td></tr><tr><td>2:</td><td>16Hz</td></tr><tr><td>1:</td><td>32Hz</td></tr><tr><td>0:</td><td>64Hz</td></tr></tbody></table>	Bit	Frequency	6:	1Hz	5:	2Hz	4:	4Hz	3:	8Hz	2:	16Hz	1:	32Hz	0:	64Hz
Bit	Frequency																			
6:	1Hz																			
5:	2Hz																			
4:	4Hz																			
3:	8Hz																			
2:	16Hz																			
1:	32Hz																			
0:	64Hz																			

RSECCNT is not initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	R	Always read as 0.
6 to 4	—	—	R/W	Counter for 10-unit of second in the BCD-coded second section of the RTC. The range can be set from 0 to 5 (decimal).
3 to 0	—	—	R/W	Counter for 1-unit of second in the BCD-coded second section of the RTC. The range can be set from 0 to 9 (decimal).

13.3.3 Minute Counter (RMINCNT)

The minute counter (RMINCNT) is an 8-bit read/write register used for setting/counting the BCD-coded minute section of the RTC. The count operation is performed by a carry from the minute of the second counter.

The range of minute can be set is 00 to 59 (decimal). Errant operation will result if any bit 6 to 0 is set. Carry out write processing after halting the count operation with the START bit.

RMINCNT is not initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	R	Always read as 0.
6 to 4	—	—	R/W	Counter for 10-unit of minute in the BCD-coded minute section of the RTC. The range can be set from 0 to 5 (decimal).
3 to 0	—	—	R/W	Counter for 1-unit of minute in the BCD-coded minute section of the RTC. The range can be set from 0 to 9 (decimal).



RHRCNT is not initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	All 0	R	Always read as 0.
5, 4	—	—	R/W	Counter for 10-unit of hour in the BCD-c The range can be set from 0 to 2 (decim
3 to 0	—	—	R/W	Counter for 1-unit of hour in the BCD-c The range can be set from 0 to 9 (decim

13.3.5 Day of the Week Counter (RWKCNT)

The day of the week counter (RWKCNT) is an 8-bit read/write register used for setting in the BCD-coded day of week section of the RTC. The count operation is performed b for each day of the date counter.

The range for day of the week can be set is 0 to 6 (decimal). Errant operation will resul other value is set. Carry out write processing after halting the count operation with the in RCR2.

RWKCNT is not initialized by a power-on reset or manual reset, or in standby mode.

2:	Tuesday
3:	Wednesday
4:	Thursday
5:	Friday
6:	Saturday

13.3.6 Date Counter (RDAYCNT)

The date counter (RDAYCNT) is an 8-bit read/write register used for setting/counting the coded date section of the RTC. The count operation is performed by a carry for each of the hour counter.

The range of date can be set is 01 to 31 (decimal). Errant operation will result if any of the bits are set. Carry out write processing after halting the count operation with the START bit in the RTC.

RDAYCNT is not initialized by a power-on reset or manual reset, or in standby mode.

The RDAYCNT range that can be set changes with each month and in leap years. Please refer to the manual for the correct setting.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	All 0	R	Always read as 0.
5, 4	—	—	R/W	Counter for 10-unit of date in the BCD-BCD mode. The range can be set from 0 to 3 (decimal).
3 to 0	—	—	R/W	Counter for 1-unit of date in the BCD-BCD mode. The range can be set from 0 to 9 (decimal).

RMONCNT is not initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	—	All 0	R	Always read as 0.
4	—	—	R/W	Counter for 10-unit of month in the BCD-c The range can be set from 0 to 1 (decim
3 to 0	—	—	R/W	Counter for 1-unit of month in the BCD-c The range can be set from 0 to 9 (decim

13.3.8 Year Counter (RYRCNT)

The year counter (RYRCNT) is an 8-bit read/write register used for setting/counting in the encoded year section of the RTC. The least significant 2 digits of the western calendar year are displayed. The count operation is performed by a carry for each year of the month counter.

The range for year can be set is 00 to 99 (decimal). Errant operation will result if any of the bits is set. Carry out write processing after halting the count operation with the START bit using a carry flag.

RYRCNT is not initialized by a power-on reset or manual reset, or in standby mode.

Leap years are recognized by dividing the year counter value by 4 and obtaining a fractional part of 0.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	—	R/W	Counter for 10-unit of year in the BCD-c The range can be set from 0 to 9 (decim
3 to 0	—	—	R/W	Counter for 1-unit of year in the BCD-c The range can be set from 0 to 9 (decim

The range of second can be set is 00 to 59 (decimal). Errant operation will result if any bit is set.

The ENB bit in RSECAR is initialized to 0 by a power-on reset. The remaining RSECAR bits are not initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	R/W	Second Alarm Enable 0: No compared 1: Compared
6 to 4	—	—	R/W	Setting value for 10-unit of second alarm BCD-code. The range can be set from 0 to 5 (decimal).
3 to 0	—	—	R/W	Setting value for 1-unit of second alarm BCD-code. The range can be set from 0 to 9 (decimal).

13.3.10 Minute Alarm Register (RMINAR)

The minute alarm register (RMINAR) is an 8-bit read/write register, and an alarm register corresponding to the BCD-coded minute section counter RMINCNT of the RTC. When the ENB bit is set to 1, a comparison with the RMINCNT value is performed. From among the RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR registers, the counter alarm register comparison is performed only on those with ENB bits set to 1, and if each of them coincide, an RTC alarm interrupt is generated.

The range of minute can be set is 00 to 59 (decimal). Errant operation will result if any bit is set.

The ENB bit in RMINAR is initialized by a power-on reset. The remaining RMINAR bits are not initialized by a power-on reset or manual reset, or in standby mode.

13.3.11 Hour Alarm Register (RHRAR)

The hour alarm register (RHRAR) is an 8-bit read/write register, and an alarm register corresponding to the BCD-coded hour section counter RHRCNT of the RTC. When the ENB bit is set to 1, a comparison with the RHRCNT value is performed. From among the RSECAR/RMINAR/RHRAR/RWKAR/RDAYAR/RMONAR registers, the counter and register comparison is performed only on those with ENB bits set to 1, and if each of them coincide, an RTC alarm interrupt is generated.

The range of hour can be set is 00 to 23 (decimal). Errant operation will result if any of the bits are not set.

The ENB bit in RHRAR is initialized by a power-on reset. The remaining RHRAR field is initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	ENB	0	R/W	Hour Alarm Enable 0: No compared 1: Compared
6	—	0	R	Always read as 0.
5, 4	—	—	R/W	Setting value for 10-unit of hour alarm in BCD-code. The range can be set from 0 to 2 (decimal).
3 to 0	—	—	R/W	Setting value for 1-unit of hour alarm in BCD-code. The range can be set from 0 to 9 (decimal).

The range of day of the week can be set 0 to 6 (decimal). Errant operation will result if value is set.

The ENB bit in RWKAR is initialized by a power-on reset. The remaining RWKAR fields are initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	ENB	0	R/W	Day of the week Alarm Enable 0: No compared 1: Compared
6 to 3	—	All 0	R	Always read as 0.
2 to 0	—	—	R/W	Setting value for day of the week alarm BCD-code. The range can be set from 0 to 6 (decimal). Code Day of the Week 0: Sunday 1: Monday 2: Tuesday 3: Wednesday 4: Thursday 5: Friday 6: Saturday

The range of date can be set 01 to 31 (decimal). Errant operation will result if any other value is set. The RDAYCNT range that can be set changes with some months and in leap years. Confirm the correct setting.

The ENB bit in RDAYAR is initialized by a power-on reset. The remaining RDAYAR bits are not initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	ENB	0	R/W	Date Alarm Enable 0: No compared 1: Compared
6	—	0	R	Always read as 0.
5, 4	—	—	R/W	Setting value for 10-unit of date alarm in BCD-code. The range can be set from 0 to 3 (decimal).
3 to 0	—	—	R/W	Setting value for 1-unit of date alarm in BCD-code. The range can be set from 0 to 9 (decimal).

The range of month can be set 01 to 12 (decimal). Errant operation will result if any of the bits are not set.

The ENB bit in RMONAR is initialized by a power-on reset. The remaining RMONAR bits are not initialized by a power-on reset or manual reset, or in standby mode.

Bit	Bit Name	Initial Value	R/W	Description
7	ENB	0	R/W	Month Alarm Enable 0: No compared 1: Compared
6, 5	—	All 0	R	Always read as 0.
4	—	—	R/W	Setting value for 10-unit of month alarm BCD-code. The range can be set from 0 to 1 (decimal).
3 to 0	—	—	R/W	Setting value for 1-unit of month alarm BCD-code. The range can be set from 0 to 9 (decimal).

mode.

Bit	Bit Name	Initial Value	R/W	Description
7	CF	—	R/W	<p>Carry Flag</p> <p>Status flag that indicates that a carry has occurred. The flag is set to 1 when a count-up to R64CNT or RSECNT occurs. A count register value read at this time is not guaranteed; another read is required.</p> <p>0: No count up of R64CNT or RSECNT. [Clearing condition] When 0 is written to CF</p> <p>1: Count up of R64CNT or RSECNT. [Setting condition] When 1 is written to CF</p>
6, 5	—	All 0	R	<p>Reserved</p> <p>These bits are always read as 0. The write value should always be 0.</p>
4	CIE	0	R/W	<p>Carry Interrupt Enable Flag</p> <p>When the carry flag (CF) is set to 1, the CIE flag generates an interrupt.</p> <p>0: A carry interrupt is not generated when the CF is set to 1</p> <p>1: A carry interrupt is generated when the CF is set to 1</p>

2, 1	—	All 0	R	Reserved
These bits are always read as 0. The write should always be 0.				
0	AF	0	R/W	Alarm Flag
<p>The AF flag is set to 1 when the alarm time alarm register (only registers with ENB bit set) matches the clock and calendar time. This flag is cleared to 0 when 0 is written, but holds the value when 1 is to be written.</p> <p>0: Clock/calendar and alarm register have not matched since last reset to 0. [Clearing condition] When 0 is written to AF</p> <p>1: [Setting condition] Clock/calendar and alarm register have matched (only registers that ENB bit is 1)</p>				

7	PEF	0	R/W	Periodic interrupt flag Indicates interrupt generation with the period designated by the PES bits. When set to 1, generates periodic interrupts. 0: Interrupts not generated with the period designated by the PES bits. [Clearing condition] When 0 is written to PEF 1: Interrupts generated with the period designated by the PES bits. [Setting condition] When 1 is written to PEF
6	PES2	0	R/W	Periodic Interrupt Flags
5	PES1	0	R/W	These bits specify the periodic interrupt.
4	PES0	0	R/W	000: No periodic interrupts generated 001: Periodic interrupt generated every 1/2 second 010: Periodic interrupt generated every 1/4 second 011: Periodic interrupt generated every 1/8 second 100: Periodic interrupt generated every 1/16 second 101: Periodic interrupt generated every 1/32 second 110: Periodic interrupt generated every 1/64 second 111: Periodic interrupt generated every 1/128 second
3	RTCEN	1	R/W	Controls the operation of the crystal oscillator for the RTC. 0: Halts the crystal oscillator for the RTC. 1: Runs the crystal oscillator for the RTC.

1	RESET	0	R/W	Reset
				When 1 is written, initializes the divider and prescaler and R64CNT). This bit always
				0: Runs normally.
				1: Divider circuit is reset.
0	START	1	R/W	Start Bit
				Halts and restarts the counter (clock).
				0: Second/minute/hour/day/week/month/ halts.
				1: Second/minute/hour/day/week/month/ runs normally.
				Note: The R64CNT always runs unless with the RTCEN bit.

Figures 13.2(a) and 13.2(b) show how to set the time after stopping the clock. This procedure can be used to set the entire calendar and clock function. It can be programmed easily.

Usage Notes

1. Initialization Timing for 64 Hz Counter (R64CNT)

If it is necessary, after initializing the counter by means of the RESET bit in the RTCR register, to confirm that the change has taken effect by reading the R64CNT value, wait 107 μ s after setting the RESET bit to 1 before reading the R64CNT counter. Note that the divider circuit (RTC prescaler) is also initialized when the RESET bit is set to 1.

2. Incrementing RSECCNT by Initializing R64CNT

Either method (a) or method (b) below may be used.

(a) After setting the RESET bit to 1 and confirming that R64CNT has been initialized, set the START bit to 1. This process is shown in figure 13.2(a).

(b) Set the START bit to 1 and the RESET bit to 1 at the same time. This process is shown in figure 13.2(b). Note that the processing indicated by the asterisk (*) in figure 13.2(b) can be omitted if nothing is written to the RCR2 register during an interval of approximately 107 μ s after the START bit is set to 1.




Figure 13.2(a) Setting the Time




Figure 13.2(b) Setting the Time




Figure 13.3 Reading the Time

When the clock and alarm times match, 1 is set in the AF bit (bit 0) in RCR1. Alarm can be checked by reading this bit, but normally it is done by interrupt. If 1 is placed in the bit 3) in RCR1, an interrupt is generated when an alarm occurs.





Figure 13.4 Using the Alarm Function



- Notes:
1. Select either the C_{in} or C_{out} side for frequency adjustment variable capacitor according to requirements such as frequency range, degree of stability, etc.
 2. Built-in resistance value R_f (Typ value) = 10 M Ω , R_D (Typ value) = 400 k Ω
 3. C_{in} and C_{out} values include floating capacitance due to the wiring. Take care when using a ground.
 4. The crystal oscillation settling time depends on the mounted circuit constants, floating capacitance, and should be decided after consultation with the crystal resonator manufacturer.
 5. Place the crystal resonator and load capacitors C_{in} and C_{out} as close as possible to the chip.
(Correct oscillation may not be possible if there is externally induced noise in the EXTAL2 and XTAL2 pins.)
 6. Ensure that the crystal resonator connection pin (EXTAL2, XTAL2) wiring is routed as far away as possible from other power lines (except GND) and signal lines.

Figure 13.5 Example of Crystal Oscillator Circuit Connection

The RTC count must be halted before writing to any of the above registers.

13.5.2 Use of Realtime Clock (RTC) Periodic Interrupts

The method of using the periodic interrupt function is shown in figure 13.6.

A periodic interrupt can be generated periodically at the interval set by the periodic interrupt enable flag (PES0 to PES2) in RCR2. When the time set by the PES0 to PES2 has elapsed, PEF is set to 1.

The PEF is cleared to 0 upon periodic interrupt generation when the periodic interrupt enable flag (PES0 to PES2) is set. Periodic interrupt generation can be confirmed by reading this flag. Normally the interrupt function is used.




Figure 13.6 Using Periodic Interrupt Function

Note that 30-second adjustment is actually performed for the second counter at the time bit is set to 1, so this delay does not affect the RTC operation itself.

14.1 Feature

The SCI has the following features.

- Selectable from asynchronous or clock synchronous as the serial communications

Asynchronous mode:

- Serial data communications are synched by start-stop in character units. The SCI can communicate with a universal asynchronous receiver/transmitter (UART), an ACIA, or any other communications chip that implements a standard asynchronous serial system. It can also communicate with two or more processors using the multiprocessor communication function. There are 12 selectable data communication formats.
- Data length: Seven or eight bits
- Stop bit length: One or two bits
- Parity: Even, odd, or none
- Multiprocessor bit: 1 or 0
- Receive error detection: Parity, overrun, and framing errors
- Break detection: By reading the RxD0 pin level directly from the port Serial communication port data register (SCPDR) when a framing error occurs

Clock synchronous mode:

- Serial data communication is synchronized with a clock signal. The SCI can communicate with other chips having a clock synchronous communication function. One serial communication format is available.
- Data length: Eight bits
- Receive error detection: Overrun errors

- Full duplex communication

The transmitting and receiving sections are independent, so the SCI can transmit and receive data simultaneously. Both sections use double buffering, so continuous data transfer is possible in both the transmit and receive directions.

When the SCI is not in use, it can be stopped by halting the clock supply for the same. Figure 14.1 shows a SCI block diagram.





Figure 14.1 SCI Block Diagram



Legend:
PDRW: SCPDR write
PRR: SCPDR read
PCRW: SCPCR write

Note: * When reading the SCK0 pin, clear the C/A bit in SCSMR and the CKE1 and CKE0 bits in SSCR to 0, and set the SCP1MD1 bit in SCPCR to 1.

Figure 14.2 SCPT[1]/SCK0 Pin




Figure 14.3 SCPT[0]/TxD0 Pin




Figure 14.4 SCPT[0]/RxD0 Pin

Note: They are made to function as serial pins by performing SCI operation settings with the CKRE, CKEI, and CKEO bits in SCSCR and the C/ \bar{A} bit in SCSMR. Break state transition and detection can be performed by means of the SCI's SCPDR.

14.3 Register Description

The SCI has the registers listed below. These registers select the communication mode (asynchronous or clock synchronous), specify the data format and bit rate, and control the transmitter and receiver sections.

SCI has the registers listed below. Refer to section 23, List of Registers, for more details on register addresses and access sizes.

- Serial mode register (SCSMR)
- Bit rate register (SCBRR)
- Serial control register (SCSCR)
- Transmit data register (SCTDR)
- Serial status register (SCSSR)
- Receive data register (SCRDR)
- SC port control register (SCPCR)
- SC port data register (SCPDR)

The receive data register (SCRDR) is an 8-bit register that stores serial receive data. The SCI completes the reception of one byte of serial data by moving the received data from the SCSR into the SCRDR for storage. The SCSR is then ready to receive the next data. This double-buffering allows the SCI to receive data continuously.

The CPU can read but not write the SCRDR. The SCRDR is initialized to H'00 by a reset, module standby or module standby modes.

14.3.3 Transmit Shift Register (SCTSR)

The transmit shift register (SCTSR) transmits serial data. The SCI loads transmit data from the SCTDR into the SCTSR, then transmits the data serially to the TxD0 pin, LSB (bit 0) first. When transmitting one-byte data, the SCI automatically loads the next transmit data from the SCTDR into the SCTSR and starts transmitting again. If the TDRE bit of the SCSSR is 1, however, the SCI does not load the SCTDR contents into the SCTSR. The CPU cannot read or write the SCTSR directly.

14.3.4 Transmit Data Register (SCTDR)

The transmit data register (SCTDR) is an eight-bit register that stores data for serial transmission. When the SCI detects that the SCTSR is empty, it moves transmit data written in the SCTDR into the SCTSR and starts serial transmission. Continuous serial transmission is possible by writing next transmit data in the SCTDR during serial transmission from the SCTSR.

The CPU can always read and write the SCTDR. The SCTDR is initialized to H'FF by a reset, module standby and module standby modes.

Selects whether the SCI operates in the asynchronous or clock synchronous mode.

0: Asynchronous mode

1: Clock synchronous mode

6	CHR	0	R/W	Character Length
---	-----	---	-----	------------------

Selects seven-bit or eight-bit data length in asynchronous mode. In the clock synchronous mode, the data length is always eight bits regardless of the CHR setting.

0: Eight-bit data
1: Seven-bit data

Note: When seven-bit data is selected, the MSB (bit 7) in the SCTDR is not transmitted.

5	PE	0	R/W	Parity Enable
---	----	---	-----	---------------

Selects whether to add a parity bit to the transmit data or to check the parity of receive data in asynchronous mode. In the clock synchronous mode, a parity bit is neither added nor checked regardless of the PE setting.

0: Parity bit not added and not checked
1: Parity bit added and checked

Note: When PE is set to 1, an even parity bit is added to transmit data, or the parity is checked on the parity mode (O/E) setting. Receive parity is checked according to the even/odd (O/E) mode setting.

0: Even parity

Note: If even parity is selected, the parity bit is added to transmit data to make an even number of 1s in the transmitted character and the parity bit is checked to see if it has the same number of 1s in the received character as the parity bit combined.

1: Odd parity

Note: If odd parity is selected, the parity bit is added to transmit data to make an odd number of 1s in the transmitted character and the parity bit is checked to see if it has the same number of 1s in the received character as the parity bit combined.

3	STOP	0	R/W	Stop Bit Length
---	------	---	-----	-----------------

Selects one or two bits as the stop bit length in asynchronous mode. This setting is used only in the asynchronous mode. It is ignored in synchronous mode because no stop bits are added.

0: One stop bit

Note: In transmitting, a single bit of 1 is added at the end of each transmitted character.

1: Two stop bits

Note: In transmitting, two bits of 1 are added at the end of each transmitted character.

In receiving, only the first stop bit is checked regardless of the STOP bit setting. If the first stop bit is 1, it is treated as a stop bit, but if the second stop bit is 0, it is treated as the start of the next incoming character.

0: Multiprocessor function disabled
1: Multiprocessor format selected

1	CKS1	0	R/W	Clock Select 1 and 0
0	CKS0	0	R/W	These bits select the internal clock source for the on-chip baud rate generator. Four clock sources are available. P ϕ , P ϕ /4, P ϕ /16 and P ϕ /64 are available. For further information on the clock source selection, register settings, and baud rate, see section 14.3.10, Bit Rate Register (SCBRR). 00: P ϕ 01: P ϕ /4 10: P ϕ /16 11: P ϕ /64 Note: P ϕ : Peripheral clock

Enables or disables the TXI request when the transmit data is transferred from SCTDR to SCTRDR. The TDRE in SCSSR is set to 1.

0: Transmit-data-empty interrupt request (TXI) disabled

Note: The TXI interrupt request can be cleared by reading TDRE after it has been set to 1, by clearing TDRE to 0, or by clearing TIE to 0.

1: Transmit-data-empty interrupt request (TXI) enabled

6	RIE	0	R/W	Receive Interrupt Enable
---	-----	---	-----	--------------------------

Enables or disables the receive-data-full interrupt request when the serial receive data is transferred from SCRSR to SCRDR and the receive data register (RDRF) in SCSSR is set to 1. It also enables or disables receive-error interrupt (ERI) requests.

0: Receive-data-full interrupt (RXI) and receive-error interrupt (ERI) requests are disabled

Note: RXI and ERI interrupt requests can be cleared by reading 1 from the RDRF flag or error flag (PER, or ORER) then clearing the flag to 0 or clearing RIE to 0.

1: Receive-data-full interrupt (RXI) and receive-error interrupt (ERI) requests are enabled

SCSMR is cleared to 0 after writing of the
into the SCTDR. Specify the transmit format
SCSMR before setting TE to 1.

4	RE	0	R/W	Receive Enable
---	----	---	-----	----------------

Enables or disables the SCI serial receiver.

0: Reception disabled

Note: Clearing RE to 0 does not affect the
flags (RDRF, FER, PER, ORER). These
their previous values.

1: Reception enabled

Note: Serial reception starts when a start
detected in the asynchronous mode, or start
clock input is detected in the clock synchro
mode. Specify the receive format to the S
before setting RE to 1.

receive operation)

[Clearing conditions]

1. MPIE is cleared to 0.
2. MPB = 1 is in received data.

1: Multiprocessor interrupts are enabled

Receive-data-full interrupt requests (RXI), error interrupt requests (ERI), and setting RDRF, FER, and ORER status flags in the status register (SCSSR) are disabled until multiprocessor bit of 1 is received.

Note: The SCI does not transfer receive data from SCSSR to the SCRDR, does not detect errors, and does not set the RDRF, FER, and ORER flags in the serial status register (SCSSR). When it receives data that MPB = 1, the SCSSR's MPB flag is set. The SCI automatically clears MPIE to 0. The SCI generates RXI and ERI interrupts (if the RIE bits in the SCSCR are set to 1), and sets the FER and ORER bits to be set.

2	TEIE	0	R/W	Transmit-End Interrupt Enable
---	------	---	-----	-------------------------------

Enables or disables the transmit-end interrupt requested if SCTDR does not contain new transmit data when the MSB is transmitted.

0: Transmit-end interrupt (TEI) requests are disabled.
1: Transmit-end interrupt (TEI) requests are enabled.

Note: * The TEI request can be cleared by retransmitting data (clearing TDRE to 1 and setting TDRE bit in SCSSR after it has been set to 1), or by clearing TDRE to 0 and clearing TDRE bit to 0, or by clearing the TEIE bit to 0.

synchronous mode, or when an external clock is selected (CKE1 = 1). Before selecting the SCK0 operating mode in the serial mode register, set CKE1 and CKE0. For further details on the SCK0 clock source, see table 14.9.

- Asynchronous mode

00: Internal clock; SCK0 pin is used for input signal (clock signal is ignored).^{*1}

01: Internal clock; SCK0 pin is used for clock output.

10: External clock; SCK0 pin is used for clock output.

11: External clock; SCK0 pin is used for clock input.

- Clock synchronous mode

00: Internal clock; SCK0 pin is used for synchronous clock output.^{*1}

01: Internal clock; SCK0 pin is used for synchronous clock output.

10: External clock; SCK0 pin is used for synchronous clock input.

11: External clock; SCK0 pin is used for synchronous clock input.

Notes: 1. Initial value

2. The output clock frequency is the same as the bit rate.

3. The input clock frequency is 16 times the bit rate.

Bit	Bit Name	Initial Value	R/W	Description
7	TDRE	1	R/(W)*	<p>Transmit Data Register Empty</p> <p>Indicates that the SCI has loaded transmit data from the SCTDR into the SCTSR and new serial data can be written in the SCTDR.</p> <p>0: SCTDR contains valid transmit data [Clearing condition] TDRE is read as 1, then written to with 0.</p> <p>1: SCTDR does not contain valid transmit data [Setting conditions]</p> <ol style="list-style-type: none"> 1. The chip is reset or enters standby mode. 2. TE bit in the serial control register (SCRSR) is set to 1. 3. SCTDR contents are loaded into SCTSR and new data can be written in SCTDR.
6	RDRF	0	R/(W)*	<p>Receive Data Register Full</p> <p>Indicates that SCRDR contains received data.</p> <p>0: SCRDR does not contain valid received data [Clearing conditions]</p> <ol style="list-style-type: none"> 1. The chip is reset or enters standby mode. 2. RDRF is read as 1, then written to with 0. <p>1: SCRDR contains valid received data [Setting condition]</p> <p>Serial data is received normally and transferred from SCRSR to SCRDR.</p> <p>Note: The SCRDR and RDRF are not affected by the detection of receive errors or by clearing the RDRF bit to 0 in the serial control register (SCRSR). They retain their previous contents. If RDRF is set to 1 when reception of the next data occurs, an overrun error (ORER) occurs and the data is lost.</p>

1. A receive overrun error occurred

[Setting condition]

Reception of the next serial data has ended

RDRF is set to 1.

Notes: 1. Clearing the RE bit to 0 in the serial receiver register does not affect the ORE. The ORE register retains its previous value.

2. SCRDR continues to hold the data received before the overrun error, so subsequent receive data is lost. Serial reception continues while ORER is set to 1. In asynchronous mode, serial transmission is also disabled.

Note: Clearing the RE bit to 0 in the serial register does not affect the FER bit, which retains its previous value.

1: A receive framing error occurred

[Setting condition]

When the SCI has completed receiving, the parity at the end of receive data is checked and the FER bit is set to 1. If the parity is correct, the FER bit is 0.

Note: When the stop bit length is two bits, the first bit is checked. The second stop bit is not checked. When a framing error occurs, the SCI transfers the receive data into the SCRDR register. The RDRF bit is not set. Serial receiving cannot continue until the FER bit is cleared to 0. While FER is set to 1, in the clock synchronous mode, serial transmitting is also disabled.

Note: Clearing the RE bit to 0 in the SC does not affect the PER bit, which retains its previous value.

1: A receive parity error occurred

[Setting condition]

The number of 1s in receive data, including the parity bit, does not match the even or odd parity setting of the parity mode bit (O/E) in SC.

When a parity error occurs, the SCI transmits the receive data into the SCRDR but does not set the RDRF. Serial receiving cannot continue until the RDRF is set to 1. In the clock synchronous mode, transmitting also cannot continue.

2	TEND	1	R
---	------	---	---

Transmit End

Indicates that when the last bit of a serial character was transmitted, the SCTDR did not contain any more data, so transmission has ended. TEND is a read-only bit and cannot be written.

[Clearing condition]

TDRE is read as 1, then written to with 0.

[Setting conditions]

1. The chip is reset or enters standby mode.
 2. TE bit in SCSCR is 0.
 3. TDRE is 1 when the last bit of a one-byte character is transmitted.
-

is selected, the MPB retains its previous

1: Multiprocessor bit value in receive data i

Note: Clearing the RE bit to 0 in the multipr
format, which retain its previous valu

0	MPBT	0	R/W	<p>Multiprocessor Bit Transfer</p> <p>Stores the value of the multiprocessor bit a transmit data when a multiprocessor forma selected for transmitting in the asynchrono The MPBT setting is ignored in the clock sy mode, when a multiprocessor format is not or when the SCI is not transmitting.</p> <p>0: Multiprocessor bit value in transmit data 1: Multiprocessor bit value in transmit data</p>
---	------	---	-----	--

Note: * The only value that can be written is a 0 to clear the flag.

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	—	All 0	R	Reserved These bits are always read as 0; only written here.
11	SCP5MD1	1	R/W	See section 17.1.10, SC Port Control (SCPCR).
10	SCP5MD0	0	R/W	
9	SCP4MD1	1	R/W	
8	SCP4MD0	0	R/W	
7	SCP3MD1	1	R/W	
6	SCP3MD0	0	R/W	
5	SCP2MD1	0	R/W	
4	SCP2MD0	0	R/W	
3	SCP1MD1	1	R/W	Serial clock port I/O
2	SCP1MD0	0	R/W	These bits specify serial port SCK0 pin value. If the SCK0 pin is actually used as a port input pin, clear the C/\bar{A} bit of SCSMR and bits CKE0 of SCSCR to 0. 00: SCP1DT bit value is not output to SCK0 pin 01: SCP1DT bit value is output to SCK0 pin 10: SCK0 pin value is read from SCP1MD0 11: SCK0 pin value is read from SCP1MD1
1	SCP0MD1	0	R/W	Serial port break I/O
0	SCP0MD0	0	R/W	These bits specify the serial port TxDT pin value. When the TxDT pin is actually used as a port output pin and outputs the value of the SCP0DT bit, clear the TE bit of SCSCR. 00: SCP0DT bit value is not output to TxDT pin 01: SCP0DT bit value is output to TxDT pin

5	SCP5DT	—	R	See section 18.10.2, SC Port Data Register (SCPDR).
4	SCP4DT	0	R/W	
3	SCP3DT	0	R/W	
2	SCP2DT	0	R/W	
1	SCP1DT	0	R/W	<p>Serial clock port data</p> <p>Specifies the serial port SCK0 pin I/O data. The SCK0 pin output is specified by the SCP1MD0 and SCP1MD1 bits. In output mode, the value of the SCP1MD0 and SCP1MD1 bits is output to the SCK0 pin.</p> <p>0: I/O data is low (0). 1: I/O data is high (1).</p>
0	SCP0DT	0	R/W	<p>Serial port break data</p> <p>Specifies the serial port RxD0 pin input data and the TxD0 pin output data. The TxD0 pin output data is specified by the SCP0MD0 and SCP0MD1 bits. When the TxD0 pin is set to output mode, the value of the SCP0DT bit is output to the TxD0 pin. The RxD0 pin value is read from the SCP0DT bit regardless of the values of the SCP0MD0 and SCP0MD1 bits, if RE in the SCSCR is set. The initial value of this bit after a power-on reset is undefined.</p> <p>0: I/O data is low (0). 1: I/O data is high (1).</p>

The SCBRR setting is calculated as follows:

$$\text{Asynchronous mode: } N = \lceil P\phi / (64 \times 2^{2n-1} \times B) \rceil \times 10^6 - 1$$

$$\text{Clock synchronous mode: } N = \lceil P\phi / (8 \times 2^{2n-1} \times B) \rceil \times 10^6 - 1$$

B: Bit rate (bit/s)

N: SCBRR setting for baud rate generator ($0 \leq N \leq 255$)

Pφ: Operating frequency for peripheral modules (MHz)

n: Baud rate generator clock source ($n = 0, 1, 2, 3$) (for the clock sources and n, see table 14.2.)

Table 14.2 SCSMR Settings

n	Clock Source	SCSMR Settings	
		CKS1	CKS0
0	Pφ	0	0
1	Pφ/4	0	1
2	Pφ/16	1	0
3	Pφ/64	1	1

Find the bit rate error for the asynchronous mode by the following formula:

$$\text{Error (\%)} = \left\{ \frac{P\phi \times 10^6}{(N + 1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

110	2	130	-0.07	2	141	0.03	2	174
150	2	95	0.00	2	103	0.16	2	127
300	1	191	0.00	1	207	0.16	1	255
600	1	95	0.00	1	103	0.16	1	127
1200	0	191	0.00	0	207	0.16	0	255
2400	0	95	0.00	0	103	0.16	0	127
4800	0	47	0.00	0	51	0.16	0	63
9600	0	23	0.00	0	25	0.16	0	31
19200	0	11	0.00	0	12	0.16	0	15
31250	0	6	5.33	0	7	0.00	0	9
38400	0	5	0.00	0	6	-6.99	0	7

Bit Rate (bits/s)	P ϕ (MHz)								
	10			12			12.2		
	n	N	Error (%)	n	N	Error (%)	n	N	
110	2	177	-0.25	2	212	0.03	2	217	
150	2	129	0.16	2	155	0.16	2	159	
300	2	64	0.16	2	77	0.16	2	79	
600	1	129	0.16	1	155	0.16	1	159	
1200	1	64	0.16	1	77	0.16	1	79	
2400	0	129	0.16	0	155	0.16	0	159	
4800	0	64	0.16	0	77	0.16	0	79	
9600	0	32	-1.36	0	38	0.16	0	39	
19200	0	15	1.73	0	19	0.16	0	19	
31250	0	9	0.00	0	11	0.00	0	11	
38400	0	7	1.73	0	9	-2.34	0	9	

600	1	191	0.00	1	207	0.16	1	255	0.00	2	6
1200	1	95	0.00	1	103	0.16	1	127	0.00	1	1
2400	0	191	0.00	0	207	0.16	0	255	0.00	1	6
4800	0	95	0.00	0	103	0.16	0	127	0.00	0	1
9600	0	47	0.00	0	51	0.16	0	63	0.00	0	6
19200	0	23	0.00	0	25	0.16	0	31	0.00	0	3
31250	0	14	-1.70	0	15	0.00	0	19	-1.70	0	1
38400	0	11	0.00	0	12	0.16	0	15	0.00	0	1

Bit Rate (bits/s)	P ϕ (MHz)											
	24			24.576			28.7					
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	106	-0.44	3	108	0.08	3	126	0.31	3	1	1
150	3	77	0.16	3	79	0.00	3	92	0.46	3	9	9
300	2	155	0.16	2	159	0.00	2	186	-0.08	2	1	1
600	2	77	0.16	2	79	0.00	2	92	0.46	2	9	9
1200	1	155	0.16	1	159	0.00	1	186	-0.08	1	1	1
2400	1	77	0.16	1	79	0.00	1	92	0.46	1	9	9
4800	0	155	0.16	0	159	0.00	0	186	-0.08	0	1	1
9600	0	77	0.16	0	79	0.00	0	92	0.46	0	9	9
19200	0	38	0.16	0	39	0.00	0	46	-0.61	0	4	4
31250	0	23	0.00	0	24	-1.70	0	28	-1.03	0	2	2
38400	0	19	-2.34	0	19	0.00	0	22	1.55	0	2	2

600	2	108	-0.43
1200	1	216	0.03
2400	1	108	-0.43
4800	0	216	0.03
9600	0	108	-0.43
19200	0	53	0.49
31250	0	32	1.03
38400	0	26	0.49

1k	2	124	2	249	3	111	3
2.5k	1	199	2	99	2	178	2
5k	1	99	1	199	2	89	2
10k	0	199	1	99	1	178	1
25k	0	79	0	159	1	71	1
50k	0	39	0	79	0	143	0
100k	0	19	0	39	0	71	0
250k	0	7	0	15	—	—	0
500k	0	3	0	7	—	—	0
1M	0	1	0	3	—	—	—
2M	0	0*	0	1	—	—	—

Note: Settings with an error of 1% or less are recommended.

Blank: No setting possible

— : Setting possible, but error occurs

*: Continuous transmit/receive not possible

9.8304	307200	0	0
12	375000	0	0
14.7456	460800	0	0
16	500000	0	0
19.6608	614400	0	0
20	625000	0	0
24	750000	0	0
24.576	768000	0	0
28.7	896875	0	0
30	937500	0	0

19.6608	4.9152	307200
20	5.0000	312500
24	6.0000	375000
24.576	6.1440	384000
28.7	7.1750	448436
30	7.5000	468750

Table 14.7 Maximum Bit Rates during External Clock Input (Clock Synchrono

Pϕ (MHz)	External Input Clock (MHz)	Maximum Bit Rate
8	1.3333	1333333.3
16	2.6667	2666666.7
24	4.0000	4000000.0
28.7	4.7833	4783333.3
30	5.0000	5000000.0

Asynchronous Mode:

- Data length is selectable: seven or eight bits.
- Parity and multiprocessor bits are selectable. So is the stop bit length (one or two bits). The combination of the preceding selections constitutes the communication format and the baud rate length.
- In receiving, it is possible to detect framing errors, parity errors, overrun errors and underflow errors.
- An internal or external clock can be selected as the SCI clock source.
 - When an internal clock is selected, the SCI operates on the clock of the on-chip baud rate generator, and can output a serial clock signal with a frequency matching the bit rate.
 - When an external clock is selected, the external clock input must have a frequency matching the bit rate. (The on-chip baud rate generator is not used.)

Clock Synchronous Mode:

- The transmission/reception format has a fixed eight-bit data length.
- In receiving, it is possible to detect overrun errors.
- An internal or external clock can be selected as the SCI clock source.
 - When an internal clock is selected, the SCI operates on the clock of the on-chip baud rate generator, and outputs a synchronous clock signal to external devices.
 - When an external clock is selected, the SCI operates on the input synchronous clock signal. The on-chip baud rate generator is not used.

					1		
		1	0		0	7-bit	Not set
					1		
			1		0		Set
					1		
Asynchronous (multiprocessor format)	0	*	1		0	8-bit	Not set
		*			1		
	1	*			0	7-bit	
		*			1		
Clock synchronous	1	*	*	*	*	8-bit	Not set

Legend: * Don't care

Table 14.9 SCSMR and SCSCR Settings and SCI Clock Source Selection

Mode	SCSMR		SCSCR Settings		SCI Transmit/Receive Clock	
	Bit 7 C/A		Bit 1 CKE1	Bit 0 CKE0	Clock Source	SCK Pin Function
Asynchronous mode	0		0	0	Internal	SCI does not use the SCK pin
				1		Outputs a clock with frequency matching the bit rate
			1	0	External	Inputs a clock with frequency times the bit rate
				1		
Clock synchronous mode	1		0	0	Internal	Outputs the synchronous clock
				1		
			1	0	External	Inputs the synchronous clock
				1		

Figure 14.5 shows the general format of asynchronous serial communication. In asynchronous serial communication, the communication line is normally held in the mark (high) state. The receiver monitors the line and starts serial communication when the line goes to the space (low) state, indicating a start bit. One serial character consists of a start bit (low), data (LSB first), parity (high or low), and stop bit (high), in that order.

When receiving in the asynchronous mode, the SCI synchronizes on the falling edge of the start bit. The SCI samples each data bit on the eighth pulse of a clock with a frequency 16 times the baud rate. Receive data is latched at the center of each bit.




Figure 14.5 Data Format in Asynchronous Communication

0	0	0	1	START	8-Bit data		STOP	STO
0	1	0	0	START	8-Bit data		P	STO
0	1	0	1	START	8-Bit data		P	STO
1	0	0	0	START	7-Bit data	STOP		
1	0	0	1	START	7-Bit data	STOP	STOP	
1	1	0	0	START	7-Bit data	P	STOP	
1	1	0	1	START	7-Bit data	P	STOP	STO
0	—	1	0	START	8-Bit data		MPB	STO
0	—	1	1	START	8-Bit data		MPB	STO
1	—	1	0	START	7-Bit data	MPB	STOP	
1	—	1	1	START	7-Bit data	MPB	STOP	STO

Legend:

—: Don't care

START: Start bit

STOP: Stop bit

P: Parity bit

MPB: Multiprocessor bit

the rising edge of the clock occurs at the center of each transmit data bit.




Figure 14.6 Output Clock and Serial Data Timing (Asynchronous Mode)

When an external clock is used, the clock should not be stopped during initialization or operation. SCI operation becomes unreliable if the clock is stopped.

Figure 14.7 is a sample flowchart for initializing the SCI.





Figure 14.7 Sample Flowchart for SCI Initialization



Read the serial status register (SCSSR), check that the TDRE bit is 1, then write transmit data in the SCTDR and clear TDRE to 0.

2. To continue transmitting serial data: Read the TDRE bit to check whether it is safe to write (if it reads 1); if so, write data in SCTDR, then clear TDRE to 0.
3. To output a break at the end of serial transmission: Set the SCPCR and SCPDR, then clear the TE bit to 0 in SCSCR. For SCPCR and SCPDR settings, see 14.3.8, SC Port Control Register (SCPCR), and 14.3.9, SC Port Data Register (SCPDR).

Figure 14.8 Sample Flowchart for Transmitting Serial Data

- data is transmitted in the following order from the TxD0 pin:
- a. Start bit: One 0 bit is output.
 - b. Transmit data: Seven or eight bits of data are output, LSB first.
 - c. Parity bit or multiprocessor bit: One parity bit (even or odd parity) or one multiprocessor bit is output. Formats in which neither a parity bit nor a multiprocessor bit is output can also be selected.
 - d. Stop bit: One or two 1 bits (stop bits) are output.
 - e. Marking: Output of 1 bits continues until the start bit of the next transmit data.
3. The SCI checks the TDRE bit when it outputs the stop bit. If TDRE is 0, the SCI loads the transmit data from the SCTDR into the SCTSR, outputs the stop bit, then begins serial transmission of the next frame. If TDRE is 1, the SCI sets the TEND bit to 1 in the SCSSR, outputs the stop bit, then continues output of 1 bits (marking). If the transmit-end interrupt enable bit (TEIE) in the SCSCR is set to 1, a transmit-end interrupt (TEI) is requested.

Figure 14.9 shows an example of SCI transmit operation in the asynchronous mode.





Figure 14.9 SCI Transmit Operation in Asynchronous Mode



of the SCSSR to identify the error. After executing the necessary error processing, clear ORER, PER and FER all to 0. Receiving cannot resume if ORER, PER or FER are set to 1. When a framing error occurs, the RxD0 pin can be read to determine the break state.

2. SCI status check and receive-data check: Read the SCSSR, check that RDRF is set to 1, then read receive data from SCRDR and clear RDRF to 0. This interrupt can also be used to determine if the RDRF bit has changed from 0 to 1.
3. To continue receiving serial data: Clear RDRF to 0 before the stop bit of the current frame is received.

Figure 14.10 Sample Flowchart for Receiving Serial Data




Figure 14.10 Sample Flowchart for Receiving Serial Data (cont)

- a. Parity check: The number of 1s in the receive data must match the even or odd setting of the O/\bar{E} bit in the SCSMR.
- b. Stop bit check: The stop bit value must be 1. If there are two stop bits, only the is checked.
- c. Status check: RDRF must be 0 so that receive data can be loaded from the SCF SCRDR.

If these checks all pass, the SCI sets RDRF to 1 and stores the received data in
 If one of the checks fails (receive error), the SCI operates as indicated in table

Note: When a receive error flag is set, further receiving is disabled. The RDRF bit is
 Be sure to clear the error flags.

- 4. After setting RDRF to 1, if the receive-data-full interrupt enable bit (RIE) is set to SCSSCR, the SCI requests a receive-data-full interrupt (RXI). If one of the error flags (PER, or FER) is set to 1 and the receive-data-full interrupt enable bit (RIE) in the also set to 1, the SCI requests a receive-error interrupt (ERI).

Table 14.11 Receive Error Conditions and SCI Operation

Receive Error	Abbreviation	Condition	Data Transfer
Overrun error	ORER	Receiving of next data ends while RDRF is still set to 1 in SCSSR	Receive data from SCRSR
Framing error	FER	Stop bit is 0	Receive data SCRSR into S
Parity error	PER	Parity of receive data differs from even/odd parity setting in SCSMR	Receive data SCRSR into S




Figure 14.11 SCI Receive Operation

14.4.2 Multiprocessor Communication

The multiprocessor communication function enables several processors to share a single communication line. The processors communicate in the asynchronous mode using a format that includes an additional multiprocessor bit (multiprocessor format).

In multiprocessor communication, each receiving processor is addressed by a unique ID. Each communication cycle consists of an ID-sending cycle that identifies the receiving processor, followed by a data-sending cycle. The multiprocessor bit distinguishes ID-sending cycles from data-sending cycles. The transmitting processor starts by sending the ID of the receiving processor it wants to communicate as data with the multiprocessor bit set to 1. Next the transmitting processor sends transmit data with the multiprocessor bit cleared to 0.

Receiving processors skip incoming data until they receive data with the multiprocessor bit set to 1. When they receive data with the multiprocessor bit set to 1, receiving processors compare the received data with their IDs. The receiving processor with a matching ID continues to receive further incoming data. Processors with IDs not matching the received data skip further incoming data until they again receive data with the multiprocessor bit set to 1. Multiple processors can receive data in this way.




Figure 14.12 Communication Among Processors Using Multiprocessor Format

Communication Formats: Four formats are available. Parity-bit settings are ignored when the multiprocessor format is selected. For details see table 14.10.

Clock: See the description in the asynchronous mode section.




Figure 14.13 Sample Flowchart for Transmitting Multiprocessor Serial D

- a. Start bit: One 0 bit is output.
 - b. Transmit data: Seven or eight bits are output, LSB first.
 - c. Multiprocessor bit: One multiprocessor bit (MPBT value) is output.
 - d. Stop bit: One or two 1 bits (stop bits) are output.
 - e. Marking: Output of 1 bits continues until the start bit of the next transmit data.
3. The SCI checks the TDRE bit when it outputs the stop bit. If TDRE is 0, the SCI loads data from the SCTDR into the SCTSR, outputs the stop bit, then begins serial transmission of the next frame. If TDRE is 1, the SCI sets the TEND bit in the SCSSR to 1, outputs the stop bit, then continues output of 1 bits in the marking state. If the transmit-end interrupt enable bit (TEIE) in the SCSCR is set to 1, a transmit-end interrupt (TEI) is requested at this time.

Figure 14.14 shows SCI transmission in the multiprocessor format.




Figure 14.14 SCI Multiprocessor Transmit Operation




Figure 14.15 Sample Flowchart for Receiving Multiprocessor Serial Data






Figure 14.15 Sample Flowchart for Receiving Multiprocessor Serial Data (



(a) Own ID does not match data



(b) Own ID matches data

Figure 14.16 Example of SCI Receive Operation

Figure 14.17 shows the general format in clock synchronous serial communication.




Figure 14.17 Data Format in Clock Synchronous Communication

In clock synchronous serial communication, each data bit is output on the communication line from one falling edge of the serial clock to the next. Data are guaranteed valid at the rising edge of the serial clock. In each character, the serial data bits are transmitted in order from the LSB (first) to the MSB (last). After output of the MSB, the communication line remains in the state of the MSB. In the clock synchronous mode, the SCI transmits or receives data by synchronizing to the rising edge of the serial clock.

Communication Format: The data length is fixed at eight bits. No parity bit or multiprocessor mode can be added.

Transmitting and Receiving Data (SCI Initialization (clock synchronous mode)): transmitting, receiving, or changing the mode or communication format, the software sets the TE and RE bits to 0 in SCSCR, then initialize the SCI. Clearing TE to 0 sets TDRF, initializes the SCTSR. Clearing RE to 0, however, does not initialize the RDRF, PER, ORER flags and SCRDR, which retain their previous contents.

Figure 14.18 is a sample flowchart for initializing the SCI.




Figure 14.18 Sample Flowchart for SCI Initialization




Figure 14.19 Sample Flowchart for Serial Transmitting

clock source is selected, the SCI outputs data in synchronization with the input clock output from the TxD0 pin in order from the LSB (bit 0) to the MSB (bit 7).

3. The SCI checks the TDRE bit when it outputs the MSB (bit 7). If TDRE is 0, the SCI writes data from the SCTDR into the SCTSR, then begins serial transmission of the next data pin. If TDRE is 1, the SCI sets the TEND bit in the SCSSR to 1, transmits the MSB, then transmits data pin (TxD0) in the MSB state. If the TEIE in the SCSCR is set to 1, a transmit interrupt (TEI) is requested at this time.
4. After the end of serial transmission, the SCK0 pin is held in the high state.

Figure 14.20 shows an example of SCI transmit operation.





Figure 14.20 Example of SCI Transmit Operation



1. Receive error processing: If a receive error occurs, read the ORER bit in SCSSR to identify the error. After executing the necessary error processing, clear ORER to 0. Transmitting/receiving cannot resume if ORER remains set to 1.
2. SCI status check and receive data read: Read the SCSSR, check that RDRF is set to 1, then read receive data from the SCRDR and clear RDRF to 0. The RXI interrupt can also be used to determine if the RDRF bit has changed from 0 to 1.
3. To continue receiving serial data: Read SCRDR, and clear RDRF to 0 before the frame MSB (bit 7) of the current frame is received.

Figure 14.21 Sample Flowchart for Serial Data Receiving

to 1. Be sure to clear the error flag.

3. After setting RDRF to 1, if the RIE is set to 1 in the SCSCR, the SCI requests a receive full interrupt (RXI). If the ORER bit is set to 1 and the RIE in the SCSCR is also set to 1, the SCI requests a receive-error interrupt (ERI).

Figure 14.22 shows an example of the SCI receive operation.





Figure 14.22 Example of SCI Receive Operation



SCSSR, check that the TDRE bit is 1, then transmit data in the SCTDR and clear TDRE to 0. The TXI interrupt can also be used to determine if the TDRE bit has changed from 0 to 1.

2. Receive error processing: If a receive error occurs, read the ORER bit in SCSSR to identify the error. After executing the necessary error processing, clear ORER to 0. Transmitting/receiving resumes if ORER remains set to 1.

3. SCI status check and receive data ready: After reading the RDRF bit in SCSSR, check that RDRF is set to 1; then receive data from the SCRDR and clear RDRF to 0. The RXI interrupt can also be used to determine if the RDRF bit has changed from 0 to 1.

4. To continue transmitting and receiving: Read the RDRF bit and SCRDR, and clear RDRF to 0 before the frame MSB (bit 7) of the current frame is received. Also read the TDRE bit to determine whether it is safe to write (if it reads 1); then write data in SCTDR, then clear TDRE to 0 before the next frame MSB (bit 7) of the current frame is transmitted.

Note: In switching from transmitting or receiving to simultaneous transmitting and receiving, clear both TE and RE to 0, then set TE and RE to 1.

Figure 14.23 Sample Flowchart for Serial Data Transmitting/Receiving

RXI is requested when the RDRF bit in the SCSSR is set to 1.

ERI is requested when the ORER, PER, or FER bit in the SCSSR is set to 1.

TEI is requested when the TEND bit in the SCSSR is set to 1. Where the TXI interrupt that transmit data writing is enabled, the TEI interrupt indicates that the transmit operation is complete.

Table 14.12 SCI Interrupt Sources

Interrupt Source	Description	Priority When Rese
ERI	Receive error (ORER, PER, or FER)	High
RXI	Receive data full (RDRF)	↑ ↓
TXI	Transmit data empty (TDRE)	
TEI	Transmit end (TEND)	Low

See section 4, Exception Processing, for information on the priority order and relation of SCI interrupts.

transmit data to the SCTDR, be sure to check that TDRE is set to 1.

Simultaneous Multiple Receive Errors: Table 14.13 indicates the state of the SCSSR flags when multiple receive errors occur simultaneously. When an overrun error occurs SCRSR contents cannot be transferred to the SCRDR, so receive data is lost.

Table 14.13 SCSSR Status Flags and Transfer of Receive Data

Receive Error Status	SCSSR Status Flags				Receive Data SCRSR → SCRDR
	RDRF	ORER	FER	PER	
Overrun error	1	1	0	0	X
Framing error	0	0	1	0	O
Parity error	0	0	0	1	O
Overrun error + framing error	1	1	1	0	X
Overrun error + parity error	1	1	0	1	X
Framing error + parity error	0	0	1	1	O
Overrun error + framing error + parity error	1	1	1	1	X

Legend: X: Receive data is not transferred from SCRSR to SCRDR.

O: Receive data is transferred from SCRSR to SCRDR.

Break Detection and Processing: Break signals can be detected by reading the RxD0 pin when a framing error (FER) is detected. In the break state, the input from the RxD0 pin is all 0s, so FER is set and the parity error flag (PER) may also be set. In the break state, the receiver continues to operate, so if the FER bit is cleared to 0, it will be set to 1 again.

Sending a Break Signal: The TxD0 pin I/O condition and level can be determined by the SCP0DT bit of the SCPDR and bits SCP0MD0 and SCP0MD1 of the SCPCR. These bits can be used to send breaks. To send a break during serial transmission, clear the SCP0DT bit (designating low level), then clear the TE bit to 0 (halting transmission). When the TE

Receive Error Flags and Transmitter Operation (Clock Synchronous Mode Only)
 receive error flag (ORER, PER, or FER) is set to 1, the SCI will not start transmitting. TDRE is set to 1. Be sure to clear the receive error flags to 0 before starting to transmit. Clearing RE to 0 does not clear the receive error flags.

Receive Data Sampling Timing and Receive Margin in the Asynchronous Mode:
 In asynchronous mode, the SCI operates on a base clock of 16 times the transfer rate frequency. When receiving, the SCI synchronizes internally with the falling edge of the start bit, which occurs on the base clock. Receive data is latched on the rising edge of the eighth base clock period (see Figure 14.24).




Figure 14.24 Receive Data Sampling Timing in Asynchronous Mode

D = Clock duty cycle (D = 0 to 1.0)
L = Frame length (L = 9 to 12)
F = Absolute deviation of clock frequency

From equation 1, if F = 0 and D = 0.5, the receive margin is 46.875%, as in equation 2.

Equation 2:

$$\begin{aligned} M &= (0.5 - 1/(2 \times 16)) \times 100\% \\ &= 46.875\% \end{aligned}$$

This is a theoretical value. A reasonable margin to allow in system designs is 20 to 30%

Cautions for Clock Synchronous External Clock Mode:


- Set TE = RE = 1 only when the external clock SCK0 is 1.
- Do not set TE = RE = 1 until at least four clocks after the external clock SCK0 has transitioned from 0 to 1.
- When receiving, RDRF is 1 when RE is set to zero 2.5–3.5 clocks after the rising edge of the SCK0 input of the D7 bit in RxD0, but it cannot be copied to SCRDR.

Caution for Clock Synchronous Internal Clock Mode: In the receiving, RDRF becomes 1 when RE is set to 0, 1.5 clocks after the rising edge of the SCK0 output of the D7 bit in RxD0, but it cannot be copied to SCRDR.

15.1 Feature

The smart card interface has the following features:

- Asynchronous mode
 - Data length: Eight bits
 - Parity bit generation and check
 - Receive mode error signal detection (parity error)
 - Transmit mode error signal detection and automatic re-transmission of data
 - Supports both direct convention and inverse convention
- Bit rate can be selected using on-chip baud rate generator.
- Three types of interrupts: Transmit-data-empty, receive-data-full, and communication-time-out. These interrupts are requested independently.



Legend:

- | | |
|----------------------------------|--------------------------------|
| SCSCMR: Smart card mode register | SCSMR: Serial mode register |
| SCRSR: Receive shift register | SCSCR: Serial control register |
| SCRDR: Receive data register | SCSSR: Serial status register |
| SCTSR: Transmit shift register | SCBRR: Bit rate register |
| SCTDR: Transmit data register | |

Figure 15.1 Smart Card Interface Block Diagram

15.3 Register Description

The smart card interface has the following registers.

The SCSSMR, SCBRR, SCSCR, SCTDR, and SCRDR registers are the same as those in section 14, Serial Communication Interface. So see the register description in section 14, Serial Communication Interface.

Refer to see section 23, List of Registers, for more details of the addresses and access.

- Smart card mode register (SCSSMR)
- Serial status register (SCSSR)
- Serial mode register (SCSSMR)
- Bit rate register (SCBRR)
- Serial control register (SCSCR)
- Transmit data register (SCTDR)
- Receive data register (SCRDR)

3	SDIR	0	R/W	<p>Smart Card Data Transfer Direction</p> <p>Selects the serial/parallel conversion form</p> <p>0: Contents of SCTDR are transferred as receive data is stored in SCRDR as LS</p> <p>1: Contents of SCTDR are transferred as receive data is stored in SCRDR as MS</p>
2	SINV	0	R/W	<p>Smart Card Data Inversion</p> <p>Specifies whether to invert the logic level</p> <p>This function is used in combination with transmitting and receiving with an inverse convention card. SINV does not affect the of the parity bit. See section 15.4.4, Register Settings, for information on how parity is s</p> <p>0: Contents of SCTDR are transferred un receive data is stored in SCRDR uncha</p> <p>1: Contents of SCTDR are inverted before receive data is inverted before storage</p>
1	—	—	R	<p>Reserved</p> <p>An undefined value is read from this bit.</p>
0	SMIF	0	R/W	<p>Smart Card Interface Mode Select</p> <p>Enables the smart card interface function</p> <p>0: Smart card interface function disabled</p> <p>1: Smart card interface function enabled</p>

5	ORER	0	R/(W)*	<p>Overrun Error</p> <p>These bits have the same function as in SCI. See section 14, Serial Communication (SCI), for more information.</p>
4	ERS	0	R/(W)*	<p>Error Signal Status</p> <p>In the smart card interface mode, bit 4 in the state of the error signal returned from the smart card side during transmission. The smart card cannot detect framing errors.</p> <p>0: Receiving ended normally with no error. [Clearing conditions]</p> <ol style="list-style-type: none"> 1. The chip is reset or enters standby mode. 2. ERS is read as 1, then written to 0. <p>1: An error signal indicating a parity error occurred during transmission from the receiving side. [Setting condition]</p> <p>The error signal sampled is low.</p> <p>Note: The ERS flag maintains its state even if the TE bit in SCSCR is cleared to 0.</p>

for bit 2, the transmit end bit (TEND), are as follows.

0: Transmission is in progress.

[Clearing condition]

TDRE is read as 1, then written to with

1: End of transmission.

[Setting conditions]

1. The chip is reset or enters standby
2. TE bit in SCSCR is 0 and the FER, also 0.
3. C/\bar{A} bit in SCSMR is 0, and TDRE = FER/ERS = 0 (normal transmission after a one-byte serial character is t
4. C/\bar{A} bit in SCSMR is 1, and TDRE = FER/ERS = 0 (normal transmission after a one-byte serial character is t

Note: etu is an abbreviation of elementary which is the period for the transfer o

Note: * Only 0 can be written, to clear the flag.

- period for 1 bit to transfer) from the end of the parity bit to the start of the next frame.
3. During reception, the card outputs an error signal low level for 1 μ s after 10.5 μ s from the start bit if a parity error was detected.
 4. During transmission, it automatically transmits the same data after allowing at least the time the error signal is sampled.
 5. Only start-stop type asynchronous communication functions are supported; no synchronous communication functions are available.

15.4.2 Pin Connections

Figure 15.2 shows the pin connection diagram for the smart card interface. During communication with an IC card, transmission and reception are both carried out over the same data transfer line, so connect the TxD ϕ and RxD ϕ pins on the chip. Pull up the data transfer line to the positive V_{CC} side with a resistor.

When using the clock generated by the smart card interface on an IC card, input the SCL output to the IC card's CLK pin. This connection is not necessary when the internal clock is used on the IC card.

Use the chip's port output as the reset signal. Apart from these pins, the power and ground connections are usually also required.

Note: When the IC card is not connected and both RE and TE are set to 1, closed communication is possible and self-diagnosis can be performed.




Figure 15.2 Pin Connection Diagram for the Smart Card Interface

15.4.3 Data Format

Figure 15.3 shows the data format for the smart card interface. In this mode, parity is checked in every frame while receiving and error signals sent to the transmitting side whenever an error is detected so that data can be re-transmitted. During transmission, if an error signal is sent, the same data is re-transmitted.




Figure 15.3 Data Format for Smart Card Interface

receiving side then waits to receive the next data. When a parity error occurs, the transmitting side outputs an error signal (DE, low level) and requests re-transfer of data. The receiving station returns the signal line to high impedance after outputting the error signal for a certain period. The signal line is pulled high with a pull-up resistor.

5. The transmitting side transmits the next frame of data unless it receives an error signal. If it does receive an error signal, it returns to step 2 to re-transmit the erroneous data.

15.4.4 Register Settings

Table 15.2 shows the bit map of the registers that the smart card interface uses. Bits shown with a 0 must be set to the indicated value. The settings for the other bits are described below.

Table 15.2 Register Settings for the Smart Card Interface

Register	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
SCSMR	H'FFFFFFE80	C/\bar{A}	0	1	O/\bar{E}	1	0	CKS1
SCBRR	H'FFFFFFE82	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1
SCSCR	H'FFFFFFE84	TIE	RIE	TE	RE	0	0	CKE1
SCTDR	H'FFFFFFE86	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1
SCSSR	H'FFFFFFE88	TDRE	RDRF	ORER	FER/ ERS	PER	TEND	0
SCRDR	H'FFFFFFE8A	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1
SCSCMR	H'FFFFFFE8C	—	—	—	—	SDIR	SINV	—

Note: Dashes indicate unused bits.

1. Setting the serial mode register (SCSMR): The C/\bar{A} bit selects the set timing of the clock output and selects the clock output state with the combination of bits CKE1 and CKE0 in the SCSCR register. Set the O/\bar{E} bit to 0 when the IC card uses the direct convention or to 1 when it uses the inverted convention. Select the on-chip baud rate generator clock source with the CKS1 and CKS0 bits (see section 15.4.5, Clock).

SMIF bit is set to 1 for the smart card interface.

Figure 15.4 shows sample waveforms for register settings of the two types of IC cards (convention and inverse convention) and their start characters.

In the direct convention type, the logical 1 level is state Z, the logical 0 level is state A, communication is LSB first. The start character data is H'3B. The parity bit is even (as the smart card standards), and thus 1.

In the inverse convention type, the logical 1 level is state A, the logical 0 level is state Z, communication is MSB first. The start character data is H'3F. The parity bit is even (as in the smart card standards), and thus 0, which corresponds to state Z.

Only data bits D7 to D0 are inverted by the SINV bit. To invert the parity bit, set the O to 1. SCSSMR to odd parity mode. This applies to both transmission and reception.




Figure 15.4 Waveform of Start Character

$$B = \frac{P\phi}{1488 \times 2^{2n-1} \times (N + 1)} \times 10^6$$

Where: N = Value set in SCBRR ($0 \leq N \leq 255$)

B = Bit rate (bit/s)

Pφ = Peripheral module operating frequency (MHz)

n = 0 to 3 (table 15.3)

Table 15.3 Relationship of n to CKS1 and CKS0

n	CKS1	CKS0
0	0	0
1	0	1
2	1	0
3	1	1

Table 15.4 Examples of Bit Rate B (Bit/s) for SCBRR Settings (n = 0)

N	Pφ (MHz)					
	7.1424	10.00	10.7136	13.00	14.2848	16.00
0	9600.0	13440.9	14400.0	17473.1	19200.0	21505.4
1	4800.0	6720.4	7200.0	8736.6	9600.0	10752.7
2	3200.0	4480.3	4800.0	5824.4	6400.0	7168.5

Note: The bit rate is rounded to two decimal places.

Calculate the value to be set in the bit rate register (SCBRR) from the operating frequency and bit rate. N is an integer in the range $0 \leq N \leq 255$, specifying a smallish error.

$$N = \frac{P\phi}{1488 \times 2^{2n-1} \times B} \times 10^6 - 1$$



Pϕ (MHz)	Maximum Bit Rate (Bit/s)	N	n
7.1424	9600	0	0
10.00	13441	0	0
10.7136	14400	0	0
13.00	17473	0	0
14.2848	19200	0	0
16.00	21505	0	0
18.00	24194	0	0

The bit rate error is found as follows:

$$\text{Error (\%)} = \left(\frac{P\phi}{1488 \times 2^{2n-1} \times B \times (N + 1)} \times 10^6 - 1 \right) \times 100$$

Table 15.5 shows example settings of SCBRR, and table 15.6 shows the maximum bit rate for each frequency.

Table 15.7 shows the relationship between transmit/receive clock register set values and states on the smart card interface.

	1	1	0	1		SCK0 (serial clock) output
3*2	1	1	1	0	High output	High output state
	1	1	1	1		SCK0 (serial clock) output

- Notes:
1. The SCK0 output state changes as soon as the CKE0 bit is modified. The CKE0 bit should be cleared to 0.
 2. The clock duty remains constant despite stopping and starting of the clock modification of the CKE0 bit.

15.4.6 Data Transmission and Reception

Initialization: Initialize the SCI using the following procedure before sending or receiving data. Initialization is also required for switching from transmit mode to receive mode or from receive mode to transmit mode. Figure 15.5 shows an example of initialization process flowchart.

1. Clear TE and RE in SCSCR to 0.
2. Clear error flags FER/ERS, PER, and ORER to 0 in SCSSR.
3. Set the C/\bar{A} bit, parity bit (O/\bar{E} bit), and baud rate generator select bits (CKS1 and CKS0) in SCSMR. At this time also clear the CHR and MP bits to 0 and set the STOP bit to 1.
4. Set the SMIF, SDIR, and SINV bits in SCSCMR. When the SMIF bit is set to 1, the RxD pins both switch from ports to SCI pins and become high impedance.
5. Set the value corresponding to the bit rate in SCBRR.
6. Set the clock source select bits (CKE1 and CKE0 bits) in SCSCR. Clear the TIE, RIE, MPIE, and TEIE bits to 0. When the CKE0 bit is set to 1, a clock is output from the SCK0 pin.
7. After waiting at least 1 bit, set the TIE, RIE, TE, and RE bits in SCSCR. Do not set the RE bits simultaneously unless performing self-diagnosis.




Figure 15.5 Initialization Flowchart (Example)

Serial Data Transmission: The processing procedures in the smart card mode differ from ordinary SCI processing because data is retransmitted when an error signal is sampled during data transmission. An example of transmission processing flowchart is shown in figure 15.6.

1. Initialize the smart card interface mode as described in Initialization above.
2. Check that the FER/ERS bit in SCSSR is cleared to 0.
3. Repeat steps 2 and 3 until the TEND flag in SCSSR is set to 1.
4. Write the transmit data into SCTDR, clear the TDRE flag to 0 and start transmitting. When the TEND flag will be cleared to 0.
5. To transmit more data, return to step 2.
6. To end transmission, clear the TE bit to 0.




Figure 15.6 Transmission Flowchart

Serial Data Reception: The processing procedures in the smart card mode are the same as ordinary SCI processing. The reception processing flowchart is shown in figure 15.7.

This processing can be interrupted. When the RIE bit is set to 1 and interrupt requests a receive-data-full interrupt (RXI) will be requested when the RDRF flag is set to 1 at the reception. When an error occurs during reception and either the ORER or PER flag a communication error interrupt (ERI) will be requested. See Interrupt Operation below information.

The received data will be transferred to SCRDR even when a parity error occurs during and PER is set to 1, so this data can still be read.




Figure 15.7 Reception Flowchart (Example)

transmit data empty (TEI), communication error (ERI) and receive data full (RFI). The transmit-end interrupt (TEI) cannot be requested.

Set the TEND flag in SCSSR to 1 to request a TXI interrupt. Set the RDRF flag in SCSSR to 1 to request an RXI interrupt. Set the ORER, PER, or FER/ERS flag in SCSSR to 1 to request an error interrupt (table 15.8).

Table 15.8 Smart Card Mode Operating State and Interrupt Sources

Mode	State	Flag	Mask Bit	Interrupt
Transmit mode	Normal	TEND	TIE	TXI
	Error	FER/ERS	RIE	ERI
Receive mode	Normal	RDRF	RIE	RXI
	Error	PER, ORER	RIE	ERI

15.5 Usage Note

When the SCI is used as a smart card interface, be sure that all criteria in sections 15.4.1 and 15.4.2 are applied.

Receive Data Timing and Receive Margin in Asynchronous Mode:

In asynchronous mode, the SCI runs on a basic clock with a frequency of 372 times the baud rate. During reception, the SCI samples the falling of the start bit using the base clock. The SCI uses the base clock for internal synchronization. Receive data is latched internally on the rising edge of the 18th clock cycle (figure 15.8).




Figure 15.8 Receive Data Sampling Timing in Smart Card Mode

The receive margin is found from the following equation:

For smart card mode:

$$M = \left| \left(0.5 - \frac{1}{2N} \right) - (L - 0.5)F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

Where: M = Receive margin (%)

N = Ratio of bit rate to clock (N = 372)

D = Clock duty (D = 0 to 1.0)

L = Frame length (L = 10)

F = Absolute value of clock frequency deviation

Using this equation, the receive margin when F = 0 and D = 0.5 is as follows:

When D = 0.5 and F = 0:

$$M = \left(0.5 - \frac{1}{2 \times 372} \right) \times 100\% = 49.866\%$$

3. When the received parity bit is checked and no error is found, the PER bit in SCSSR is automatically set to 1. If in SCSCR is enabled at this time, an RXI interrupt is requested.
4. When the received parity bit is checked and no error is found, reception is considered to have been completed normally and the RDRF bit in SCSSR is automatically set to 1. If the RXI interrupt in SCSCR is enabled at this time, an RXI interrupt is requested.
5. When a normal frame is received, the pin maintains a three-state state when it transitions to a parity error signal.




Figure 15.9 Retransmission in SCI Receive Mode

- error.
3. The FER/ERS bit in SCSSR is not set when no error signal is returned from the receiver.
 4. When no error signal is returned from the receiving side, the TEND bit in SCSSR is set when the transmission of the frame that includes the retransmission is considered complete. If the TIE bit in SCSCR is enabled at this time, a TXI interrupt will be requested.




Figure 15.10 Retransmission in SCI Transmit Mode

Support for Block Transfer Mode :

This smart card interface conforms to the T = 0 (character transfer) protocols of ISO/IEC 7816-4. As a result, this smart card interface does not support block transfer, in which error signals are neither sent nor detected, and data is not automatically retransmitted.

16.1 Feature

- Asynchronous serial communication
 - Serial data communications are performed by start-stop in character units. The communicate with a universal asynchronous receiver/transmitter (UART), an a communication interface adapter (ACIA), or any other communications chip th a standard asynchronous serial system. There are eight selectable serial data communication formats.
 - Data length: Seven or eight bits
 - Stop bit length: One or two bits
 - Parity: Even, odd, or none
 - Receive error detection: Parity and framing errors
 - Break detection:
- Full duplex communication

The transmitting and receiving sections are independent, so the SCI can transmit a simultaneously. Both sections use 16-stage FIFO buffering, so high-speed continu transfer is possible in both the transmit and receive directions.
- On-chip baud rate generator with selectable bit rates
- Internal or external transmit/receive clock source

From either baud rate generator (internal) or SCK2 pin (external)
- Four types of interrupts

Transmit-FIFO-data-empty, break, receive-FIFO-data-full, and receive-error inter requested independently. The direct memory access controller (DMAC) can be act execute a data transfer by a transmit-FIFO-data-empty or receive-FIFO-data-full i
- When the SCIF is not in use, it can be stopped by halting the clock supplied to it, s power.
- On-chip modem control functions ($\overline{\text{RTS2}}$ and $\overline{\text{CTS2}}$)




Figure 16.1 SCIF Block Diagram




Figure 16.3 SCPT[2]/TxD2 Pin




Figure 16.4 SCPT[2]/RxD2 Pin

Transmit data pin	TxD2	Output	Transmit data outp
Request to send pin	$\overline{\text{RTS2}}$	Output	Request to send
Clear to send pin	$\overline{\text{CTS2}}$	Input	Clear to send

16.3 Register Description

SCIF has the registers listed below. These registers specify the data format and bit rate control the transmitter and receiver sections.

Refer to section 23, List of Registers, for more details of the addresses and access size

- Serial mode register 2 (SCSMR2)
- Bit rate register 2 (SCBRR2)
- Serial control register 2 (SCSCR2)
- Transmit FIFO data register 2 (SCFTDR2)
- Serial status register 2 (SCSSR2)
- Receive data FIFO register 2 (SCFRDR2)
- FIFO control register 2 (SCFCR2)
- FIFO data count set register 2 (SCFDR2)
- SC port control register (SCPCR)
- SC port data register (SCPDR)

16.3.2 Receive FIFO Data Register 2 (SCFRDR2)

The 16-byte receive FIFO data register2(SCFRDR2) stores serial receive data. The SCI completes the reception of one byte of serial data by moving the received data from the into the SCFRDR2 for storage. Continuous receive is possible until 16 bytes are stored.

The CPU can read but not write the SCFRDR2. When data is read without received data SCFRDR2, the value is undefined. When the received data in this register becomes full, subsequent serial data is lost.

16.3.3 Transmit Shift Register 2 (SCTSR2)

The transmit shift register 2 (SCTSR2) is an eight-bit register that transmits serial data. cannot read from or write to the SCTSR2 directly. The SCI loads transmit data from the SCFTDR2 into the SCTSR2, then transmits the data serially from the TxD pin, LSB (b After transmitting one data byte, the SCI automatically loads the next transmit data from SCFTDR2 into the SCTSR2 and starts transmitting again.

16.3.4 Transmit FIFO Data Register 2 (SCFTDR2)

The transmit FIFO data register 2 (SCFTDR2) is a 16-byte FIFO register that stores data transmission. When the SCIF detects that the SCTSR is empty, it moves transmit data v the SCFTDR2 into the SCTSR2 and starts serial transmission. Continuous serial trans performed until the transmit data in the SCFTDR2 becomes empty. The CPU can always the SCFTDR2.

When the transmit data in the SCFTDR2 is full (16 bytes), next data cannot be written. attempted to write, the data is ignored.

7	—	0	R	Reserved This bit is always read 0. The write value should be 0.
6	CHR	0	R/W	Character Length Selects seven-bit or eight-bit data in the asynchronous mode. 0: Eight-bit data. 1: Seven-bit data. Note: When seven-bit data is selected, the parity bit in SCFTPR2 is not transmitted.
5	PE	0	R/W	Parity Enable Selects whether to add a parity bit to transmit data or to check the parity of receive data. 0: Parity bit not added or checked. 1: Parity bit added and checked. Note: When PE is set to 1, an even or odd parity bit is added to transmit data, depending on the parity mode (O/ \bar{E}) setting. Receive data parity is checked according to the even/odd (O/ \bar{E}) mode setting.

transmit data to make an even number of 1s
transmitted character and parity bit combined
data is checked to see if it has an even number
the received character and parity bit combined

1: Odd parity.

Note: If odd parity is selected, the parity bit is
transmit data to make an odd number of 1s in
transmitted character and parity bit combined
data is checked to see if it has an odd number
the received character and parity bit combined

3	STOP	0	R/W
---	------	---	-----

Stop Bit Length

Selects one or two bits as the stop bit length.

In receiving, only the first stop bit is checked, regardless of
the STOP bit setting. If the second stop bit is 1, it is treated
as a stop bit, but if the second stop bit is 0, it is treated as
the start bit of the next incoming character.

0: One stop bit.

Note: In transmitting, a single bit of 1 is added to the
end of each transmitted character.

1: Two stop bits.

Note: In transmitting, two bits of 1 are added to the
end of each transmitted character.

2	—	0	R
---	---	---	---

Reserved

This bit is always read as 0. The write value should be 0.

01: P ϕ /4

10: P ϕ /16

11: P ϕ /64

Note: P ϕ : Peripheral clock

16.3.6 Serial Control Register 2 (SCSCR2)

The serial control register 2 (SCSCR2) operates the SCI transmitter/receiver, selects the clock output in the asynchronous mode, enables/disables interrupt requests, and selects the transmit/receive clock source. The CPU can always read and write the SCSCR2.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	<p>Transmit Interrupt Enable</p> <p>Enables or disables the transmit-FIFO-data-empty interrupt request (TXI) requested when the serial transmit data is transmitted from the SCFTDR2 to SCTSR2, and the quantity of data in the SCFTDR2 becomes less than the specified number of transmission triggers, and then the TDFE flag in the SCSSR2 is set to 1.</p> <p>0: Transmit-FIFO-data-empty interrupt request is disabled.</p> <p>Note: The TXI interrupt request can be cleared when the quantity of transmit data is less than the greater quantity of transmit data than the specified number of transmission triggers to SCFTDR2. Clearing TDFE to 0 after reading 1 from TDFE in SCSSR2 clears the TXI interrupt request. The TXI interrupt request is cleared by clearing TIE to 0.</p> <p>1: Transmit-FIFO-data-empty interrupt request is enabled.</p>

0: Receive-data-full interrupt (RXI), receive-error interrupt (ERI), and receive break interrupt (BRI) requests are disabled.

Note: RXI and ERI interrupt requests can be enabled by reading the DR, ER, or RDF flag after it has become 1, then clearing the flag to 0, or by clearing RDRDF. To disable RXI, RDF, read 1 from the RDF flag and clear it to 0. When the quantity of received data from SCFRDR2 becomes less than the specified number of the receive triggers.

1: Receive-data-full interrupt (RXI) and receive-error interrupt (ERI) requests are enabled.

5	TE	0	R/W	Transmit Enable
---	----	---	-----	-----------------

Enables or disables the SCIF serial transmitter.

0: Transmitter disabled.

1: Transmitter enabled.

Note: Serial transmission starts after writing data into the SCFTDR2. Select the transmit format in the SCSMR2 and SCFCR2 and reset the TFIFO by setting TE to 1.

4	RE	0	R/W	Receive Enable
---	----	---	-----	----------------

Enables or disables the SCIF serial receiver.

0: Receiver disabled.

Note: Clearing RE to 0 does not affect the receive flags (DR, ER, BRK, FER and PER). These flags remain at their previous values.

1: Receiver enabled.

Note: Serial reception starts when a start bit is detected. Select the receive format in the SCSMR2 before setting RE to 1.

combination of CKE1 and CKE0, the SCK2 pin is used for serial clock output or serial clock input.

The CKE0 setting is valid only when the SCIF is operating with the internal clock (CKE1 = 0). The CKE0 setting is ignored when an external clock source is selected (CKE1 = 1). Always select the SCIF operating mode in the SCSMR2, before setting CKE1 and CKE0. For details on selection of the SCIF clock source, see section 16.7 in section 16.4, Operation.

00: Internal clock, SCK pin used for I/O pin (input is ignored)

01: Internal clock, SCK2 pin used for clock output

10: External clock, SCK2 pin used for clock input

11: External clock, SCK2 pin used for clock input

Notes: 1. The output clock frequency is 16 times the input clock rate.

2. The input clock frequency is 16 times the output clock rate.

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	PER3 to PER0	All 0	R	Number of parity errors These bits indicate the number of data items that contain a parity error in the receive data stored in the SCFRDR2 (The number of parity errors in the SCFRDR2)
11 to 8	FER3 to FER0	All 0	R	Number of framing errors These bits indicate the number of data items that contain a framing error in the receive data stored in the SCFRDR2 (The number of framing errors in the SCFRDR2)

1. The chip is power-on reset or enters stop mode.
2. ER is read as 1, then written to with 0.

1: A framing error or a parity error has occurred during receiving.

ER is set to 1 when the stop bit is 0 after checking whether or not the last stop bit of the received data is 1 at the end of one-data receive*, or when the total number of 1's in the received data and in the parity bit does not match the even/odd parity specification specified by the O/ \bar{E} bit of the SCSMR.

[Setting conditions]

1. The stop bit is 0 after checking whether or not the last stop bit of the received data is 1 at the end of one-data receive.*²
2. The total number of 1's in the received data and in the parity bit does not match the even/odd parity specification specified by the O/ \bar{E} bit of the SCSMR.

- Notes:
1. Clearing the RE bit to 0 in SCSCR2 does not affect the ER bit, which retains its previous value. Even if a receive error occurs, the received data is transferred to SCFDR2 and the receive operation is continued. However, if the stop bit is not the data read from SCRDR2 in the stop mode, a receive error can be detected by the PER bits of SCSSR2.
 2. In the stop mode, only the first stop bit is checked; the second stop bit is not checked.

Data is written to SCFTDR2.

1: End of transmission

[Setting conditions]

1. When the chip is reset or enters standby mode, the SCSCR2 is cleared to 0.
 2. SCFTDR2 contains no transmit data when the start of a one-byte serial character is transmitted.
-

0: The quantity of transmit data written to SCFTDR2 is equal to or greater than the specified number of transmission triggers.

[Clearing condition]

When data exceeding the specified number of transmission triggers is written to SCFTDR2, the hardware reads TDFE after it has been set to 1, then writes 0 to TDFE.

1: End of transmission

[Setting conditions]

1. The chip is power-on reset or enters standby mode.
2. The quantity of transmission data in SCFTDR2 becomes less than the specified number of transmission triggers as a result of transmission.

Note: Since SCFTDR2 is a 16-byte FIFO register, the maximum quantity of data which can be transmitted when TDFE is 1 is "16 minus the specified number of transmission triggers". If attempted to transmit additional data, the data is ignored. The quantity of data in SCFTDR2 is indicated by the upper 4 bits of SCFTDR2.

1: A break signal is received.

[Setting conditions]

1. Data including a framing error is received.
2. A framing error with space 0 occurs in the received data.

Note: When a break is detected, transfer of the data (H'00) to SCFRDR2 stops after detection. When the break ends and the receive signal becomes mark 1, the transfer of the received data resumes. The received data of a frame in which a break signal is detected is transferred to SCFRDR2. After this, however, no received data is transferred until a break ends with the received signal becoming mark 1 and the next data is received.

3 FER 0 R

Framing Error

Indicates a framing error in the data read from the SCFRDR2.

0: No framing error occurred in the data read from SCFRDR2.

[Clearing conditions]

1. The chip is power-on reset or enters stand-by mode.
2. No framing error is present in the data read from SCFRDR2.

1: A framing error occurred in the data read from SCFRDR2.

[Setting condition]

A framing error is present in the data read from SCFRDR2

1. The chip is power-on reset or enters stand-by mode.
2. No parity error is present in the data read from SCFRDR2.

1: A parity error occurred in the data read from SCFRDR2.
[Setting condition]
A parity error is present in the data read from SCFRDR2.

than the specified number of receive triggers.

[Clearing conditions]

1. The chip is power-on reset or enters stand
2. When SCFRDR2 is read until the quantity of data in SCFRDR2 becomes less than the specified number of receive triggers, software reads SCFRDR2 until it has been set to 1, and then writes 0 to R

- 1: The quantity of receive data in SCFRDR2 is not less than the specified number of receive triggers.

[Setting condition]

The quantity of receive data which is greater than the specified number of receive triggers is being stored in SCFRDR2.*

Note: * Since SCFTDR2 is a 16-byte FIFO register, the maximum quantity of data which can be stored in SCFRDR2 is 16. If the number of receive triggers (RDF) is 1, the specified number of receive triggers. If attempted to read after all data in the SCFRDR2 have been read, the data is undefined. The quantity of receive data in SCFRDR2 is indicated by the lower 8 bits of SCFTDR2.

SCFRDR2 after the receive ended normally.

[Clearing conditions]

1. The chip is power-on reset or enters standby mode.
2. DR is read as 1, then written to with 0.

1: Next receive data is not received.

[Setting condition]

SCFRDR2 stores the data which is less than the specified number of receive triggers, and the data is not yet received after 15 etu has elapsed from the stop bit.*

Note: * This is equivalent to 1.5 frames with the stop-bit format. (etu: Elementary Time Unit)

Note: * The only value that can be written is 0 to clear the flag.

The SCBRR2 setting is calculated as follows:

$$\text{Asynchronous mode: } N = \frac{P\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

B: Bit rate (bit/s)

N: SCBRR2 setting for baud rate generator ($0 \leq N \leq 255$)

$P\phi$: Operating frequency for peripheral modules (MHz)

n: Baud rate generator clock source ($n = 0, 1, 2, 3$) (for the clock sources and n, see table 16.2.)

Table 16.2 SCSMR2 Settings

n	Clock Source	SCSMR2 Settings	
		CKS1	CKS0
0	$P\phi$	0	0
1	$P\phi/4$	0	1
2	$P\phi/16$	1	0
3	$P\phi/64$	1	1

Note: Find the bit rate error by the following formula:

$$\text{Error (\%)} = \left\{ \frac{P\phi \times 10^6}{(N+1) \times 64 \times 2^{2n-1} \times B} - 1 \right\} \times 100$$

150	2	95	0.00	2	103	0.16	1	127
300	1	191	0.00	1	207	0.16	0	255
600	1	95	0.00	1	103	0.16	0	127
1200	0	191	0.00	0	207	0.16	0	255
2400	0	95	0.00	0	103	0.16	0	127
4800	0	47	0.00	0	51	0.16	0	63
9600	0	23	0.00	0	25	0.16	0	31
19200	0	11	0.00	0	12	0.16	0	15
31250	0	6	5.33	0	7	0.00	0	9
38400	0	5	0.00	0	6	-6.99	0	1

Bit Rate (bit/s)	P ϕ (MHz)								
	10			12			12.7		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	177	-0.25	1	212	0.03	2	217	0.03
150	2	129	0.16	1	155	0.16	2	159	0.16
300	2	64	0.16	1	77	0.16	2	79	0.16
600	1	129	0.16	0	155	0.16	1	159	0.16
1200	1	64	0.16	0	77	0.16	1	79	0.16
2400	0	129	0.16	0	38	0.16	0	159	0.16
4800	0	64	0.16	0	19	0.16	0	79	0.16
9600	0	32	-1.36	0	9	0.16	0	39	0.16
19200	0	15	1.73	0	4	0.16	0	19	0.16
31250	0	9	0.00	0	2	0.00	0	11	0.00
38400	0	7	1.73	0	9	-2.34	0	9	1.73

Rev. 5.00 May 29, 2006 pag

REJ03

RENESAS

600	1	191	0.00	1	207	0.16	1	255	0.00	1	64
1200	1	95	0.00	1	103	0.16	1	127	0.00	1	12
2400	0	191	0.00	0	207	0.16	0	255	0.00	0	64
4800	0	95	0.00	0	103	0.16	0	127	0.00	0	12
9600	0	47	0.00	0	51	0.16	0	63	0.00	0	64
19200	0	23	0.00	0	25	0.16	0	31	0.00	0	32
31250	0	14	-1.70	0	15	0.00	0	19	-1.70	0	19
38400	0	11	0.00	0	12	0.16	0	15	0.00	0	15
115200	0	3	0.00	0	3	8.51	0	4	6.67	0	4
500000	0	0	-7.84	0	0	0.00	0	0	22.9	0	0

600	2	77	0.16	2	79	0.00	2	92	0.46	2	9
1200	1	155	0.16	1	159	0.00	1	186	-0.08	1	1
2400	1	77	0.16	1	79	0.00	1	92	0.46	1	9
4800	0	155	0.16	0	159	0.00	0	186	-0.08	0	1
9600	0	77	0.16	0	79	0.00	0	92	0.46	0	9
19200	0	38	0.16	0	39	0.00	0	46	-0.61	0	4
31250	0	23	0.00	0	24	-1.70	0	28	-1.03	0	2
38400	0	19	-2.34	0	19	0.00	0	22	1.55	0	2
115200	0	6	-6.99	0	6	-4.76	0	7	-2.68	0	7
500000	0	1	-25.0	0	1	-23.2	0	1	-10.3	0	1



600	2	108	-0.43
1200	1	216	0.03
2400	1	108	-0.43
4800	0	216	0.03
9600	0	108	-0.43
19200	0	53	0.49
31250	0	32	1.03
38400		26	0.49
11520	0	8	0.49
500000	0	1	4.19

Table 16.4 lists the maximum bit rates in the asynchronous mode when the baud rate generator is used. Table 16.5 lists the maximum bit rates when an external clock input is used.

14.7456	460800	0	0
16	500000	0	0
19.6608	614400	0	0
20	625000	0	0
24	750000	0	0
24.576	768000	0	0
28.7	896875	0	0
30	937500	0	0

Table 16.5 Maximum Bit Rates during External Clock Input (Asynchronous M

Pϕ (MHz)	External Input Clock (MHz)	Maximum Bit Rate
8	2.0000	125000
9.8304	2.4576	153600
12	3.0000	187500
14.7456	3.6864	230400
16	4.0000	250000
19.6608	4.9152	307200
20	5.0000	312500
24	6.0000	375000
24.576	6.1440	384000
28.7	7.1750	448436
30	7.5000	468750

6	RTRG0	0	R/W	<p>Set the reference number of the receive data full count. The RDF in SCSSR2 is set to 1, when the receive count has exceeded the following trigger number.</p> <p>Trigger number of receive data.</p> <p>00: 1 01: 4 10: 8 11: 14</p>
5	TTRG1	0	R/W	Trigger of the Number of Transmit FIFO Data
4	TTRG0	0	R/W	<p>Set the reference number of the send data empty count. The TDFE in SCSSR2 is set to 1, when the transmit count has fallen the following trigger number.</p> <p>Trigger number of transmit data.</p> <p>00: 8 (8) 01: 4 (12) 10: 2 (14) 11: 1 (15)</p> <p>Note: Values in brackets mean the number of empty FIFOs in SCFTDR when the TDFE is set.</p>
3	MCE	0	R/W	<p>Modem Control Enable</p> <p>Enables the modem control signals $\overline{CTS2}$ and $\overline{RTS2}$.</p> <p>0: Disables the modem signal* 1: Enables the modem signal</p> <p>Note: * The $\overline{CTS2}$ is fixed to active 0 regardless of the input value, and the $\overline{RTS2}$ is also fixed to active 0.</p>

standby mode.

1	RFRST	0	R/W	Receive FIFO Data Register Reset Cancels the receive data in the SCFRDR2 and data to the empty state. 0: Disables reset operation* 1: Enables reset operation Note: * The reset is executed in a hardware re-standby mode.
0	LOOP	0	R/W	Loop Back Test Internally connects the transmit output pin (TXD2) to the receive input pin (RXD2) and enables the loop back test. 0: Disables the loop back test 1: Enables the loop back test

The lower eight bits of this register indicate the number of receive data items stored in SCFRDR2. The H'00 means no receive data, and the H'10 means that the full of receive data is stored in the SCFRDR2.

Bit	Bit Name	Initial Value	R/W	Description
15 to 13	—	All 0	R	Reserved These bits are always read as 0.
12 to 8	T4 to T0	All 0	R	Number of non-transmitted data.
7 to 5	—	All 0	R	Reserved These bits are always read as 0.
4 to 0	R4 to R0	All 0	R	Number of received data.

16.3.11 SC Port Control Register (SCPCR)

For information about the SC port control register (SCPCR), see section 14.3.8, SC Port Control Register (SCPCR).

16.3.12 SC Port Data Register (SCPDR)

For information about the SC port data register (SCPDR), see section 14.3.9, SC Port Data Register (SCPDR).

- Data length is selectable: seven or eight bits.
- Parity and multiprocessor bits are selectable. So is the stop bit length (one or two bits). The combination of the preceding selections constitutes the communication format and stop bit length.
- In receiving, it is possible to detect framing errors (FER), parity errors (PER), receive data full, receive data ready, and breaks.
- In transmitting, it is possible to detect transmit FIFO data empty.
- The number of stored data for both the transmit and receive FIFO registers is displayed.
- An internal or external clock can be selected as the SCIF clock source.
 - When an internal clock is selected, the SCIF operates using the on-chip baud rate generator, and can output a serial clock signal with a frequency 16 times the bit rate.
 - When an external clock is selected, the external clock input must have a frequency 16 times the bit rate. (The on-chip baud rate generator is not used.)

Table 16.6 SCSMR2 Settings and SCIF Communication Formats

Mode	SCSMR2 Settings					SCIF Communication
	Bit 6 CHR	Bit 5 PE	Bit 3 STOP	Data Length	Parity Bit	Stop Bit Length
Asynchronous	0	0	0	8-bit	Not set	1 bit
			1			2 bits
		1	0	Set	1 bit	
			1		2 bits	
	1	0	0	7-bit	Not set	1 bit
			1			2 bits
		1	0	Set	1 bit	
			1		2 bits	

16.4.1 Serial Operation

Transmit/Receive Formats

Table 16.8 lists eight communication formats that can be selected. The format is selected by the settings in the SCSMR2.

Table 16.8 Serial Communication Formats

SCSMR2 Bits			Serial Transmit/Receive Format and Frame Length										
CHR	PE	STOP	1	2	3	4	5	6	7	8	9	10	11
0	0	0	START	8-Bit data							STOP		
0	0	1	START	8-Bit data							STOP	STOP	
0	1	0	START	8-Bit data							P	STOP	
0	1	1	START	8-Bit data							P	STOP	STOP
1	0	0	START	7-Bit data					STOP				
1	0	1	START	7-Bit data					STOP	STOP			
1	1	0	START	7-Bit data					P	STOP			
1	1	1	START	7-Bit data					P	STOP	STOP	STOP	

Legend:

START: Start bit

STOP: Stop bit

P: Parity bit

When the SCIF operates on an internal clock, it can output a clock signal at the SCK2 frequency of this output clock is 16 times the bit rate.


Transmitting and Receiving Data (SCIF Initialization)

Before transmitting or receiving, clear the TE and RE bits to 0 in the serial control register (SCSCR2), then initialize the SCIF as follows.

When changing the communication format, always clear the TE and RE bits to 0 before the procedure given below. Clearing TE to 0 initializes the transmit shift register (SCSTDR). Clearing TE and RE to 0, however, does not initialize the serial status register (SCSSR), FIFO data register (SCFTDR2), or receive FIFO data register (SCFRDR2), which retain previous contents. Clear TE to 0 after all transmit data are transmitted and the TEND bit in SCSSR2 is set. The transmitting data enters the high impedance state after clearing to 0. The bit can be cleared to 0 in transmitting. Set the TFRST bit in the SCFCR2 to 1 and clear SCFTDR2 before TE is set again to start transmission.


When an external clock is used, the clock should not be stopped during initialization or operation. SCIF operation becomes unreliable if the clock is stopped.

Figure 16.5 is a sample flowchart for initializing the SCIF. The procedure for initializing is:



4. Wait at least one bit interval, then set the TE bit or RE bit in SCSCR2 to 1. Also set the RIE and TIE bits. Setting the TE and RE bits enables the TxD2 and RxD2 pins to be used. When transmitting, the SCIF will go to the mark state; when receiving, it will go to the idle state, waiting for a start bit.

Figure 16.5 Sample SCIF Initialization Flowchart



The number of transmit data bytes that can be written is 16 - (transmit trigger set number).


2. Serial transmission continuation procedure: To continue serial transmission, read 1 from the TDFE flag to confirm that writing is possible, then write data to SCFTDR2, and then clear the TDFE flag to 0.
3. Break output at the end of serial transmission: To output a break in serial transmission, set the SCPDR and SCPCR, then clear the TE bit to 0 in the SCSSR2. For information on SCPDR and SCPCR, see 16.3.11, SC Port Control Register (SCPCR), and 16.3.12, SC Port Data Register (SCPDR). In steps 1 and 2, it is possible to ascertain the number of data bytes that can be written from the number of transmit data bytes in SCFTDR2 indicated by the upper 8 bits of the SCFDR2.

Figure 16.6 Sample Serial Transmission Flowchart

number of transmit data bytes in SCFTDR2 falls below the transmit trigger number SCFCR2, the TDFE flag is set. If the TIE bit in SCSCR2 is set to 1 at this time, a transmit FIFO-data-empty interrupt (TXI) request is generated.

The serial transmit data is sent from the TxD2 pin in the following order.

- a. Start bit: One-bit 0 is output.
 - b. Transmit data: 8-bit or 7-bit data is output in LSB-first order.
 - c. Parity bit: One parity bit (even or odd parity) is output. (A format in which a parity bit is not output can also be selected.)
 - d. Stop bit(s): One- or two-bit 1s (stop bits) are output.
 - e. Mark state: 1 is output continuously until the start bit that starts the next transmission is sent.
3. The SCIF checks the SCFTDR2 transmit data at the timing for sending the stop bit. If data is present, the data is transferred from SCFTDR2 to SCTSR2, the stop bit is sent, and the transmission of the next frame is started.
- If there is no transmit data, the TEND flag in SCSSR2 is set to 1, the stop bit is sent, and the line goes to the mark state in which 1 is output continuously.



**Figure 16.7 Example of Transmit Operation
(Example with 8-Bit Data, Parity, One Stop Bit)**

- When modem control is enabled, transmission can be stopped and restarted in accordance with the $\overline{\text{CTS2}}$ input value. When $\overline{\text{CTS2}}$ is set to 1, if transmission is in progress, the line returns to the mark state after transmission of one frame. When $\overline{\text{CTS2}}$ is set to 0, the next transmission starts with the output starting from the start bit.

Figure 16.8 shows an example of the operation when modem control is used.





Figure 16.8 Example of Operation Using Modem Control ($\overline{\text{CTS2}}$)

reading the value of the RxD2 pin.



2. SCIF status check and receive data read : Read the SCSSR2 and check that RDF = 1, then read the receive data in SCFRDR2, read 1 from the RDF flag, and then clear the RDF flag to 0. The transition of the RDF flag from 0 to 1 can be identified by an RXI interrupt.

3. Serial reception continuation procedure: To continue serial reception, read at least the receive trigger set number of receive data bytes from SCFRDR2, read 1 from the RDF flag, then clear the RDF flag to 0. The number of receive data bytes in SCFRDR2 can be ascertained by reading the lower bits of SCFDR2.

Figure 16.9 Sample Serial Reception Flowchart (1)




Figure 16.10 Sample Serial Reception Flowchart (2)

- a. Stop bit check: The SCIF checks whether the stop bit is 1. If there are two stop bits, the first is checked.
- b. The SCIF checks whether receive data can be transferred from the receive shift register (SCRSR2) to SCFRDR2.
- c. Break check: The SCIF checks that the BRK flag is 0, indicating that the break interrupt is not set.

If all the above checks are passed, the receive data is stored in SCFRDR2.


Note: Reception is not suspended when a receive error occurs.

4. If the RIE bit in SCSCR2 is set to 1 when the RDF or DR flag changes to 1, a receive-data-full interrupt (RXI) request is generated.

If the RIE bit in SCSCR2 is set to 1 when the ER flag changes to 1, a receive-error interrupt (ERI) request is generated.

If the RIE bit in SCSCR2 is set to 1 when the BRK flag changes to 1, a break reception interrupt (BRI) request is generated.

Figure 16.11 shows an example of the operation for reception.



**Figure 16.11 Example of SCIF Receive Operation
(Example with 8-Bit Data, Parity, One Stop Bit)**

- When modem control is enabled, the $\overline{\text{RTS2}}$ signal is output when SCFRDR2 is full. When $\overline{\text{RTS2}}$ is 0, reception is possible. When $\overline{\text{RTS2}}$ is 1, this indicates that SCFRDR2 is full and reception is not possible.

Figure 16.12 shows an example of the operation when modem control is used.




Figure 16.12 Example of Operation Using Modem Control ($\overline{\text{RTS2}}$)

When the TDFE flag in the SCSSR2 is set to 1, a TXI interrupt request is generated. The TXI interrupt can be activated and data transfer performed when this interrupt is generated. The TDFE flag is cleared to 0 when data exceeding the number of transmit triggers is written to SCFTDR2. When the DMAC, the TDFE flag is read as 1, then 0 is written to the TDFE flag.

When the RDF flag in SCSSR2 is set to 1, an RXI interrupt request is generated. The RXI interrupt can be activated and data transfer performed when the RDF flag in SCSSR2 is set to 1. The RXI interrupt is cleared to 0 when SCFRDR2 is read until the quantity of receive data in SCFRDR2 becomes less than the specified number of receive triggers by the DMAC, the RDF flag is read as 1, and 0 is written to the RDF flag.

When the ER flag in SCSSR2 is set to 1, an ERI interrupt request is generated.

When the BRK flag in SCSSR2 is set to 1, a BRI interrupt request is generated.

The TXI interrupt indicates that transmit data can be written, and the RXI interrupt indicates that there is receive data in SCFRDR2.

Table 16.9 SCIF Interrupt Sources

Interrupt Source	Description	DMAC Activation	Priority Rese
ERI	Interrupt initiated by receive error flag (ER)	Not possible	High
RXI	Interrupt initiated by receive data FIFO full flag (RDF) or data ready flag (DR)	Possible (RDF only)	
BRI	Interrupt initiated by break flag (BRK)	Not possible	
TXI	Interrupt initiated by transmit FIFO data empty flag (TDFE)	Possible	

See section 4, Exception Processing, for priorities and the relationship with non-SCIF i

If the number of data bytes written in SCFTDR2 is equal to or less than the transmit trigger number, the TDFE flag will be set to 1 again after being cleared to 0. TDFE clearing therefore be carried out after data more than the specified number of transmit trigger bytes have been written to SCFTDR2.

The number of transmit data bytes in SCFTDR2 can be found from the upper 8 bits of the SCFDR2.

2. SCFRDR2 Reading and the RDF Flag

The RDF flag in SCSSR2 is set when the number of receive data bytes in the SCFRDR2 become equal to or greater than the receive trigger number set by bits RTRG1 and RTRG2. After RDF is set, receive data equivalent to the trigger number can be read from SCFRDR2, allowing efficient continuous reception.

However, if the number of data bytes in SCFRDR2 is greater than the trigger number, the RDF flag will be set to 1 again even if it is cleared to 0. The RDF flag should therefore be cleared to 0 after being read as 1 after all the receive data has been read.

The number of receive data bytes in SCFRDR2 can be found from the lower 8 bits of the SCFDR2 FIFO data count register (SCFDR2).

3. Break Detection and Processing

Break signals can be detected by reading the RxD2 pin directly when a framing error is detected. In the break state the input from the RxD2 pin consists of all 0s, so the BRK flag is set and the parity error flag (PER) may also be set. Note that, although transfer of data to SCFRDR2 is halted in the break state, the SCIF receiver continues to operate, so that after the BRK flag is cleared to 0 it will be set to 1 again.

4. Sending a Break Signal

The I/O condition and level of the TxD2 pin are determined by the SCP2DT bit in the SCPCR and bits SCP2MD0 and SCP2MD1 in the SCPCR. This feature can be used to send a break signal.

To send a break signal during serial transmission, clear the SCP2DT bit to 0 (desired I/O level), then set the SCP2MD0 and SCP2MD1 bits to 0 and 1, respectively, and finally set the TE bit to 0 (halting transmission). When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, and 0 is output from the TxD2 pin.

the SCIF synchronizes internally with the fall of the start bit, which it samples on the clock. Receive data is latched at the rising edge of the eighth base clock pulse. The timing is shown in figure 16.13.




Figure 16.13 Receive Data Sampling Timing in Asynchronous Mode

The receive margin in asynchronous mode can therefore be expressed as shown in equation 1:

Equation 1:

$$M = \left| \left(0.5 - \frac{1}{2N} \right) - (L - 0.5) F - \frac{|D - 0.5|}{N} (1 + F) \right| \times 100\%$$

M: Receive margin (%)

N: Ratio of clock frequency to bit rate (N = 16)

D: Clock duty cycle (D = 0 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute deviation of clock frequency

This is a theoretical value. A reasonable margin to allow in system designs is 20% to 30%.

Rev. 5.00 May 29, 2006 pag

REJ03


RENESAS

Port	Port Function (Related Module)	Other Function (Related Module)
A	PTA7 I/O (port)	D23 I/O (data bus)
A	PTA6 I/O (port)	D22 I/O (data bus)
A	PTA5 I/O (port)	D21 I/O (data bus)
A	PTA4 I/O (port)	D20 I/O (data bus)
A	PTA3 I/O (port)	D19 I/O (data bus)
A	PTA2 I/O (port)	D18 I/O (data bus)
A	PTA1 I/O (port)	D17 I/O (data bus)
A	PTA0 I/O (port)	D16 I/O (data bus)
B	PTB7 I/O (port)	D31 I/O (data bus)
B	PTB6 I/O (port)	D30 I/O (data bus)
B	PTB5 I/O (port)	D29 I/O (data bus)
B	PTB4 I/O (port)	D28 I/O (data bus)
B	PTB3 I/O (port)	D27 I/O (data bus)
B	PTB2 I/O (port)	D26 I/O (data bus)
B	PTB1 I/O (port)	D25 I/O (data bus)
B	PTB0 I/O (port)	D24 I/O (data bus)

C	PTC2 I/O (port)	WE3 output (BSC) / DQM00 output (BSC) / ICIOWR output (BSC)
C	PTC1 I/O (port)	WE2 output (BSC) / DQMUL output (BSC) / ICIORD output (BSC)
C	PTC0 I/O (port)	BS output (BSC)
D	PTD7 I/O (port)	CE2B output (PCMCIA)
D	PTD6 I/O (port)	CE2A output (PCMCIA)
D	PTD5 I/O (port)	IOIS16 input (PCMCIA)
D	PTD4 I/O (port)	CKE output (BSC)
D	PTD3 I/O (port)	CASU output (BSC)
D	PTD2 I/O (port)	CASL output (BSC)
D	PTD1 I/O (port)	RASU output (BSC)
D	PTD0 I/O (port)	RASL output (BSC)
E	PTE7 I/O (port)	IRQOUT output
E	PTE6 I/O (port)	TCLK I/O (Timer)
E	PTE5 I/O (port)	STATUS1 output (CPG)
E	PTE4 I/O (port)	STATUS0 output (CPG)
E	PTE3 I/O (port)	DRAK1 output (DMAC)
E	PTE2 I/O (port)	DRAK0 output (DMAC)
E	PTE1 I/O (port)	DACK1 output (DMAC)
E	PTE0 I/O (port)	DACK0 output (DMAC)

F	PTF1 I/O (port)	AUDATA[1] I/O (AUD)
F	PTF0 I/O (port)	AUDATA[0] I/O (AUD)
G	PTG5 input (port)	$\overline{\text{ADTRG}}$ input (ADC)
G	PTG4 input (port)	AUDCK input (AUD)
G	PTG3 input (port)	$\overline{\text{TRST}}$ input (AUD)/(H-UDI)
G	PTG2 input (port)	TMS input (H-UDI)
G	PTG1 input (port)	TCK input (H-UDI)
G	PTG0 input (port)	TDI input (H-UDI)
H	PTH6 I/O (port)	DREQ1 input (DMAC)
H	PTH5 I/O (port)	$\overline{\text{DREQ0}}$ input (DMAC)
H	PTH4 I/O (port)	IRQ4 input (INTC)
H	PTH3 I/O (port)	IRQ3 input (INTC) / $\overline{\text{IRL3}}$ input (I/O)
H	PTH2 I/O (port)	IRQ2 input (INTC) / $\overline{\text{IRL2}}$ input (I/O)
H	PTH1 I/O (port)	IRQ1 input (INTC) / $\overline{\text{IRL1}}$ input (I/O)
H	PTH0 I/O (port)	IRQ0 input (INTC) / $\overline{\text{IRL0}}$ input (I/O)
J	PTJ3 I/O (port)	AN3 input (ADC)/ DA0 output (DAC)
J	PTJ2 I/O (port)	AN2 input (ADC)/ DA1 output (DAC)
J	PTJ1 I/O (port)	AN1 input (ADC)
J	PTJ0 I/O (port)	AN0 input (ADC)

SCPT	SCPT1 I/O (port)	SCR0 I/O (SCI)
SCPT	SCPT0 input (port)	RxD0 input (SCI)
	SCPT0 output (port)	TxD0 output (SCI)

 : Initially selected function

Note: SCPT0, and SCPT2 have the same data register to be accessed although they have different input pins and output pins.

17.1 Register Description

The pin function controller has the following registers. Refer to section 23, List of Registers, for more details of the addresses and access sizes.

- Port A control register (PACR)
- Port B control register (PBCR)
- Port C control register (PCCR)
- Port D control register (PDCR)
- Port E control register (PECR)
- Port F control register (PFCR)
- Port G control register (PGCR)
- Port H control register (PHCR)
- Port J control register (PJCR)
- SC port control register (SCPCR)

				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
13	PA6MD1	0	R/W	PA6 Mode
12	PA6MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
11	PA5MD1	0	R/W	PA5 Mode
10	PA5MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
9	PA4MD1	0	R/W	PA4 Mode
8	PA4MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
7	PA3MD1	0	R/W	PA3 Mode
6	PA3MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)

2	PA1MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
1	PA0MD1	0	R/W	PA0 Mode
0	PA0MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

17.1.2 Port B Control Register (PBCR)

Port B Control Register (PBCR) is a 16-bit read/write register that selects the pin function input pull-up MOS control.

Bit	Bit Name	Initial Value	R/W	Description
15	PB7MD1	0	R/W	PB7 Mode
14	PB7MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
13	PB6MD1	0	R/W	PB6 Mode
12	PB6MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

8	PB4MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
7	PB3MD1	0	R/W	PB3 Mode
6	PB3MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
5	PB2MD1	0	R/W	PB2 Mode
4	PB2MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
3	PB1MD1	0	R/W	PB1 Mode
2	PB1MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
1	PB0MD1	0	R/W	PB0 Mode
0	PB0MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
13	PC6MD1	0	R/W	PC6 Mode
12	PC6MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
11	PC5MD1	0	R/W	PC5 Mode
10	PC5MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
9	PC4MD1	0	R/W	PC4 Mode
8	PC4MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
7	PC3MD1	0	R/W	PC3 Mode
6	PC3MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)

2	PC1MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
1	PC0MD1	0	R/W	PC0 Mode
0	PC0MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

17.1.4 Port D Control Register (PDCR)

Port D Control Register (PDCR) is a 16-bit read/write register that selects the pin function and the input pull-up MOS control.

Bit	Bit Name	Initial Value	R/W	Description
15	PD7MD1	0	R/W	PD7 Mode
14	PD7MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
13	PD6MD1	0	R/W	PD6 Mode
12	PD6MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

8	PD4MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
7	PD3MD1	0	R/W	PD3 Mode
6	PD3MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
5	PD2MD1	0	R/W	PD2 Mode
4	PD2MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
3	PD1MD1	0	R/W	PD1 Mode
2	PD1MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
1	PD0MD1	0	R/W	PD0 Mode
0	PD0MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
13	PE6MD1	0	R/W	PE6 Mode
12	PE6MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
11	PE5MD1	0	R/W	PE5 Mode
10	PE5MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
9	PE4MD1	0	R/W	PE4 Mode
8	PE4MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)
7	PE3MD1	0	R/W	PE3 Mode
6	PE3MD0	0	R/W	00: Other function (See table 17.1)
				01: Port output
				10: Port input (Pull-up MOS: on)
				11: Port input (Pull-up MOS: off)

2	PE1MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
1	PE0MD1	0	R/W	PE0 Mode
0	PE0MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

15	—	1/0	R	Reserved
				When $\overline{\text{ASEMD0}} = 0$, this bit is always read as 0 and must only be written with 0.
				When $\overline{\text{ASEMD0}} = 1$, this bit is always read as 1 and must only be written with 1.
14	—	0	R	Reserved
				This bit is always read as 0 and must only be written with 0.
13	PF6MD1	1/0	R/W	PF6 Mode
12	PF6MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
11	PF5MD1	1/0	R/W	PF5 Mode
10	PF5MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
9	PF4MD1	1/0	R/W	PF4 Mode
8	PF4MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

4	PF2MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
3	PF1MD1	1/0	R/W	PF1 Mode 1
2	PF1MD0	0	R/W	00: Other function (See table 17.1) 01: Reserved (Setting prohibited) 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
1	PF0MD1	1/0	R/W	PF0 Mode 1
0	PF0MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

13, 12	—	All 0	R	Reserved These bits are always read as 1. The value should always be 0.
14, 12	—	All 0	R	Reserved These bits are always read as 0. The value should always be 0.
11	PG5MD1	1	R/W	PG5 Mode
10	PG5MD0	0	R/W	00: Other function (See table 17.1) 01: Reserved (Setting prohibited) 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
9	PG4MD1	1/0	R/W	PG4 Mode
8	PG4MD0	0	R/W	00: Other function (See table 17.1) 01: Reserved (Setting prohibited) 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
7	PG3MD1	1/0	R/W	PG3 Mode
6	PG3MD0	0	R/W	00: Other function (See table 17.1) 01: Reserved (Setting prohibited) 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
5	PG2MD1	1/0	R/W	PG2 Mode
4	PG2MD0	0	R/W	00: Other function (See table 17.1) 01: Reserved (Setting prohibited) 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

01: Reserved (Setting prohibited)
10: Port input (Pull-up MOS: on)
11: Port input (Pull-up MOS: off)

Note: The bit number are out of sequence.

17.1.8 Port H Control Register (PHCR)

Port H Control Register (PHCR) is a 16-bit read/write register that selects the pin function and the input pull-up MOS control.

Bit	Bit Name	Initial Value	R/W	Description
15, 14	—	All 0	R	Reserved These bits are always read as 0. The write value should always be 0.
13	PH6MD1	0	R/W	PH6 Mode
12	PH6MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
11	PH5MD1	0	R/W	PH5 Mode
10	PH5MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

6	PH3MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
5	PH2MD1	0	R/W	PH2 Mode
4	PH2MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
3	PH1MD1	0	R/W	PH1 Mode
2	PH1MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
1	PH0MD1	0	R/W	PH0 Mode
0	PH0MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	—	All 0	R	Reserved These bits are always read as 0. The w should always be 0.
7	PJ3MD1	0	R/W	PJ3 Mode
6	PJ3MD0	0	R/W	00: Other function (See table 17.1) 01: Reserved (Setting prohibited) 10: Port input 11: Port input
5	PJ2MD1	0	R/W	PJ2 Mode
4	PJ2MD0	0	R/W	00: Other function (See table 17.1) 01: Reserved (Setting prohibited) 10: Port input 11: Port input
3	PJ1MD1	0	R/W	PJ1 Mode
2	PJ1MD0	0	R/W	00: Other function (See table 17.1) 01: Reserved (Setting prohibited) 10: Port input 11: Port input
1	PJ0MD1	0	R/W	PJ0 Mode
0	PJ0MD0	0	R/W	00: Other function (See table 17.1) 01: Reserved (Setting prohibited) 10: Port input 11: Port input

When the RE bit in SCSCR is set to 1, the SCPCR setting is ignored and the RxD function is selected.

When the TE bit in SCSCR2 is set to 1, the SCPCR setting is ignored and the TxD2 function is selected.

When the RE bit in SCSCR2 is set to 1, the SCPCR setting is ignored and the RxD2 function is selected.

Bit	Bit Name	Initial Value	R/W	Description
15 to 12	—	All 0	R	Reserved These bits are always read as 0. The should always be 0.
11	SCP5MD1	1	R/W	SCP5 Mode
10	SCP5MD0	0	R/W	00: Other function (See table 17.1) 01: Reserved (Setting prohibited) 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
9	SCP4MD1	1	R/W	SCP4 Mode
8	SCP4MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)
7	SCP3MD1	1	R/W	SCP3 Mode
6	SCP3MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

11: General input (SCPT[2] input pin)
Transmit data output 1 (TxD2)

Note: There is no combination of simul
of SCPT[2] because one bit (SC
accessed using two pins of TxD2

When the port input is set (bit SCPnMD
1) and when the TE bit in SCSCR is se
TxD1 pin is in the output state. When t
cleared to 0, the TxD2 pin is in the high
impedance state.

3	SCP1MD1	1	R/W	SCP1 Mode
2	SCP1MD0	0	R/W	00: Other function (See table 17.1) 01: Port output 10: Port input (Pull-up MOS: on) 11: Port input (Pull-up MOS: off)

11: General input (SCPT[0] input pin)
Transmit data output 0 (TxD0)

Note: There is no combination of signals of SCPT[0] because one bit (SCPT[0]) is accessed using two pins of TxD0 and RxD0.

When the port input is set (bit SCPnM[0] = 1) and when the TE bit in SCSCR is set, the TxD0 pin is in the output state. When the TE bit is cleared to 0, the TxD0 pin is in the high impedance state.

Port A is an 8-bit I/O port with the pin configuration shown in figure 18.1. Each pin has a pull-up MOS, which is controlled by Port A Control Register (PACR) in PFC.




Figure 18.1 Port A

18.1.1 Register Description

Port A has the following register. Refer to section 23, List of Registers, for more details on register addresses and access sizes.

- Port A data register (PADR)

7	PA7DT	0	R/W
6	PA6DT	0	R/W
5	PA5DT	0	R/W
4	PA4DT	0	R/W
3	PA3DT	0	R/W
2	PA2DT	0	R/W
1	PA1DT	0	R/W
0	PA0DT	0	R/W

Table 18.1 shows the function of PAnMD[n].

Table 18.1 Read/Write Operation of the Port A Data Register (PADR)

PAnMD1	PAnMD0	Pin State	Read	Write
0	0	Other function	PADR value	Value is written to PADR, but does not affect pin state.
	1	Output	PADR value	Write value is output from pin.
1	0	Input (Pull-up MOS on)	Pin state	Value is written to PADR, but does not affect pin state.
	1	Input (Pull-up MOS off)	Pin state	Value is written to PADR, but does not affect pin state.

Note: n = 0 to 7




Figure 18.2 Port B

18.2.1 Register Description

Port B has the following register. Refer to section 23, List of Registers, for more details on register addresses and access size.

- Port B data register (PBDR)

7	PB7DT	0	R/W
6	PB6DT	0	R/W
5	PB5DT	0	R/W
4	PB4DT	0	R/W
3	PB3DT	0	R/W
2	PB2DT	0	R/W
1	PB1DT	0	R/W
0	PB0DT	0	R/W

Table 18.2 Read/Write Operation of the Port B Data Register (PBDR)

PBnMD1	PBnMD0	Pin State	Read	Write
0	0	Other function	PBDR value	Value is written to PBDR, but does not affect pin state.
	1	Output	PBDR value	Write value is output from pin.
1	0	Input (Pull-up MOS on)	Pin state	Value is written to PBDR, but does not affect pin state.
	1	Input (Pull-up MOS off)	Pin state	Value is written to PBDR, but does not affect pin state.

Note: n = 0 to 7




Figure 18.3 Port C

18.3.1 Register Description

Port C has the following register. Refer to section 23, List of Registers, for more details on register addresses and access sizes.

- Port C data register (PCDR)

sleep mode, and in a manual reset.

Bit	Bit Name	Initial Value	R/W	Description
7	PC7DT	0	R/W	Table 18.3 shows the function of
6	PC6DT	0	R/W	
5	PC5DT	0	R/W	
4	PC4DT	0	R/W	
3	PC3DT	0	R/W	
2	PC2DT	0	R/W	
1	PC1DT	0	R/W	
0	PC0DT	0	R/W	

Table 18.3 Read/Write Operation of the Port C Data Register (PCDR)

PCnMD1	PCnMD0	Pin State	Read	Write
0	0	Other function	PCDR value	Value is written to PCDR, but does not affect pin state.
	1	Output	PCDR value	Write value is output from pin.
1	0	Input (Pull-up MOS: on)	Pin state	Value is written to PCDR, but does not affect pin state.
	1	Input (Pull-up MOS: off)	Pin state	Value is written to PCDR, but does not affect pin state.

Note: n = 0 to 7




Figure 18.4 Port D

18.4.1 Register Description

Port D has the following register. Refer to section 23, List of Registers, for more details on register addresses and access sizes.

- Port D data register (PDDR)

Bit	Bit Name	Initial Value	R/W	Description
7	PD7DT	0	R/W	Table 18.4 shows the function of PDDR
6	PD6DT	0	R/W	
5	PD5DT	0	R/W	
4	PD4DT	0	R/W	
3	PD3DT	0	R/W	
2	PD2DT	0	R/W	
1	PD1DT	0	R/W	
0	PD0DT	0	R/W	

Table 18.4 Read/Write Operation of the Port D Data Register (PDDR)

PDnMD1	PDnMD0	Pin State	Read	Write
0	0	Other function	PDDR value	Value is written to PDDR, but does not change pin state.
	1	Output	PDDR value	Write value is output from pin.
1	0	Input (Pull-up MOS: on)	Pin state	Value is written to PDDR, but does not change pin state.
	1	Input (Pull-up MOS: off)	Pin state	Value is written to PDDR, but does not change pin state.

Note: n = 0 to 7




Figure 18.5 Port E

18.5.1 Register Description

Port E has the following register. Refer to section 23, List of Registers, for more details on register addresses and access sizes.

- Port E data register (PEDR)

its previous value in standby mode and sleep mode, and in a manual reset.

Bit	Bit Name	Initial Value	R/W	Description
7	PE7DT	0	R/W	Table 18.5 shows the function of PEDR.
6	PE6DT	0	R/W	
5	PE5DT	0	R/W	
4	PE4DT	0	R/W	
3	PE3DT	0	R/W	
2	PE2DT	0	R/W	
1	PE1DT	0	R/W	
0	PE0DT	0	R/W	

Table 18.5 Read/Write Operation of the Port E Data Register (PEDR)

PE _n MD1	PE _n MD0	Pin State	Read	Write
0	0	Other function	PEDR value	Value is written to PEDR, but does not change pin state.
	1	Output	PEDR value	Write value is output from pin.
1	0	Input (Pull-up MOS: on)	Pin state	Value is written to PEDR, but does not change pin state.
	1	Input (Pull-up MOS: off)	Pin state	Value is written to PEDR, but does not change pin state.

Note: n = 0 to 7




Figure 18.6 Port F

18.6.1 Register Description

Port F has the following register. Refer to section 23, List of Registers, for more details on register addresses and access sizes.

- Port F data register (PFDR)

previous value in standby mode and sleep mode, and in a manual reset.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	R	Reserved
6	PF6DT	0	R/W	Table 18.6 shows the function of PFD
5	PF5DT	0	R/W	
4	PF4DT	0	R/W	
3	PF3DT	0	R/W	
2	PF2DT	0	R/W	
1	PF1DT	0	R/W	
0	PF0DT	0	R/W	

Table 18.6 Read/Write Operation of the Port F Data Register (PFDR)

PFnMD1	PFnMD0	Pin State	Read	Write
0	0	Other functions	PFDR value	Can be written to PFDR but does the pin state.
	1	Output	PFDR value	A value to be written is output from
1	0	Input (Pull-up MOS: on)	Pin state	Can be written to PFDR but does the pin state.
	1	Input (Pull-up MOS: off)	Pin state	Can be written to PFDR but does the pin state.

Note: n = 0 to 6




Figure 18.7 Port G

18.7.1 Register Description

Port G has the following register. Refer to section 23, List of Registers, for more details on register addresses and access sizes.

- Port G data register (PGDR)

Bit	Bit Name	Initial Value	R/W	Description
7	—	*	R	Reserved
6	—	*	R	
5	PG5DT	*	R	Table 18.7 shows the function of PGD
4	PG4DT	*	R	
3	PG3DT	*	R	
2	PG2DT	*	R	
1	PG1DT	*	R	
0	PG0DT	*	R	

Legend: * Undefined

Table 18.7 Read/Write Operation of the Port G Data Register (PGDR)

PGnMD1	PGnMD0	Pin State	Read	Write
0	0	Other function	Low level	Ignored (no affect on pin state)
	1	Reserved	—	Ignored (no affect on pin state)
1	0	Input (Pull-up MOS: on)	Pin state	Ignored (no affect on pin state)
	1	Input (Pull-up MOS: off)	Pin state	Ignored (no affect on pin state)

Note: n = 0 to 5




Figure 18.8 Port H

18.8.1 Register Description

Port H has the following register. Refer to section 23, List of Registers, for more details on register addresses and access sizes.

- Port H data register (PHDR)

sleep mode, and in a manual reset.

Note that the low level is read if bits 6 to 0 are read except in general-purpose input.

Bit	Bit Name	Initial Value	R/W	Description
7	—	*	R	Reserved
6	PH6DT	0	R/W	Table 18.8 shows the function of PHDR
5	PH5DT	0	R/W	
4	PH4DT	0	R/W	
3	PH3DT	0	R/W	
2	PH2DT	0	R/W	
1	PH1DT	0	R/W	
0	PH0DT	0	R/W	

Legend: * Undefined

Table 18.8 Read/Write Operation of the Port H Data Register (PHDR)

PHnMD1	PHnMD0	Pin State	Read	Write
0	0	Other function	PHDR value	Value is written to PHDR, but does not change pin state.
	1	Output	PHDR value	Write value is output from pin.
1	0	Input (Pull-up MOS: on)	Pin state	Value is written to PHDR, but does not change pin state.
	1	Input (Pull-up MOS: off)	Pin state	Value is written to PHDR, but does not change pin state.

Note: n = 0 to 6




Figure 18.9 Port J

18.9.1 Register Description

Port J has the following register. Refer to section 23, List of Registers, for more detail addresses and access sizes.

- Port J data register (PJDR)

7	—	0	R	Reserved
6	—	0	R	
5	—	0	R	
4	—	0	R	
3	PJ3DT	0	R	Table 18.9 shows the function of PJDR
2	PJ2DT	0	R	
1	PJ1DT	0	R	
0	PJ0DT	0	R	

Table 18.9 Read/Write Operation of the Port J Data Register (PJDR)

PJnMD1	PJnMD0	Pin State	Read	Write
0	0	Other function	Low level	Ignored (no affect on pin state)
	1	Reserved (Setting prohibited)	—	Ignored (no affect on pin state)
1	0	Input	Pin state	Ignored (no affect on pin state)
	1	Input	Pin state	Ignored (no affect on pin state)

Note: n = 0 to 3




Figure 18.10 SC Port

18.10.1 Register Description

Port SC has the following register. Refer to section 23, List of Registers, for more details on register addresses and access sizes.

- SC Port data register (SCPDR)

port function (pull-up MOS on) is set as the initial pin function, and the corresponding bits are read from bits SCP5DT to SCP3DT and SCP1DT. SCPDR retains its previous value in standby mode and sleep mode, and in a manual reset.

Note that the low level is read if bit 7 is read except in general-purpose input.

When reading the state of the RxD2 and RxD0 pins of the SCP2DT and SCP0DT bits in SCSCR without clearing the TE or RE bit in SCSCR to 0, set the RE bit in SCSCR to 1. When RE is set to 1, the RxD pin is for input and the pin state can be read before the setting of SC

Bit	Bit Name	Initial Value	R/W	Description
7	—	*	R	Reserved
6	—	*	R	
5	SCP5DT	0	R	Table 18.10 shows the function of SC
4	SCP4DT	0	R/W	
3	SCP3DT	0	R/W	
2	SCP2DT	0	R/W	
1	SCP1DT	0	R/W	
0	SCP0DT	0	R/W	

Legend: * Undefined

		MOS: on)		not affect pin state.
	1	Input (Pull-up MOS: off)	Pin state	Value is written to SCPDR not affect pin state.

Note: n = 0 to 4

- For SCP5DT

SCPnMD1	SCPnMD0	Pin State	Read	Write
0	0	Other function	Low level	Ignored (no affect on pin s
	1	Reserved (Setting prohibited)	—	Ignored (no affect on pin s
1	0	Input (Pull-up MOS: on)	Pin state	Ignored (no affect on pin s
	1	Input (Pull-up MOS: off)	Pin state	Ignored (no affect on pin s

Note: n = 5

- 10-bit resolution
- 4 input channels
- High-speed conversion
 - Conversion time: minimum 15 μ s per channel (with $P\phi = 33$ -MHz peripheral clock)
- Three conversion modes
 - Single mode: A/D conversion of one channel
 - Multi mode: A/D conversion on one to four channels
 - Scan mode: Continuous A/D conversion on one to four channels
- Four 16-bit data registers
 - A/D conversion results are transferred for storage into data registers corresponding to each channel.
- Sample-and-hold function
- A/D conversion can be externally triggered
- A/D interrupt requested at the end of conversion
 - At the end of A/D conversion, an A/D end interrupt (ADI) can be requested.




Figure 19.1 A/D Converter Block Diagram

Analog power-supply pin	AVcc	Input	Analog power supply
Analog ground pin	AVss	Input	Analog ground and reference
Analog input pin 0	AN0	Input	Group 0 analog inputs
Analog input pin 1	AN1	Input	
Analog input pin 2	AN2	Input	
Analog input pin 3	AN3	Input	
A/D external trigger input pin	$\overline{\text{ADTRG}}$	Input	External trigger input for start conversion

19.3 Register Description

The A/D converter has the following registers. Refer to section 23, List of Registers, for details of the addresses and access sizes.

- A/D data register A (ADDRA)
The upper and lower bytes of ADDRA may be represented by ADDRAH and ADDRAL respectively.
- A/D data register B(ADDRB)
The upper and lower bytes of ADDR B may be represented by ADDR BH and ADDR BL respectively.
- A/D data register C (ADDR C)
The upper and lower bytes of ADDR C may be represented by ADDR CH and ADDR CL respectively.
- A/D data register D (ADDR D)
The upper and lower bytes of ADDR D may be represented by ADDR DH and ADDR DL respectively.
- A/D control/status register (ADCSR)
- A/D control register (ADCR)

data, see section 19.4, Bus Master Interface, and section 19.9.3, Access Size and Read. 19.2 indicates the pairings of analog input channels and A/D data registers.

Bit	Bit Name	Initial Value	R/W	Description
15 to 6	AD9 to AD0	All 0	R	Bit data (10 bits)
5 to 0	—	All 0	R	Reserved
				These bits are always read as 0.

Table 19.2 Analog Input Channels and A/D Data Registers

Analog Input Channel	
Group 0	A/D Data Register
AN0	ADDRA
AN1	ADDRB
AN2	ADDRC
AN3	ADDRD

1. Cleared by reading ADF while AD is writing 0 in ADF

2. Cleared when DMAC is activated interrupt and ADDR is read

1: [Setting conditions]

1. Single mode: A/D conversion ends

2. Multi mode: A/D conversion ends selected channels

3. Scan mode: A/D conversion ends selected channels.

6	ADIE	0	R/W	A/D Interrupt Enable
---	------	---	-----	----------------------

Enables or disables the interrupt (ADI) at the end of A/D conversion. Set the conversion is stopped.

0: A/D end interrupt request (ADI) is disabled
1: A/D end interrupt request (ADI) is enabled

- ends.
- 2. Multi mode: A/D conversion starts automatically cleared to 0 when conversion ends in all selected channels.
- 3. Scan mode: A/D conversion starts and continues, cycling among the selected channels, until ADST is cleared to 0 by software reset, or by a transition to single mode.

4	MULTI	0	R/W	<p>Multi Mode</p> <p>Selects single mode, multi mode or scan mode. For further information on operation in these modes, see section 19.6, Operation. The mode is selected by the combination of this bit (MULTI) and bit 5 (SCN) of ADCR.</p> <table style="margin-left: 20px;"> <thead> <tr> <th>MULTI</th> <th>SCN</th> <th></th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">0</td> <td>: Single mode</td> </tr> <tr> <td style="text-align: center;">0</td> <td style="text-align: center;">1</td> <td>: Single mode</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> <td>: Multi mode</td> </tr> <tr> <td style="text-align: center;">1</td> <td style="text-align: center;">1</td> <td>: Scan mode</td> </tr> </tbody> </table>	MULTI	SCN		0	0	: Single mode	0	1	: Single mode	1	0	: Multi mode	1	1	: Scan mode
MULTI	SCN																		
0	0	: Single mode																	
0	1	: Single mode																	
1	0	: Multi mode																	
1	1	: Scan mode																	
3	CKS	0	R/W	<p>Clock Select</p> <p>Selects the A/D conversion time. Clear this bit to 0 before switching the conversion time.</p> <p>0: Conversion time = 536 states (maximum)</p> <p>1: Conversion time = 266 states (maximum)</p>															



001: AN1
010: AN2
011: AN3

AN0, AN1
AN0 to AN1
AN0 to AN1

-
- Notes: 1. Only 0 can be written to clear the flag.
2. The CKS value should be set so that the A/D conversion time is 16 μ s (min)

conversion.
 00: When an external trigger is input, the conversion does not start
 01: The same as above
 10: The same as above
 11: The A/D conversion starts at the falling edge of an input signal from the external trigger ($\overline{\text{ADTRG}}$).

5	SCN	0	R/W	Scan Mode Selects multi mode or scan mode when this bit is set to 1. See the description of bit 4 of the A/D Control/Status Register (ADCSR).
4, 3	—	All 0	R/W	Reserved These bits are always read as 0. The write data should always be 0.
2 to 0	—	All 1	R	Reserved These bits are always read as 1. The write data should always be 0.

19.4 Bus Master Interface

ADDRA to ADDRD are 16-bit registers, but they are connected to the bus master by the upper 8 bits of the 16-bit peripheral data bus. Therefore, although the upper byte can be accessed directly by the bus master, the lower byte is read through an 8-bit temporary register (TEMP).

An A/D data register is read as follows. When the upper byte is read, the upper-byte value is transferred directly to the bus master and the lower-byte value is transferred into TEMP. When the lower byte is read, the TEMP contents are transferred to the bus master.

When reading an A/D data register, always read the upper byte before the lower byte. If you attempt to read only the upper byte, but if only the lower byte is read, the read value is not guaranteed.




Figure 19.2 A/D Data Register Access Operation (Reading H'AA40)




Figure 19.3 Word Access Example

19.5.2 Longword Access

When A/D data registers are read in longword, the upper byte of the A/D data register is from bits 31 to 24, invalid data from bits 23 to 16, the lower byte of the A/D data register from bits 15 to 8, and invalid data from bits 7 to 0.

Figure 19.4 shows an example of reading ADDRAH.




Figure 19.4 Longword Access Example

conversion starts when the ADST1 bit in ADCSR is set to 1 by software, or by external input. The ADST bit remains set to 1 during A/D conversion and is automatically cleared when conversion ends.

When conversion ends the ADF bit is set to 1. If the ADIE bit is also set to 1, an ADI interrupt is requested at this time. To clear the ADF flag to 0, first read ADCSR, then write 0 in ADF.

When the mode or analog input channel must be switched during A/D conversion, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. After making the necessary changes, set the ADST bit to 1 to start A/D conversion again. The ADST bit is set at the same time as the mode or channel is changed.

Typical operations when channel 1 (AN1) is selected in single mode are described next.

Figure 19.5 shows a timing diagram for this example.

1. Single mode is selected (MULTI = 0), input channel AN1 is selected (CH2 = CH1), the A/D interrupt is enabled (ADIE = 1), and A/D conversion is started (ADST = 1).
2. When A/D conversion is completed, the result is transferred into ADDR1. At the same time, the ADF flag is set to 1, the ADST bit is cleared to 0, and the A/D converter becomes ready for the next conversion.
3. Since ADF = 1 and ADIE = 1, an ADI interrupt is requested.
4. The A/D interrupt processing routine starts.
5. The routine reads ADCSR, then writes 0 in the ADF flag.
6. The routine reads and processes the conversion result (ADDR1 = 0).
7. Execution of the A/D interrupt processing routine ends. Then, when the ADST bit is set to 1, A/D conversion starts to execute 2 to 7 above.




Figure 19.5 Example of A/D Converter Operation (Single Mode, Channel 1 Selected)

19.6.2 Multi Mode (MULTI = 1, SCN = 0)

Multi mode should be selected when performing multi channel A/D conversions on one or more channels. When the ADST bit in ADCSR is set to 1 by software or external trigger input, conversion starts on the first channel in the group (AN0 when CH2 = 0). When two or more channels are selected, after conversion of the first channel ends, conversion of the second channel (AN1) starts immediately. When A/D conversions end on the selected channels, the ADST bit is cleared to 0. The conversion results are transferred for storage into the A/D data registers corresponding to the channels.

When the mode or analog input channel selection must be changed during A/D conversions, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversions. After making the necessary changes, set the ADST bit to 1. A/D conversion will start again from the first channel in the group. The ADST bit can be set at the same time as the mode or channel selection is changed.

3. Conversion proceeds in the same way through the third channel (AN2).
4. When conversion of all selected channels (AN0 to AN2) is completed, the ADF flag and ADST bit is cleared to 0. If the ADIE bit is set to 1, an ADI interrupt is requested at this time.

When the ADST bit is cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion starts again from the first channel (AN0).




Figure 19.6 Example of A/D Converter Operation (Multi Mode, Channels AN0 to AN2 Selected)

the channels.

When the mode or analog input channel must be changed during analog conversion, to avoid incorrect operation, first clear the ADST bit to 0 to halt A/D conversion. After making necessary changes, set the ADST bit to 1. A/D conversion will start again from the first channel in the group. The ADST bit can be set at the same time as the mode or channel selection.

Typical operations when three channels (AN0 to AN2) are selected in scan mode are described next. Figure 19.7 shows a timing diagram for this example.

1. Scan mode is selected (MULTI = 1, SCN = 1), channel group 0 is selected (CH2 = 0), and input channels AN0 to AN2 are selected (CH1 = 1, CH0 = 0), and A/D conversion is started (ADST = 1).
2. When A/D conversion of the first channel (AN0) is completed, the result is transferred to the ADDRA. Next, conversion of the second channel (AN1) starts automatically.
3. Conversion proceeds in the same way through the third channel (AN2).
4. When conversion of all the selected channels (AN0 to AN2) is completed, the ADIF bit is set to 1 and conversion of the first channel (AN0) starts again. If the ADIE bit is set to 1, an interrupt is requested at this time.
5. Steps 2 to 4 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops. After that, if the ADST bit is set to 1, A/D conversion starts again from the first channel (AN0).





Figure 19.7 Example of A/D Converter Operation (Scan Mode, Channels AN0 to AN2 Selected)

19.6.4 Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples input at a time t_p after the ADST bit in ADCSR is set to 1, then starts conversion. Figure 19.7 shows the A/D conversion timing. Table 19.3 indicates the A/D conversion time.

As indicated in figure 19.8, the A/D conversion time includes t_p and the input sampling length of t_p varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 19.3.

In multi mode and scan mode, the values given in table 19.3 apply to the first conversion. For the second and subsequent conversions the conversion time is fixed at 512 states when $CKS = 0$ and 256 states when $CKS = 1$.



Legend:

t_D : A/D conversion start delay

t_{SPL} : Input sampling time

t_{CONV} : A/D conversion time

Notes: 1. ADCSR write cycle

2. ADCSR address

Figure 19.8 A/D Conversion Timing

Table 19.3 A/D Conversion Time (Single Mode)

	Symbol	CKS = 0			CKS =	
		Min	Typ	Max	Min	Typ
A/D conversion start delay	t_D	17	—	28	10	—
Input sampling time	t_{SPL}	—	129	—	—	65
A/D conversion time	t_{CONV}	514	—	525	259	—

Note: Values in the table are numbers of states (t_{cyc}).




Figure 19.9 External Trigger Input Timing

19.7 Interrupt Requests

The A/D converter generates an interrupt (ADI) at the end of A/D conversion. The ADI interrupt request can be enabled or disabled by the ADIE bit in ADCSR.

19.8 Definitions of A/D Conversion Accuracy

The A/D converter compares an analog value input from an analog input channel to its reference value and converts it into 10-bit digital data. The absolute accuracy of this A/D conversion is the deviation between the input analog value and the output digital value. The following errors:

- Offset error
- Full-scale error
- Quantization error
- Nonlinearity error

These four error quantities are explained below using figure 19.10. In the figure, the 10-bit A/D converter have been simplified to 3 bits.

Note that it does not include offset, full-scale or quantization error.




Figure 19.10 Definitions of A/D Conversion Accuracy

19.9 Usage Note

When using the A/D converter, note the points listed in section 19.9.1 below.

19.9.1 Setting Analog Input Voltage

- Analog Input Voltage Range: During A/D conversion, the voltages input to the analog pins ANn should be in the range $AV_{SS} \leq ANn \leq AV_{CC}$ ($n = 0$ to 3).
- AV_{CC} , AV_{SS} , Input Voltage: AV_{CC} and AV_{SS} should be related as follows: $AV_{CC} = 0.2\text{ V}$ and $AV_{SS} = V_{SS}$.




Figure 19.11 Example of Analog Input Protection Circuit




Figure 19.12 Analog Input Pin Equivalent Circuit

Table 19.4 Analog Input Pin Ratings

Item	Min	Max	Unit
Analog input capacitance	—	20	pF
Allowable signal-source impedance	—	5	kΩ

Table 19.5 Relationship between Access Size and Read Data

Access Size	Command	Bus Width		32 Bits (D31 to D0)		16 Bits (D15 to D0)		8 Bits
		Endian	Big	Little	Big	Little	Big	
Byte access	MOV.L	#ADDRAH,R9						
	MOV.B	@R9,R8	FFFFFFFF	FFFFFFFF	FFFF	FFFF	FF	
	MOV.L	#ADDRAL,R9						
	MOV.B	@R9,R8	C0C0C0C0	C0C0C0C0	C0C0	C0C0	C0	
Word access	MOV.L	#ADDRAH,R9						
	MOV.W	@R9,R8	FFxxFFxx	FFxxFFxx	FFxx	FFxx	FFxx	
	MOV.L	#ADDRAL,R9						
	MOV.W	@R9,R8	C0xxC0xx	C0xxC0xx	C0xx	C0xx	C0xx	
Longword access	MOV.L	#ADDRAH,R9						
	MOV.L	@R9,R8	FFxxC0xx	FFxxC0xx	FFxxC0xx	C0xxFFxx	FFxxC0xx	

Note: #ADDRAH .EQU H'A4000080
#ADDRAL .EQU H'A4000082

Values are shown in hexadecimal for the case where read data is output to an external device via R8.




Figure 20.1 D/A Converter Block Diagram

20.1 Feature

D/A converter features are listed below.

- 8-bit resolution
- Two output channels
- Conversion time: maximum 10 μ s (with 20-pF capacitive load)
- Output voltage: 0 V to AVcc

Analog output pin 0	DA0	Output	Analog output, channel 0
Analog output pin 1	DA1	Output	Analog output, channel 1

20.3 Register Description

The D/A converter has the following registers. Refer to section 23, List of Registers, for details of the addresses and access sizes.

- D/A data register 0 (DADR0)
- D/A data register 1 (DADR1)
- D/A control register (DACR)

20.3.1 D/A Data Registers 0 and 1 (DADR0 and DADR1)

The D/A data registers (DADR0 and DADR1) are 8-bit read/write registers that store the values to be converted. When analog output is enabled, the D/A data register values are constantly converted and output at the analog output pins.

The D/A data registers are initialized to H'00 by a reset.

20.3.2 D/A Control Register (DACR)

DACR is an 8-bit read/write register that controls the operation of the D/A converter.

0: DA0 analog output is disabled

1: Channel-0 D/A conversion and DA0 ana
are enabled

5	DAE	0	R/W	D/A Enable
---	-----	---	-----	------------

Controls D/A conversion, together with bits DAOE1. When the DAE bit is cleared to 0, conversion is controlled independently in channels 0 and 1. When this LSI enters standby mode and conversion is enabled, the D/A output is held at 0. The analog power-supply current is equivalent to that during D/A conversion. To reduce the analog power-supply current in standby mode, clear the DAOE0 and DAOE1 bits and disable the D/A output.

00x: D/A conversion is disabled in channels 0 and 1.
010: D/A conversion is enabled in channels 0 and 1.
011: D/A conversion is enabled in channels 0 and 1.
100: D/A conversion is disabled in channels 0 and 1.
101: D/A conversion is enabled in channels 0 and 1.
11x: D/A conversion is enabled in channels 0 and 1.

When the DAE bit is set to 1, even if bits DAOE0 and DAOE1 in DACR and the ADST bit in ADCR are cleared to 0, the same current is drawn from the analog power supply as during A/D and D/A conversion.

4 to 0	—	All 1	R	Reserved
--------	---	-------	---	----------

These bits are always read as 1. The write data is always be 1.

Legend: x: Don't care

An example of D/A conversion on channel 0 is given next. Timing is indicated in figure 20.2.

1. Data to be converted is written in DADR0.
2. Bit DAOE0 is set to 1 in DACR. D/A conversion starts and DA0 becomes an output. The converted result is output after the conversion time. The output value is $(\text{DADR0} \times \text{AVcc}) / 256$. Output of this conversion result continues until the value in DADR0 is modified or the DAOE0 bit is cleared to 0.
3. If the DADR0 value is modified, conversion starts immediately, and the result is output after the conversion time.
4. When the DAOE0 bit is cleared to 0, DA0 becomes an input pin.




Figure 20.2 Example of D/A Converter Operation

connection.

When using an emulator, H-UDI functions should not be used. Refer to the emulator manual for the method of connecting the emulator.

Figure 21.1 shows the block diagram of the H-UDI.




Figure 21.1 H-UDI Block Diagram

21.2 Input/Output Pin

Table 21.1 lists the pin configuration of the H-UDI.

Table 21.1 Pin Configuraiton

Name	Description
TCK	H-UDI serial data input/output clock pin. Data is serially supplied to the data input pin (TDI), and output from the data output pin (TDO), in synchronization with this clock.
TMS	Mode select input pin. The state of the TAP control circuit is determined by changing this signal in synchronization with TCK. The protocol conforms to the JTAG standard (IEEE Std. 1149.1).
$\overline{\text{TRST}}$	H-UDI reset input pin. Input is accepted asynchronously with respect to TCK. When low, the H-UDI is reset. See section 21.4.2, Reset Configuration, for more information.
TDI	H-UDI serial data input pin. Data transfer to the H-UDI is executed by changing this signal in synchronization with TCK.
TDO	H-UDI serial data output pin. Data output from the H-UDI is executed by changing this signal in synchronization with TCK.
$\overline{\text{ASEMD0}}$	ASE mode select pin. If a low level is input at the $\overline{\text{ASEMD0}}$ pin while the TCK pin is asserted, ASE mode is entered; if a high level is input, normal operation mode is entered. $\overline{\text{ASEMD0}}$ pin should be high level when an emulator or debugger is not used. In ASE mode, boundary scan and emulator functions can be used. The input level at the $\overline{\text{ASEMD0}}$ pin should be held for at least one cycle after TCK negation.
$\overline{\text{ASEBRKAK}}$	Dedicated emulator pin

21.3.1 Bypass Register (SDBPR)

The bypass register is a 1-bit register that cannot be accessed by the CPU. When the SDBPR is in bypass mode, the SDBPR is connected between H-UDI pins TDI and TDO.

21.3.2 Instruction Register (SDIR)

The instruction register (SDIR) is a 16-bit read-only register. The register is in bypass mode in the initial state. It is initialized by $\overline{\text{TRST}}$ or in the TAP test-logic-reset state, and can be written to by the H-UDI irrespective of the CPU mode. Operation is not guaranteed when a reserved code is set to this register.

Bit	Bit Name	Initial Value	R/W	Description
15	TI3	1	R	Test Instruction Bits
14	TI2	1	R	Cannot be written by the CPU.
13	TI1	1	R	0000: EXTEST
12	TI0	1	R	0100: SAMPLE/PRELOAD 0101: Reserved (Setting prohibited) 0110: H-UDI reset negate 0111: H-UDI reset assert 100X: Reserved (Setting prohibited) 101X: H-UDI interrupt 110X: Reserved (Setting prohibited) 1110: Reserved (Setting prohibited) 1111: Bypass mode (initial value) 0001: Recovery from sleep
11 to 0	—	All 1	R	Reserved These bits are always read as 1.

Legend: X: Don't care

Table 21.2 This LSI's Pins and Boundary Scan Register Bits

Bit	Pin Name	I/O	Bit	Pin Name
From TDI			272	D6
297	D31/PTB[7]	IN	271	D5
296	D30/PTB[6]	IN	270	D4
295	D29/PTB[5]	IN	269	D3
294	D28/PTB[4]	IN	268	D2
293	D27/PTB[3]	IN	267	D1
292	D26/PTB[2]	IN	266	D0
291	D25/PTB[1]	IN	265	D31/PTB[7]
290	D24/PTB[0]	IN	264	D30/PTB[6]
289	D23/PTA[7]	IN	263	D29/PTB[5]
288	D22/PTA[6]	IN	262	D28/PTB[4]
287	D21/PTA[5]	IN	261	D27/PTB[3]
286	D20/PTA[4]	IN	260	D26/PTB[2]
285	D19/PTA[3]	IN	259	D25/PTB[1]
284	D18/PTA[2]	IN	258	D24/PTB[0]
283	D17/PTA[1]	IN	257	D23/PTA[7]
282	D16/PTA[0]	IN	256	D22/PTA[6]
281	D15	IN	255	D21/PTA[5]
280	D14	IN	254	D20/PTA[4]
279	D13	IN	253	D19/PTA[3]
278	D12	IN	252	D18/PTA[2]
277	D11	IN	251	D17/PTA[1]
276	D10	IN	250	D16/PTA[0]
275	D9	IN	249	D15
274	D8	IN	248	D14
273	D7	IN	247	D13

Rev. 5.00 May 29, 2006 page 556 of 698
REJ09B0146-0500

RENESAS

239	D5	OUT	205	D3
238	D4	OUT	204	D2
237	D3	OUT	203	D1
236	D2	OUT	202	D0
235	D1	OUT	201	BS/PTC[0]
234	D0	OUT	200	$\overline{\text{WE2/DQMUL/ICIORD/PTC[1]}}$
233	D31/PTB[7]	Control	199	$\overline{\text{WE3/DQMUU/ICIOWR/PTC[2]}}$
232	D30/PTB[6]	Control	198	$\overline{\text{CS2/PTC[3]}}$
231	D29/PTB[5]	Control	197	$\overline{\text{CS3/PTC[4]}}$
230	D28/PTB[4]	Control	196	A0
229	D27/PTB[3]	Control	195	A1
228	D26/PTB[2]	Control	194	A2
227	D25/PTB[1]	Control	193	A3
226	D24/PTB[0]	Control	192	A4
225	D23/PTA[7]	Control	191	A5
224	D22/PTA[6]	Control	190	A6
223	D21/PTA[5]	Control	189	A7
222	D20/PTA[4]	Control	188	A8
221	D19/PTA[3]	Control	187	A9
220	D18/PTA[2]	Control	186	A10
219	D17/PTA[1]	Control	185	A11
218	D16/PTA[0]	Control	184	A12
217	D15	Control	183	A13
216	D14	Control	182	A14
215	D13	Control	181	A15
214	D12	Control	180	A16
213	D11	Control	179	A17

Rev. 5.00 May 29, 2006 pag

REJ00

RENESAS

172	A21	OUT	142	A19
171	A25	OUT	141	A19
170	$\overline{BS}/PTC[0]$	OUT	140	A20
169	\overline{RD}	OUT	139	A21
168	$\overline{WE0}/DQMLL$	OUT	138	A22
167	$\overline{WE1}/DQMLU/\overline{WE}$	OUT	137	A23
166	$\overline{WE2}/DQMUL/ICIOR\overline{D}/PTC[1]$	OUT	136	A24
165	$\overline{WE3}/DQMUU/ICIOR\overline{W}/PTC[2]$	OUT	135	A25
164	$\overline{RD}/\overline{WR}$	OUT	134	$\overline{BS}/PTC[0]$
163	$\overline{CS0}$	OUT	133	\overline{RD}
162	$\overline{CS2}/PTC[3]$	OUT	132	$\overline{WE0}/DQMLL$
161	$\overline{CS3}/PTC[4]$	OUT	131	$\overline{WE1}/DQMLU/\overline{WE}$
160	A0	Control	130	$\overline{WE2}/DQMUL/ICIOR\overline{D}/PTC[1]$
159	A1	Control	129	$\overline{WE3}/DQMUU/ICIOR\overline{W}/PTC[2]$
158	A2	Control	128	$\overline{RD}/\overline{WR}$
157	A3	Control	127	$\overline{CS0}$
156	A4	Control	126	$\overline{CS2}/PTC[3]$
155	A5	Control	125	$\overline{CS3}/PTC[4]$
154	A6	Control	124	$\overline{CS4}/PTC[5]$
153	A7	Control	123	$\overline{CS5}/\overline{CE1A}/PTC[6]$
152	A8	Control	122	$\overline{CS6}/\overline{CE1B}/PTC[7]$
151	A9	Control	121	$\overline{CE2A}/PTD[6]$
150	A10	Control	120	$\overline{CE2B}/PTD[7]$
149	A11	Control	119	$\overline{RASL}/PTD[0]$

111	DACK0/PTE[0]	IN	81	AUDATA[3]/PTF[3]
110	DACK1/PTE[1]	IN	80	AUDSYN \bar{C} /PTF[4]
109	DRAK0/PTE[2]	IN	79	A \bar{S} EBRKAK/PTF[6]
108	DRAK1/PTE[3]	IN	78	\bar{C} S4/PTC[5]
107	AUDATA[0]/PTF[0]	IN	77	\bar{C} S5/CE1A/PTC[6]
106	AUDATA[1]/PTF[1]	IN	76	\bar{C} S6/CE1B/PTC[7]
105	AUDATA[2]/PTF[2]	IN	75	\bar{C} E2A/PTD[6]
104	AUDATA[3]/PTF[3]	IN	74	\bar{C} E2B/PTD[7]
103	AUDSYN \bar{C} /PTF[4]	IN	73	\bar{R} ASL/PTD[0]
102	A \bar{S} EBRKAK/PTF[6]	IN	72	\bar{R} ASU/PTD[1]
101	MD1	IN	71	\bar{C} ASL/PTD[2]
100	\bar{C} S4/PTC[5]	OUT	70	\bar{C} ASU/PTD[3]
99	\bar{C} S5/CE1A/PTC[6]	OUT	69	CKE/PTD[4]
98	\bar{C} S6/CE1B/PTC[7]	OUT	68	\bar{I} OIS16/PTD[5]
97	\bar{C} E2A/PTD[6]	OUT	67	BACK
96	\bar{C} E2B/PTD[7]	OUT	66	\bar{D} ACK0/PTE[0]
95	\bar{R} ASL/PTD[0]	OUT	65	\bar{D} ACK1/PTE[1]
94	\bar{R} ASU/PTD[1]	OUT	64	DRAK0/PTE[2]
93	\bar{C} ASL/PTD[2]	OUT	63	DRAK1/PTE[3]
92	\bar{C} ASU/PTD[3]	OUT	62	AUDATA[0]/PTF[0]
91	CKE/PTD[4]	OUT	61	AUDATA[1]/PTF[1]
90	\bar{I} OIS16/PTD[5]	OUT	60	AUDATA[2]/PTF[2]
89	\bar{B} ACK	OUT	59	AUDATA[3]/PTF[3]

52	SCK0/SCPT[1]	IN	22	IRQ0/IRL0/PTH[0]
51	SCK2/SCPT[3]	IN	21	IRQ1/IRL1/PTH[1]
50	RTS2/SCPT[4]	IN	20	IRQ2/IRL2/PTH[2]
49	RxD0/SCPT[0]	IN	19	IRQ3/IRL3/PTH[3]
48	RxD2/SCPT[2]	IN	18	IRQ4/PTH[4]
47	CTS2/IRQ5/SCPT[5]	IN	17	DREQ0/PTH[5]
46	IRQ0/IRL0/PTH[0]	IN	16	DREQ1/PTH[6]
45	IRQ1/IRL1/PTH[1]	IN	15	STATUS0/PTE[4]
44	IRQ2/IRL2/PTH[2]	IN	14	STATUS1/PTE[5]
43	IRQ3/IRL3/PTH[3]	IN	13	TCLK/PTE[6]
42	IRQ4/PTH[4]	IN	12	IRQOUT/PTE[7]
41	NMI	IN	11	TxD0/SCPT[0]
40	AUDCK/PTG[4]	IN	10	SCK0/SCPT[1]
39	DREQ0/PTH[5]	IN	9	TxD2/SCPT[2]
38	DREQ1/PTH[6]	IN	8	SCK2/SCPT[3]
37	ADTRG/PTG[5]	IN	7	RTS2/SCPT[4]
36	MD0	IN	6	IRQ0/IRL0/PTH[0]
35	MD2	IN	5	IRQ1/IRL1/PTH[1]
34	MD3	IN	4	IRQ2/IRL2/PTH[2]
33	MD4	IN	3	IRQ3/IRL3/PTH[3]
32	MD5	IN	2	IRQ4/PTH[4]
31	STATUS0/PTE[4]	OUT	1	DREQ0/PTH[5]
30	STATUS1/PTE[5]	OUT	0	DREQ1/PTH[6]
29	TCLK/PTE[6]	OUT		to TDO




Figure 21.2 TAP Controller State Transitions

Note: The transition condition is the TMS value on the rising edge of TCK. The TDO is sampled on the rising edge of TCK; shifting occurs on the falling edge of TCK. The TDO value changes on the TCK falling edge. The TDO is at high impedance, except during DR (shift-SR) and shift-IR states. When $\overline{\text{TRST}} = 0$, there is a transition to test asynchronously with TCK.

		H	Normal operation
L	L	L	Reset hold ^{*2}
		H	During ASE user mode ^{*3} : Normal r During ASE break mode ^{*3} : $\overline{\text{RESET}}$ masked
	H	L	H-UDI reset only
		H	Normal operation

- Notes:
- Performs normal operation mode and ASE mode settings
 $\overline{\text{ASEMD0}} = \text{H}$, normal operation mode
 $\overline{\text{ASEMD0}} = \text{L}$, ASE mode
 $\overline{\text{ASEMD0}}$ pin should be high level when an emulator or H-UDI is not used.
 - During ASE mode, reset hold is enabled by setting $\overline{\text{RESETP}}$ and $\overline{\text{TRST}}$ pins for a constant cycle. In this state, the CPU does not start up, even if $\overline{\text{RESET}}$ high level. When $\overline{\text{TRST}}$ is set to high level, H-UDI operation is enabled, but t does not start up. The reset hold state is cancelled by the following:
 - Boot request from H-UDI (boot sequence)
 - Another $\overline{\text{RESETP}}$ assert (power-on reset)
 - ASE mode can be divided by two modes: a mode to execute the firmware pr the emulator (ASE break mode) and a mode to execute the user program (A mode).




Figure 21.3 H-UDI Reset

21.4.4 H-UDI Interrupt

The H-UDI interrupt function generates an interrupt by setting a command from the H-UDI in the SDIR. An H-UDI interrupt is a general exception/interrupt operation, resulting in a branch to a memory address based on the VBR value plus offset, and return by the RTE instruction. This interrupt request has a fixed priority level of 15.

H-UDI interrupts are not accepted in sleep mode or standby mode.

21.4.5 Bypass

The JTAG-based bypass mode for the H-UDI pins can be selected by setting a command in the SDIR to bypass H-UDI in the SDIR.

21.4.6 Using H-UDI to Recover from Sleep Mode

It is possible to recover from sleep mode by setting a command (0001) from the H-UDI in the SDIR.

SAMPLE/PRELOAD, and EXTEST).

BYPASS: The BYPASS instruction is an essential standard instruction that operates the boundary scan register. This instruction shortens the shift path to speed up serial data transfer involving external test chips on the printed circuit board. While this instruction is executing, the test circuit has access to the system circuits. The instruction code is 1111.

SAMPLE/PRELOAD: The SAMPLE/PRELOAD instruction inputs values from this LSI's internal circuitry to the boundary scan register, outputs values from the scan path, and latches values onto the scan path. When this instruction is executing, this LSI's input pin signals are transferred directly to the internal circuitry, and internal circuit values are directly output externally through the output pins. This LSI's system circuits are not affected by execution of this instruction. The instruction code is 0100.

In a SAMPLE operation, a snapshot of a value to be transferred from an input pin to the internal circuitry, or a value to be transferred from the internal circuitry to an output pin, is latched into the boundary scan register and read from the scan path. Snapshot latching is performed in synchronization with the rise of TCK in the Capture-DR state. Snapshot latching does not affect the normal operation of this LSI.

In a PRELOAD operation, an initial value is set in the parallel output latch of the boundary scan register from the scan path prior to the EXTEST instruction. Without a PRELOAD operation, when the EXTEST instruction was executed an undefined value would be output from the output pin until completion of the initial scan sequence (transfer to the output latch) (with the EXTEST instruction, the parallel output latch value is constantly output to the output pin).

EXTEST: This instruction is provided to test external circuitry when this LSI is mounted on a printed circuit board. When this instruction is executed, output pins are used to output test data (previously set by the SAMPLE/PRELOAD instruction) from the boundary scan register to the printed circuit board, and input pins are used to latch test results into the boundary scan register from the printed circuit board. If testing is carried out by using the EXTEST instruction, the Nth test data is scanned-in when test data (N-1) is scanned out.

- XTAL2, CKIO).
2. Boundary scan mode does not cover reset-related signals ($\overline{\text{RESETP}}$, $\overline{\text{RESETM}}$, CA).
 3. Boundary scan mode does not cover H-UDI-related signals (TCK, TDI, TDO, TMS).
 4. When a boundary scan test is carried out, ensure that the CKIO clock operates correctly.
The CKIO frequency range is as follows:
Minimum: 1 MHz
Maximum: Maximum frequency for respective clock mode specified in the CPG section.
Set pins MD[2:0] to the clock mode to be used.
After powering on, wait for the CKIO clock to stabilize before performing a boundary scan test.
 5. Fix the $\overline{\text{RESETP}}$ pin low.
 6. Fix the CA pin high, and the $\overline{\text{ASEMD0}}$ pin low.

21.6 Usage Note

1. An H-UDI command other than an H-UDI interrupt, once set, will not be modified until another command is not re-issued from the H-UDI. An H-UDI interrupt command will be changed to a bypass command once set.
2. Because chip operations are suspended in standby mode, H-UDI commands are not executed. However, the TAP controller remains in operation at this time.
3. The H-UDI is used for emulator connection. Therefore, H-UDI functions cannot be used when using an emulator.

21.7 Advanced User Debugger (AUD)

The AUD is a function exclusively for use by an emulator. Refer to the User's Manual of the relevant emulator for details of the AUD.

2. Software standby mode
3. Module standby function (TMU, RTC, SCI, UBC, DMAC, DAC, ADC, and SCIF supporting modules)
4. Hardware standby mode

Table 22.1 shows the transition conditions for entering the modes from the program execution state, as well as the CPU and supporting module states in each mode and the procedure for canceling each mode.

Software standby mode	Execute SLEEP instruction with STBY bit set to 1 in STBCR	Halts	Halts	Held	Held	Halts ^{*1}	Held	Self-refresh	1. 2.
Module standby function	Set MSTP bit of STBCR to 1 ^{*5}	Runs	Runs ^{*4}	Held	Held	Specified module halts	^{*2}	Refresh	1. 2.
Hardware standby mode	Drive CA pin low	Halts	Halts	Held	Held	Halts ^{*3}	Held	Self-refresh	Por

- Notes:
1. The RTC still runs if the START bit in RCR2 is set to 1 (see section 13, Realtime Clock (RTC)). TMU still runs when output of the RTC is used as input to its counter (see section 12, Timer Unit (TMU)).
 2. Depends on the on-chip supporting module.
TMU external pin: Held
SCI external pin: Reset
 3. The RTC still runs if the START bit in RCR2 is set to 1. TMU does not run.
 4. When the LSI enters sleep mode, the CPU halts.
 5. If the realtime clock (RTC) is set to module standby mode (bit 1 in standby control register (STBCR) set to 1) before any register in the RTC, SCI, or TMU is accessed, registers in the serial communication interface (SCI) or timer unit (TMU) may not read properly. To avoid this problem, access (read or write) any register in the RTC, SCI, or TMU once or more before setting the RTC to module standby mode.

High-level	High-level	Reset
High-level	Low-level	Sleep mod
Low-level	High-level	Standby m
Low-level	Low-level	Normal op

22.2 Register Description

These are two control registers for the power-down modes. Refer to section 23, List of Registers, for more details of the addresses and access sizes.

- Standby control register (STBCR)
- Standby control register 2 (STBCR2)

22.2.1 Standby Control Register (STBCR)

The standby control register (STBCR) is an 8-bit read/write register that sets the power-down mode.

Bit	Bit Name	Initial Value	R/W	Description
7	STBY	0	R/W	Software Standby Specifies transition to software standby mode. 0: Executing SLEEP instruction puts the processor into sleep mode. 1: Executing SLEEP instruction puts the processor into software standby mode.
6, 5	—	All 0	R	Reserved These bits are always read as 0. The value written should always be 0.

3	—	0	R	Reserved	These bits are always read as 0. The write value should always be 0.
2	MSTP2	0	R/W	Module Stop 2	Specifies halting the clock supply to the TMU (an on-chip supporting module). When the MSTP2 bit is set to 1, the supply of the clock to the TMU is halted. 0: TMU runs. 1: Clock supply to TMU is halted.
1	MSTP1	0	R/W	Module Stop 1	Specifies halting the clock supply to the RTC (an on-chip supporting module). When the MSTP1 bit is set to 1, the supply of the clock to the RTC is halted. When the clock halts, all registers become inaccessible, but the RTC keeps running. 0: RTC runs. 1: Clock supply to RTC is halted.
0	MSTP0	0	R/W	Module Stop 0	Specifies halting the clock supply to the communication interface SCI (an on-chip supporting module). When the MSTP0 bit is set to 1, the supply of the clock to the SCI is halted. 0: SCI operates. 1: Clock supply to SCI is halted.

6	MDCHG	0	R/W	<p>Pin MD5 to MD0 Control</p> <p>Specifies whether or not pins MD5 to MD0 are changed in software standby mode. When the MDCHG bit is set to 1, the MD5 to MD0 pin values are not changed when returning from software standby mode by means of a reset or interrupt.</p> <p>0: Pins MD5 to MD0 are not changed in software standby mode</p> <p>1: Pins MD5 to MD0 are changed in software standby mode</p>
5	MSTP8	0	R/W	<p>Module Stop 8</p> <p>Specifies halting the clock supply to the controller UBC (an on-chip supporting module). When the MSTP8 bit is set to 1, the supply of the clock to the UBC is halted.</p> <p>0: UBC runs</p> <p>1: Clock supply to UBC is halted</p>
4	MSTP7	0	R/W	<p>Module Stop 7</p> <p>Specifies halting of clock supply to the controller (an on-chip peripheral module). When the MSTP7 bit is set to 1, the supply of the clock to the controller is halted.</p> <p>0: DMAC runs</p> <p>1: Clock supply to DMAC halted</p>

2	MSTP5	0	R/W	Module Stop 5 Specifies halting of clock supply to the A (an on-chip peripheral module). When the M is set to 1, the supply of the clock to the halted and all registers are initialized. 0: ADC runs 1: Clock supply to ADC halted and all re initialized
1	MSTP4	0	R/W	Module Stop 4 Specifies halting the clock supply to the communication interface with FIFO (an peripheral module). When the MSTP1 b 1, the supply of the clock to the SCIF is 0: SCIF runs 1: Clock supply to SCIF halted
0	—	0	R	Reserved This bit is always read as 0. The write v should always be 0.

SLEEP instruction, the contents of its internal registers remain unchanged. The on-chip modules continue to run during sleep mode and the clock continues to be output to the pins. In sleep mode, the STATUS1 pin is set high and the STATUS0 pin low.

Canceling Sleep Mode

Sleep mode is canceled by an interrupt (NMI, IRQ, IRL, on-chip supporting module). Interrupts are accepted during sleep mode even when the BL bit in the SR register is 1. If necessary, save SPC and SSR in the stack before executing the SLEEP instruction.

Canceling with an Interrupt: When an NMI, IRQ, IRL or on-chip supporting module interrupt occurs, sleep mode is canceled and interrupt exception processing is executed. A code pointer to the interrupt source is set in the INTEVT and INTEVT2 registers.

Canceling with a Reset: Sleep mode is canceled by a power-on reset or a manual reset.

states of registers in software standby mode.

Table 22.3 Register States in Software Standby Mode

Module	Registers Initialized	Registers Retaining D
Interrupt controller (INTC)	—	All registers
On-chip clock pulse generator (CPG)	—	All registers
User Break controller (UBC)	—	All registers
Bus state controller (BSC)	—	All registers
Timer unit (TMU)	TSTR register	Registers other than T
Realtime clock (RTC)	—	All registers
A/D converter (ADC)	All registers	—
D/A converter (DAC)	—	All registers

The procedure for moving to software standby mode is as follows:

1. Clear the TME bit in the WDT's timer control register (WTCSR) to 0 to stop the WDT's timer counter (WTCNT) and the CKS2 to CKS0 bits of the WTCSR register to appropriate values to secure the specified oscillation settling time.
2. After the STBY bit in the STBCR register is set to 1, a SLEEP instruction is executed.
3. Software standby mode is entered and the clocks within the chip are halted. The STBY output goes low and the STATUS0 pin output goes high.

Canceling Software Standby Mode

Standby mode is canceled by an interrupt (NMI, IRQ^{*1}, IRL^{*1}, or on-chip supporting module) or a reset.

This function prevents the data from being destroyed due to a rising voltage under an power supply. Interrupts are accepted during software standby mode even when the BSR register is 1. If necessary, save SPC and SSR in the stack before executing the SL instruction. Immediately after an interrupt is detected, the phase of the clock output of pin may be unstable, until the processor starts interrupt processing. (The canceling condition that the $\overline{IRL3}$ to $\overline{IRL0}$ level is higher than the mask level in the I3 to I0 bits in the SR

- Notes:
1. Software Standby mode can be canceled using $\overline{IRL3}$ to $\overline{IRL0}$ or IRQ4 to IRQ0.
 2. Software standby mode can be canceled with an RTC or TMU (only when the RTC clock) interrupt.
 3. Standby mode should be canceled by power-on resets. Operations at manual interrupt during interrupt input are not guaranteed.




Figure 22.1 Canceling Software Standby Mode with STBCR.STBY

Canceling with a Reset: Standby mode can be canceled with a reset (power-on or manual) using the \overline{RESETP} pin and \overline{RESETM} pin low until the clock oscillation settles.

3. Once the STATUS1 pin goes low and the STATUS0 pin goes high, the input clock or the frequency is changed.
4. When the frequency is changed, an NMI, $\overline{\text{IRL}}$, IRQ or on-chip supporting module (internal timer) interrupt is input after the change. When the clock is stopped, the same interrupts are input after the clock is applied.
5. After the time set in the WDT has elapsed, the clock starts being applied internally on-chip, the STATUS1 and STATUS0 pins both go low, interrupts are handled, and operation resumes.

22.3.3 Module Standby Function

Transition to Module Standby Function

Setting the standby control register MSTP8 to MSTP4, MSTP2 to MSTP0 bits to 1 halts the supply of clocks to the corresponding on-chip supporting modules. This function can be used to reduce the power consumption in normal mode and sleep mode. The module standby function holds the state prior to halt of the external pins of the on-chip supporting modules. TMU external pins hold their state prior to the halt. SCI external pins go to the reset state. With a few exceptions, all registers hold their values.

If the realtime clock (RTC) is set to module standby mode (bit 1 in standby control register (STBCR) set to 1) before any register in the RTC, SCI, or TMU is accessed, registers in the communication interface (SCI) or timer unit (TMU) may not be read properly. To avoid this problem, access (read or write) any register in the RTC, SCI, or TMU once or more before setting the RTC to module standby mode.

MSTP5	0	ADC runs.
	1	Supply of clock to ADC halted, and all registers initialized.
MSTP4	0	SCIF runs.
	1	Supply of clock to SCIF halted.
MSTP2	0	TMU runs.
	1	Supply of clock to TMU halted. Registers initialized.* ¹
MSTP1	0	RTC runs.
	1	Supply of clock to RTC halted. Register access prohibited.* ²
MSTP0	0	SCI runs.
	1	Supply of clock to SCI halted.

Notes: 1. The registers initialized are the same as in the software standby mode (table 10-1).
2. The counter runs.

Clearing the Module Standby Function

The module standby function can be cleared by clearing the MSTP8 to MSTP4, MSTP3, MSTP2, MSTP1, and MSTP0 bits to 0, or by a power-on reset or manual reset.




Figure 22.2 Power-On Reset STATUS Output

Manual Reset:




Figure 22.3 Manual Reset STATUS Output




Figure 22.4 Software Standby to Interrupt STATUS Output

Software Standby to Power-On Reset:




Figure 22.5 Software Standby to Power-On Reset STATUS Output




Figure 22.6 Software Standby to Manual Reset STATUS Output

Timing for Canceling Sleep Mode

Sleep to Interrupt:





Figure 22.7 Sleep to Interrupt STATUS Output



- Notes:
1. When the PLL's multiplication ratio is changed by a power-on reset, keep $\overline{\text{RESETP}}$ low during PLL's oscillation settling time.
 2. Reset: HH (STATUS1 high, STATUS0 high)
 3. Sleep: HL (STATUS1 high, STATUS0 low)
 4. Normal: LL (STATUS1 low, STATUS0 low)
 5. Bcyc: Bus clock cycle
 6. Undefined

Figure 22.8 Sleep to Power-On Reset STATUS Output

Sleep to Manual Reset:




Figure 22.9 Sleep to Manual Reset STATUS Output

1. Interrupts and manual resets are not accepted.
2. The TMU does not operate.

Operation when a low-level signal is input at the CA pin depends on the CPG state, as follows.

1. In software standby mode

The clock remains stopped and the chip enters the hardware standby state. Acceptance of interrupts and manual resets is disabled, TCLK output is fixed low, and the TMU hardware operation is disabled.

2. During WDT operation when software standby mode is canceled by an interrupt

The chip enters hardware standby mode after standby mode is canceled and the CPU resumes normal operation.

3. In sleep mode

The chip enters hardware standby mode after sleep mode is canceled and the CPU resumes normal operation.

Hold the CA pin low in hardware standby mode.


In hardware standby mode, the LSI can supply power only to the RTC power-supply pin.

Canceling Hardware Standby Mode


Hardware standby mode can only be canceled by a power-on reset.

When the CA pin is driven high while the $\overline{\text{RESETP}}$ pin is low, clock oscillation is started. Drive the $\overline{\text{RESETP}}$ pin low until clock oscillation stabilizes. When the $\overline{\text{RESETP}}$ pin is driven high, the CPU begins power-on reset processing.

If an interrupt or manual reset is input, correct operation cannot be guaranteed.



**Figure 22.10 Hardware Standby Mode
(When CA Goes Low in Normal Operation)**



- Notes:
1. Reset: HH (STATUS1 high, STATUS0 high)
 2. Standby: LH (STATUS1 low, STATUS0 high)
 3. Normal: LL (STATUS1 low, STATUS0 low)
 4. Bcyc: Bus clock cycle
 5. Rcyc: EXTAL2 (32.768 kHz) cycle

Figure 22.11 Hardware Standby Mode Timing
(When CA Goes Low during WDT Operation on Standby Mode Cancellation)

TTB		L	H'FFFFFFFF8	32	32
TEA		L	H'FFFFFFFC	32	32
MMUCR		L	H'FFFFFFE0	32	32
BASRA		L	H'FFFFFFE4	8	8
BASRB		L	H'FFFFFFE8	8	8
CCR		L	H'FFFFFFEC	32	32
CCR2		I	H'A4000B0	32	32
TRA		L	H'FFFFFFD0	32	32
EXPEVT		L	H'FFFFFFD4	32	32
INTEVT		L	H'FFFFFFD8	32	32
BARA	UBC	L	H'FFFFFFB0	32	32
BAMRA		L	H'FFFFFFB4	32	32
BBRA		L	H'FFFFFFB8	16	16
BARB		L	H'FFFFFFA0	32	32
BAMRB		L	H'FFFFFFA4	32	32
BBRB		L	H'FFFFFFA8	16	16
BDRB		L	H'FFFFFF90	32	32
BDMRB		L	H'FFFFFF94	32	32
BRCR		L	H'FFFFFF98	32	32
BETR		L	H'FFFFFF9C	16	16
BRSR		L	H'FFFFFFAC	32	32
BRDR		L	H'FFFFFFBC	32	32
FRQCR	CPG	I	H'FFFFFF80	16	16
STBCR		I	H'FFFFFF82	8	8
STBCR2		I	H'FFFFFF88	8	8
WTCNT		I	H'FFFFFF84	8	8, 16
WTCSR		I	H'FFFFFF86	8	8, 16

RTCSR		I	H'FFFFFFF6E	16	16
RTCNT		I	H'FFFFFFF70	16	16
RTCOR		I	H'FFFFFFF72	16	16
RFCR		I	H'FFFFFFF74	16	16
SDMR		I	H'FFFFD000 to H'FFFFFFEFFF	—	8
R64CNT	RTC	P	H'FFFFFFEC0	8	8
RSECCNT		P	H'FFFFFFEC2	8	8
RMINCNT		P	H'FFFFFFEC4	8	8
RHRCNT		P	H'FFFFFFEC6	8	8
RWKCNT		P	H'FFFFFFEC8	8	8
RDAYCNT		P	H'FFFFFFECA	8	8
RMONCNT		P	H'FFFFFFECC	8	8
RYRCNT		P	H'FFFFFFECE	8	8
RSECAR		P	H'FFFFFFED0	8	8
RMINAR		P	H'FFFFFFED2	8	8
RHRAR		P	H'FFFFFFED4	8	8
RWKAR		P	H'FFFFFFED6	8	8
RDAYAR		P	H'FFFFFFED8	8	8
RMONAR		P	H'FFFFFFEDA	8	8
RCR1		P	H'FFFFFFEDC	8	8
RCR2		P	H'FFFFFFEDE	8	8
ICR0	INTC	I	H'FFFFFFEE0	16	16
IPRA		I	H'FFFFFFEE2	16	16
IPRB		I	H'FFFFFFEE4	16	16

TCNT_1		P	H'FFFFFFEA4	32	32
TCR_1		P	H'FFFFFFEA8	16	16
TCOR_2		P	H'FFFFFFEAC	32	32
TCNT_2		P	H'FFFFFFEB0	32	32
TCR_2		P	H'FFFFFFEB4	16	16
TCPR_2		P	H'FFFFFFEB8	32	32
SCSMR	SCI	P	H'FFFFFFE80	8	8
SCBRR		P	H'FFFFFFE82	8	8
SCSCR		P	H'FFFFFFE84	8	8
SCTDR		P	H'FFFFFFE86	8	8
SCSSR		P	H'FFFFFFE88	8	8
SCRDR		P	H'FFFFFFE8A	8	8
SCSCMR		P	H'FFFFFFE8C	8	8
INTEVT2	INTC	I	H'04000000	32	32
IRR0		I	H'A4000004	16	8
IRR1		I	H'A4000006	16	8
IRR2		I	H'A4000008	16	8
ICR1		I	H'A4000010	16	16
IPRC		I	H'A4000016	16	16
IPRD		I	H'A4000018	16	16
IPRE		I	H'A400001A	16	16
SAR_0	DMAC	P	H'A4000020	32	16,32
DAR_0		P	H'A4000024	32	16,32
DMATCR_0		P	H'A4000028	32	16,32
CHCR_0		P	H'A400002C	32	8,16,32

DMATCR_2		P	H'A4000048	32	16, 32
CHCR_2		P	H'A400004C	32	8, 16, 32
SAR_3		P	H'A4000050	32	16, 32
DAR_3		P	H'A4000054	32	16, 32
DMATCR_3		P	H'A4000058	32	16, 32
CHCR_3		P	H'A400005C	32	8, 16, 32
DMAOR		P	H'A4000060	16	8, 16
CMSTR	CMT	P	H'A4000070	16	8, 16, 32
CMCSR		P	H'A4000072	16	8, 16, 32
CMCNT		P	H'A4000074	16	8, 16, 32
CMCOR		P	H'A4000076	16	8,16,32
ADDRAH	A/D	P	H'A4000080	8	8, 16, 32 ^{*4*}
ADDRAL		P	H'A4000082	8	8, 16 ^{*4}
ADDRBH		P	H'A4000084	8	8, 16, 32 ^{*4*}
ADDRBL		P	H'A4000086	8	8, 16 ^{*4}
ADDRCH		P	H'A4000088	8	8, 16, 32 ^{*4*}
ADDRCL		P	H'A400008A	8	8, 16 ^{*4}
ADDRDH		P	H'A400008C	8	8, 16, 32 ^{*4*}
ADDRDL		P	H'A400008E	8	8, 16 ^{*4}
ADCSR		P	H'A4000090	8	8, 16, 32 ^{*4*}
ADCR		P	H'A4000092	8	8, 16
DADR0	D/A	P	H'A40000A0	8	8, 16, 32 ^{*4*}
DADR1		P	H'A40000A2	8	8, 16 ^{*4}
DACR		P	H'A40000A4	8	8, 16, 32

PGCR		P	H'A400010C	16	16
PHCR		P	H'A400010E	16	16
PJCR		P	H'A4000110	16	16
SCPCR		P	H'A4000116	16	16
PADR		P	H'A4000120	8	8
PBDR		P	H'A4000122	8	8
PCDR		P	H'A4000124	8	8
PDDR		P	H'A4000126	8	8
PEDR		P	H'A4000128	8	8
PFDR		P	H'A400012A	8	8
PGDR		P	H'A400012C	8	8
PHDR		P	H'A400012E	8	8
PJDR		P	H'A4000130	8	8
SCPDR		P	H'A4000136	8	8
SCSMR2	SCIF	P	H'A4000150	8	8
SCBRR2		P	H'A4000152	8	8
SCSCR2		P	H'A4000154	8	8
SCFTDR2		P	H'A4000156	8	8
SCSSR2		P	H'A4000158	16	16
SCFRDR2		P	H'A400015A	8	8
SCFCR2		P	H'A400015C	8	8
SCFDR2		P	H'A400015E	16	16
SDIR	UDI	I	H'A4000200	16	16

1. DSC and peripheral modules (RTC, TMR, SCI, CAN, A/D, D/A, DMAC, ...)
connected

3. The access size shown is for control register access (read/write). An incorrect value may be obtained if a different size from that shown is used for access.
4. With 16-bit access, it is not possible to read data in two registers simultaneously.
5. With 32-bit access, it is not possible to read data in the register at [address + 2] simultaneously.

SCTDR									
SCSSR	TDRE	RDRF	ORER	FER/ERS	PER	TEND	MPB	MPBT	
SCRDR									
SCSCMR	—	—	—	—	SDIR	SINV	—	SMIF	
SCFRDR2									
SCFTDR2									
SCSMR2	—	CHR	PE	O/E	STOP	—	CKS1	CKS0	
SCSCR2	TIE	RIE	TE	RE	—	—	CKE1	CKE0	
SCSSR2	ER	TEND	TDFE	BRK	FER	PER	RDF	DR	
SCBRR2									
SCFCR2	RTRG1	RTRG0	TTRG1	TTRG0	MCE	TFRST	RFRST	LOOP	
SCFDR2									
TOCR	—	—	—	—	—	—	—	TCOE	
TSTR	—	—	—	—	—	STR2	STR1	STR0	
TCOR_0									
TCNT_0									
TCR_0	—	—	—	—	—	—	—	UNF	
	—	—	UNIE	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	

TCR_1	—	—	—	—	—	—	—	UNF	
	—	—	UNIE	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	
TCOR_2									
TCNT_2									
TCR_2	—	—	—	—	—	—	ICPF	UNF	
	ICPE1	ICPE0	UNIE	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	
TCPR_2									
R64CNT	—	1 Hz	2 Hz	4 Hz	8 Hz	16 Hz	32 Hz	64 Hz	
RSECCNT	—	10 sec			1 sec				
RMINCNT	—	10 min			1 min				
RHRCNT	—	—	10 hours		1 hour				
RWKCNT	—	—	—	—	—	day of week			
RDAYCNT	—	—	10 days			1 day			
RMONCNT	—	—	—	10 months		1 month			

RCR1	CF	—	—	CIE	AIE	—	—	AF
RCR2	PEF	PES2	PES1	PES0	RTCEN	ADJ	RESET	START
ICR0	NML	—	—	—	—	—	—	NMIE
	—	—	—	—	—	—	—	—
IPRA	TMU0				TMU1			
	TMU2				RTC			
IPRB	WDT				REF			
	SCI				—	—	—	—
BCR1	PULA	PULD	HIZMEM	HIZCNT	ENDIAN	A0BST1	A0BST0	A5BST1
	A5BST0	A6BST1	A6BST0	DRAMTP2	DRAMTP1	DRAMTP0	A5PCM	A6PCM
BCR2	—	—	A6SZ1	A6SZ0	A5SZ1	A5SZ0	A4SZ1	A4SZ0
	A3SZ1	A3SZ0	A2SZ1	A2SZ0	—	—	—	—
WCR1	WAITSEL	—	A6IW1	A6IW0	A5IW1	A5IW0	A4IW1	A4IW0
	A3IW1	A3IW0	A2IW1	A2IW0	—	—	A0IW1	A0IW0
WCR2	A6W2	A6W1	A6W0	A5W2	A5W1	A5W0	A4W2	A4W1
	A4W0	A3W1	A3W0	A2W1	A2W0	A0W2	A0W1	A0W0
MCR	TPC1	TPC0	RCD1	RCD0	TRWL1	TRWL0	TRAS1	TRAS0
	RASD	AMX3	AMX2	AMX1	AMX0	RFSH	RMODE	—
PCR	A6W3	A5W3	—	—	A5TED2	A6TED2	A5THE2	A6THE2
	A5TED1	A5TED0	A6TED1	A6TED0	A5THE1	A5THE0	A6THE1	A6THE0
RTC SR	—	—	—	—	—	—	—	—
	CMF	CMIE	CKS2	CKS1	CKS0	OVF	OVIE	LMTS
RTCNT	—	—	—	—	—	—	—	—

STBCR	STBY	—	—	STBYTL	—	MSTP2	MSTP1	MSTP0
STBCR2	—	MDCHG	MSTP8	MSTP7	MSTP6	MSTP5	MSTP4	—
WTCNT								
WTCSR	TME	WT/IT	RSTS	WOVF	IOVF	CKS2	CKS1	CKS0
BDRB	BDB31	BDB30	BDB29	BDB28	BDB27	BDB26	BDB25	BDB24
	BDB23	BDB22	BDB21	BDB20	BDB19	BDB18	BDB17	BDB16
	BDB15	BDB14	BDB13	BDB12	BDB11	BDB10	BDB9	BDB8
	BDB7	BDB6	BDB5	BDB4	BDB3	BDB2	BDB1	BDB0
BDMRB	BDMB31	BDMB30	BDMB29	BDMB28	BDMB27	BDMB26	BDMB25	BDMB24
	BDMB23	BDMB22	BDMB21	BDMB20	BDMB19	BDMB18	BDMB17	BDMB16
	BDMB15	BDMB14	BDMB13	BDMB12	BDMB11	BDMB10	BDMB9	BDMB8
	BDMB7	BDMB6	BDMB5	BDMB4	BDMB3	BDMB2	BDMB1	BDMB0
BRCR	—	—	—	—	—	—	—	—
	—	—	BASMA	BASMB	—	—	—	—
	SCMFCA	SCMFCB	SCMFDA	SCMFDB	PCTE	PCBA	—	—
	DBEB	PCBB	—	—	SEQ	—	—	ETBE
BARB	BAB31	BAB30	BAB29	BAB28	BAB27	BAB26	BAB25	BAB24
	BAB23	BAB22	BAB21	BAB20	BAB19	BAB18	BAB17	BAB16
	BAB15	BAB14	BAB13	BAB12	BAB11	BAB10	BAB9	BAB8
	BAB7	BAB6	BAB5	BAB4	BAB3	BAB2	BAB1	BAB0
BAMRB	BAMB31	BAMB30	BAMB29	BAMB28	BAMB27	BAMB26	BAMB25	BAMB24
	BAMB23	BAMB22	BAMB21	BAMB20	BAMB19	BAMB18	BAMB17	BAMB16
	BAMB15	BAMB14	BAMB13	BAMB12	BAMB11	BAMB10	BAMB9	BAMB8
	BAMB7	BAMB6	BAMB5	BAMB4	BAMB3	BAMB2	BAMB1	BAMB0

	BAMA23	BAMA22	BAMA21	BAMA20	BAMA19	BAMA18	BAMA17	BAMA16
	BAMA15	BAMA14	BAMA13	BAMA12	BAMA11	BAMA10	BAMA9	BAMA8
	BAMA7	BAMA6	BAMA5	BAMA4	BAMA3	BAMA2	BAMA1	BAMA0
BBRA	—	—	—	—	—	—	—	—
	CDA1	CDA0	IDA1	IDA0	RWA1	RWA0	SZA1	SZA0
BETR	—	—	—	—				
BRSR	SVF	PID2	PID1	PID0	BSA27	BSA26	BSA25	BSA24
	BSA23	BSA22	BSA21	BSA20	BSA19	BSA18	BSA17	BSA16
	BSA15	BSA14	BSA13	BSA12	BSA11	BSA10	BSA9	BSA8
	BSA7	BSA6	BSA5	BSA4	BSA3	BSA2	BSA1	BSA0
BRDR	DVF	—	—	—	BDA27	BDA26	BDA25	BDA24
	BDA23	BDA22	BDA21	BDA20	BDA19	BDA18	BDA17	BDA16
	BDA15	BDA14	BDA13	BDA12	BDA11	BDA10	BDA9	BDA8
	BDA7	BDA6	BDA5	BDA4	BDA3	BDA2	BDA1	BDA0
BASRA	BASA7	BASA6	BASA5	BASA4	BASA3	BASA2	BASA1	BASA0
BASRB	BASB7	BASB6	BASB5	BASB4	BASB3	BASB2	BASB1	BASB0
TRA	—	—	—	—	—	—	—	—
	—	—	—	—	—	—	—	—
	—	—	—	—	—	—	imm	
							—	—
EXPEVT	—	—	—	—	—	—	—	—
	—	—	—	—	—	—	—	—
	—	—	—	—				

	—	—	RC	RC	—	TF	IX	AT
CCR	—	—	—	—	—	—	—	—
	—	—	—	—	—	—	—	—
	—	—	—	—	—	—	—	—
	—	—	—	—	CF	CB	WT	CE
CCR2	—	—	—	—	—	—	—	—
	—	—	—	—	—	—	—	—
	—	—	—	—	—	—	W3LOAD	W3LOCK
	—	—	—	—	—	—	W2LOAD	W2LOCK
PTEH	VPN							
							—	—
	ASID							
PTEL	PPN							
							—	V
	—	PR	PR	SZ	C	D	SH	—
TTB								
TEA								

ICR1	MAI	IRQLVL	BLMSK	—	IRQ51S	IRQ50S	IRQ41S	IRQ40S
	IRQ31S	IRQ30S	IRQ21S	IRQ20S	IRQ11S	IRQ10S	IRQ01S	IRQ00S
IPRC	IRQ3				IRQ2			
	IRQ1				IRQ0			
IPRD	—	—	—	—	—	—	—	—
	IRQ5				IRQ4			
IPRE	DMAC				—	—	—	—
	SCIF				A/D			
SAR_0								
DAR_0								
DMATCR_0	—	—	—	—	—	—	—	—
CHCR_0	—	—	—	—	—	—	—	—
	—	—	—	DI	RO	RL	AM	AL
	DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
	—	DS	TM	TS1	TS0	IE	TE	DE

DMATCR_1	—	—	—	—	—	—	—	—
CHCR_1	—	—	—	—	—	—	—	—
	—	—	—	DI	RO	RL	AM	AL
	DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
	—	DS	TM	TS1	TS0	IE	TE	DE
SAR_2								
DAR_2								
DMATCR_2	—	—	—	—	—	—	—	—
CHCR_2	—	—	—	—	—	—	—	—
	—	—	—	DI	RO	RL	AM	AL
	DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
	—	DS	TM	TS1	TS0	IE	TE	DE

DMATCR_3	—	—	—	—	—	—	—	—
CHCR_3	—	—	—	—	—	—	—	—
	—	—	—	DI	RO	RL	AM	AL
	DM1	DM0	SM1	SM0	RS3	RS2	RS1	RS0
	—	DS	TM	TS1	TS0	IE	TE	DE
DMAOR	—	—	—	—	—	—	PR1	PR0
	—	—	—	—	—	AE	NMIF	DME
CMSTR	—	—	—	—	—	—	—	—
	—	—	—	—	—	—	—	STR0
CMCSR	—	—	—	—	—	—	—	—
	CMF	—	—	—	—	—	CKS1	CKS0
CMCNT								
CMCOR								

ADDRDL	AD1	AD0	—	—	—	—	—	—
ADCSR	ADF	ADIE	ADST	MULTI	CKS	CH2	CH1	CH0
ADCR	TRGE	TRGE0	SCN	—	—	—	—	—
DADR0								
DADR1								
DACR	DAOE1	DAOE0	DAE	—	—	—	—	—
PACR	PA7MD1	PA7MD0	PA6MD1	PA6MD0	PA5MD1	PA5MD0	PA4MD1	PA4MD0
	PA3MD1	PA3MD0	PA2MD1	PA2MD0	PA1MD1	PA1MD0	PA0MD1	PA0MD0
PBCR	PB7MD1	PB7MD0	PB6MD1	PB6MD0	PB5MD1	PB5MD0	PB4MD1	PB4MD0
	PB3MD1	PB3MD0	PB2MD1	PB2MD0	PB1MD1	PB1MD0	PB0MD1	PB0MD0
PCDR	PC7MD1	PC7MD0	PC6MD1	PC6MD0	PC5MD1	PC5MD0	PC4MD1	PC4MD0
	PC3MD1	PC3MD0	PC2MD1	PC2MD0	PC1MD1	PC1MD0	PC0MD1	PC0MD0
PDCR	PD7MD1	PD7MD0	PD6MD1	PD6MD0	PD5MD1	PD5MD0	PD4MD1	PD4MD0
	PD3MD1	PD3MD0	PD2MD1	PD2D0	PD1MD1	PD1MD0	PD0MD1	PD0MD0
PECR	PE7MD1	PE7MD0	PE6MD1	PE6MD0	PE5MD1	PE5MD0	PE4MD1	PE4MD0
	PE3MD1	PE3MD0	PE2MD1	PE2MD0	PE1MD1	PE1MD0	PE0MD1	PE0MD0
PFCR	—	—	PF6MD1	PF6MD0	PF5MD1	PF5MD0	PF4MD1	PF4MD0
	PF3MD1	PF3MD0	PF2MD1	PF2MD0	PF1MD1	PF1MD0	PF0MD1	PF0MD0
PGCR	—	—	—	—	PG5MD1	PG5MD0	PG4MD1	PG4MD0
	PG3MD1	PG3MD0	PG2MD1	PG2MD0	PG1MD1	PG1MD0	PG0MD1	PG0MD0
PHCR	—	—	PH6MD1	PH6MD0	PH5MD1	PH5MD0	PH4MD1	PH4MD0
	PH3MD1	PH3MD0	PH2MD1	PH2MD0	PH1MD1	PH1MD0	PH0MD1	PH0MD0
PJCR	—	—	—	—	—	—	—	—
	PJ3MD1	PJ3MD0	PJ2MD1	PJ2MD0	PJ1MD1	PJ1MD0	PJ0MD1	PJ0MD0

PFDR	—	PF6DT	PF5DT	PF4DT	PF3DT	PF2DT	PF1DT	PF0DT
PGDR	—	—	PG5DT	PG4DT	PG3DT	PG2DT	PG1DT	PG0DT
PHDR	—	PH6DT	PH5DT	PH4DT	PH3DT	PH2DT	PH1DT	PH0DT
PJDR	—	—	—	—	PJ3DT	PJ2DT	PJ1DT	PJ0DT
SCPDR	—	—	SCP5DT	SCP4DT	SCP3DT	SCP2DT	SCP1DT	SCP0DT
SDIR	T13	T12	T11	T10	—	—	—	—
	—	—	—	—	—	—	—	—

MMUCR	Initialized ^{*1}	Initialized ^{*1}	Held	Held	Held	Held
BASRA	Undefined	Undefined	Held	Held	Held	Held
BASRB	Undefined	Undefined	Held	Held	Held	Held
CCR	Initialized	Initialized	Held	Held	Held	Held
CCR2	Initialized	Initialized	Held	Held	Held	Held
TRA	Undefined	Undefined	Held	Held	Held	Held
EXPEVT	Initialized	Initialized	Held	Held	Held	Held
INTEVT	Undefined	Undefined	Held	Held	Held	Held
BARA	Initialized	Initialized	Held	Held	Held	Held
BAMRA	Initialized	Initialized	Held	Held	Held	Held
BBRA	Initialized	Initialized	Held	Held	Held	Held
BARB	Initialized	Initialized	Held	Held	Held	Held
BAMRB	Initialized	Initialized	Held	Held	Held	Held
BBRB	Initialized	Initialized	Held	Held	Held	Held
BDRB	Initialized	Initialized	Held	Held	Held	Held
BDMRB	Initialized	Initialized	Held	Held	Held	Held
BRCR	Initialized	Initialized	Held	Held	Held	Held
BETR	Initialized	Initialized	Held	Held	Held	Held
BRSR	Initialized ^{*1}	Initialized ^{*1}	Held	Held	Held	Held
BRDR	Initialized ^{*1}	Initialized ^{*1}	Held	Held	Held	Held
FRQCR	Initialized ^{*2}	Held	Held	Held	Held	Held
STBCR	Initialized	Held	Held	Held	Held	Held
STBCR2	Initialized	Held	Held	Held	Held	Held
WTCNT	Initialized ^{*2}	Held	Held	Held	Held	Held
WTCSR	Initialized ^{*2}	Held	Held	Held	Held	Held

RTCSR	Initialized	Held	Held	Held	Held	Held
RTCNT	Initialized	Held	Held	Held	Held	Held
RTCOR	Initialized	Held	Held	Held	Held	Held
RFCR	Initialized	Held	Held	Held	Held	Held
R64CNT	Held	Held	Held	Held	Held	Held
RSECCNT	Held	Held	Held	Held	Held	Held
RMINCNT	Held	Held	Held	Held	Held	Held
RHRCNT	Held	Held	Held	Held	Held	Held
RWKCNT	Held	Held	Held	Held	Held	Held
RDAYCNT	Held	Held	Held	Held	Held	Held
RMONCNT	Held	Held	Held	Held	Held	Held
RYRCNT	Held	Held	Held	Held	Held	Held
RSECAR	Held ^{*3}	Held ^{*3}	Held	Held	Held	Held
RMINAR	Held ^{*3}	Held ^{*3}	Held	Held	Held	Held
RHRAR	Held ^{*3}	Held ^{*3}	Held	Held	Held	Held
RWKAR	Held ^{*3}	Held ^{*3}	Held	Held	Held	Held
RDAYAR	Held ^{*3}	Held ^{*3}	Held	Held	Held	Held
RMONAR	Held ^{*3}	Held ^{*3}	Held	Held	Held	Held
RCR1	Initialized	Initialized	Held	Held	Held	Held
RCR2	Initialized	Initialized	Held	Held	Held	Held
ICR0	Initialized	Initialized	Held	Held	Held	Held
IPRA	Initialized	Initialized	Held	Held	Held	Held
IPRB	Initialized	Initialized	Held	Held	Held	Held
TOCR	Initialized	Initialized	Held	Held	Held	Held
TSTR	Initialized	Initialized	Held	Held	Held	Held
TCOR_0	Initialized	Initialized	Held	Held	Held	Held

TCNT_2	Initialized	Initialized	Held	Held	Held	Held
TCR_2	Initialized	Initialized	Held	Held	Held	Held
TCPR_2	Undefined	Undefined	Held	Held	Held	Held
SCSMR	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCBRR	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCSCR	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCTDR	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCSSR	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCRDR	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCSCMR	Initialized	Initialized	Initialized	Initialized	Initialized	Held
INTEVT2	Undefined	Undefined	Held	Held	Held	Held
IRR0	Initialized	Initialized	Held	Held	Held	Held
IRR1	Initialized	Initialized	Held	Held	Held	Held
IRR2	Initialized	Initialized	Held	Held	Held	Held
ICR1	Initialized	Initialized	Held	Held	Held	Held
IPRC	Initialized	Initialized	Held	Held	Held	Held
IPRD	Initialized	Initialized	Held	Held	Held	Held
IPRE	Initialized	Initialized	Held	Held	Held	Held
SAR_0	Undefined	Undefined	Held	Held	Held	Held
DAR_0	Undefined	Undefined	Held	Held	Held	Held
DMATCR_0	Undefined	Undefined	Held	Held	Held	Held
CHCR_0	Initialized	Initialized	Held	Held	Held	Held
SAR_1	Undefined	Undefined	Held	Held	Held	Held
DAR_1	Undefined	Undefined	Held	Held	Held	Held
DMATCR_1	Undefined	Undefined	Held	Held	Held	Held
CHCR_1	Initialized	Initialized	Held	Held	Held	Held

DMATCR_3	Undefined	Undefined	Held	Held	Held	Held
CHCR_3	Initialized	Initialized	Held	Held	Held	Held
DMAOR	Initialized	Initialized	Held	Held	Held	Held
CMSTR	Initialized	Initialized	Held	Held	Held	Held
CMCSR	Initialized	Initialized	Held	Held	Held	Held
CMCNT	Initialized	Initialized	Held	Held	Held	Held
CMCOR	Initialized	Initialized	Held	Held	Held	Held
ADDRAH	Initialized	Initialized	Initialized	Initialized	Initialized	Held
ADDRAL	Initialized	Initialized	Initialized	Initialized	Initialized	Held
ADDRBH	Initialized	Initialized	Initialized	Initialized	Initialized	Held
ADDRBL	Initialized	Initialized	Initialized	Initialized	Initialized	Held
ADDRCH	Initialized	Initialized	Initialized	Initialized	Initialized	Held
ADDRCL	Initialized	Initialized	Initialized	Initialized	Initialized	Held
ADDRDH	Initialized	Initialized	Initialized	Initialized	Initialized	Held
ADDRDL	Initialized	Initialized	Initialized	Initialized	Initialized	Held
ADCSR	Initialized	Initialized	Initialized	Initialized	Initialized	Held
ADCR	Initialized	Initialized	Initialized	Initialized	Initialized	Held
DADR0	Initialized	Initialized	Held	Held	Held	Held
DADR1	Initialized	Initialized	Held	Held	Held	Held
DACR	Initialized	Initialized	Held	Held	Held	Held
PACR	Initialized	Held	Held	Held	Held	Held
PBCR	Initialized	Held	Held	Held	Held	Held
PCCR	Initialized	Held	Held	Held	Held	Held
PDCR	Initialized	Held	Held	Held	Held	Held
PECR	Initialized	Held	Held	Held	Held	Held
PFCR	Initialized	Held	Held	Held	Held	Held


PCDR	Initialized	Held	Held	Held	Held	Held
PDDR	Initialized	Held	Held	Held	Held	Held
PEDR	Initialized	Held	Held	Held	Held	Held
PFDR	Initialized	Held	Held	Held	Held	Held
PGDR	Initialized	Held	Held	Held	Held	Held
PHDR	Initialized	Held	Held	Held	Held	Held
PJDR	Initialized	Held	Held	Held	Held	Held
SCPDR	Initialized	Held	Held	Held	Held	Held
SCSMR2	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCBRR2	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCSCR2	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCFTDR2	Undefined	Undefined	Undefined	Undefined	Undefined	Held
SCSSR2	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCFRDR2	Undefined	Undefined	Undefined	Undefined	Undefined	Held
SCFCR2	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SCFDR2	Initialized	Initialized	Initialized	Initialized	Initialized	Held
SDIR*4	Held	Held	Held	Held	Held	Held

- Notes:
1. Some bits are not initialized.
 2. These bits are not initialized at a power-on reset by the WDT.
 3. Some bits are initialized.
 4. Initialized on asserting state of $\overline{\text{TRST}}$ or on Test-Logic-Reset state of TAP.

Item	Symbol	Rating	U
Power supply voltage (I/O)	VccQ	-0.3 to +4.2	V
Power supply voltage (internal)	Vcc Vcc - PLL1 Vcc - PLL2 Vcc - RTC	-0.3 to +2.5	V
Input voltage (except port J)	Vin	-0.3 to VccQ + 0.3	V
Input voltage (port J)	Vin	-0.3 to AVcc + 0.3	V
Analog power-supply voltage	AVcc	-0.3 to 4.6	V
Analog input voltage	V _{AN}	-0.3 to AVcc + 0.3	V
Operating temperature	T _{opr}	-20 to +75	°C
Storage temperature	T _{str}	-55 to +125	°C

Cautions:

- Operating the chip in excess of the absolute maximum rating may result in permanent damage.
- Order of turning on or off 1.9 V power (Vcc, Vcc - PLL1, Vcc - PLL2, Vcc - RTC) and 3.3 V power (VccQ, AVcc):
 1. The voltage of 1.9 V power should not be higher than that of 3.3 V power. The period when only 3.3 V power is turned on should be less than 1 ms. This period should be as short as possible.
 2. Until voltage is applied to all power supplies, a high level is input at the CA pin, a high level is input at the RESETP pin, and CKIO clocks are equal to or below 4 clock cycles. In this state, the system design is undefined, and so pin states are also undefined. The system designer should ensure that these undefined states do not cause erroneous system operation. When the CA pin is at a low level, the low level of the RESETP pin is not accepted.



Power-On Sequence

Power supply voltage		VccQ	3.0	3.3	3.6	V	
		Vcc, Vcc-PLL1, Vcc-PLL2, Vcc-RTC	1.75	1.90	2.05		
Current dissipation	Normal operation	Icc ^{*2}	—	250	400	mA	Vcc = 1.9 V, I _φ
		IccQ ^{*3}	—	20	40		VccQ = 3.3 V, I _φ
	In sleep mode ^{*1}	Icc ^{*2}	—	15	30		B _φ = 33 MHz
		IccQ ^{*3}	—	10	20		VccQ = 3.3 V, I _φ
	In standby mode	Icc ^{*2}	—	40	125	μA	Ta = 25°C (RT)
		IccQ ^{*3}	—	10	25		VccQ = 3.3 V, I _φ
		Icc ^{*2}	—	35	110		Ta = 25°C (RT)
		IccQ ^{*3}	—	10	25		VccQ = 3.3 V, I _φ
	RTC current	Icc-RTC ^{*4}	—	—	15		Vcc-RTC = 1.9 V
	Input high voltage	RESETP, RESETM, NMI, IRQ5 to IRQ0, MD5 to MD0, ASEMD0, CA, TRST, ADTRG, EXTAL, CKIO	V _{IH}	VccQ × 0.9	—	VccQ + 0.3	
Port J			2.0	—	AVcc + 0.3		
Other input pins			2.0	—	VccQ + 0.3		

	ADTRG, EXTAL, CKIO						
	Port J		-0.3	—	$AV_{CC} \times 0.2$		
	Other input pins		-0.3	—	$V_{CCQ} \times 0.2$		
Input leak current	All input pins	$I_{lin I}$	—	—	1.0	μA	$V_{in} = 0.5 \text{ to } V_{CCQ}$
Three-state leak current	I/O, all output pins (off condition)	$I_{Isti I}$	—	—	1.0	μA	$V_{in} = 0.5 \text{ to } V_{CCQ}$
Output high voltage	All output pins	V_{OH}	2.4	—	—	V	$V_{CCQ} = 3.0 \text{ V, } I_{C} = 10 \text{ }\mu A$
			2.0	—	—		$V_{CCQ} = 3.0 \text{ V, } I_{C} = 10 \text{ }\mu A$
Output low voltage	All output pins	V_{OL}	—	—	0.55		$V_{CCQ} = 3.6 \text{ V, } I_{C} = 10 \text{ }\mu A$
Pull-up resistance	Port pin	Ppull	30	60	120	$k\Omega$	
Pin capacity	All pins	C	—	—	10	pF	
Analog power- supply voltage		AV_{CC}	3.0	3.3	3.6	V	

Vss – PLL and Vss – RTC to Vss.

AVcc must be under condition of $V_{ccQ} - 0.3 \text{ V} \leq AV_{cc} \leq V_{ccQ} + 0.3 \text{ V}$. If the A converters are not used, do not leave the AVcc and AVss pins open. Connect AVcc to VccQ, and connect AVss to VssQ.

Current dissipation values shown are the values at which all output pins are with under conditions of $V_{IH, \text{min}} = V_{ccQ} - 0.5 \text{ V}$, $V_{IL, \text{max}} = 0.5 \text{ V}$.

1. No external bus cycles except refresh cycles.
2. Total current of Vcc, Vcc – PLL1, and Vcc – PLL2
3. Current of VccQ
4. Current of Vcc – RTC
5. Only in software standby mode

Table 24.3 Permitted Output Current Values

Conditions: $V_{ccQ} = 3.3 \pm 0.3 \text{ V}$, $V_{cc} = 1.9 \pm 0.15 \text{ V}$, $AV_{cc} = 3.3 \pm 0.3 \text{ V}$, $T_a = -20$

Item	Symbol	Min	Typ	Ma
Output low-level permissible current (per pin)	I_{OL}	—	—	2.0
Output low-level permissible current (total)	$\sum I_{OL}$	—	—	12
Output high-level permissible current (per pin)	$-I_{OH}$	—	—	2.0
Output high-level permissible current (total)	$\sum (-I_{OH})$	—	—	40

Caution: To ensure LSI reliability, do not exceed the value for output current given in T

$V_{cc} = 3.3 \pm 0.3V$

$T_a = -20$ to $+75^\circ C$

Table 24.4 Operating Frequency Range

Item		Symbol	Min	Typ	Max	Unit	Rem
Operating frequency	CPU, cache, TLB	f	25	—	133.34	MHz	
	External bus		25	—	66.67		
	Peripheral module		6.25	—	33.34		

24.3.1 Clock Timing

Table 24.5 Clock Timing

Item		Symbol	Min	Max	Unit	F
EXTAL clock input frequency (clock mode 0)		f_{EX}	25	66.67	MHz	2
EXTAL clock input cycle time (clock mode 0)		t_{EXcyc}	15	40	ns	
EXTAL clock input frequency (clock mode 1)		f_{EX}	6.25	16.67	MHz	
EXTAL clock input cycle time (clock mode 1)		t_{EXcyc}	60	160	ns	
EXTAL clock input low pulse width		t_{EXL}	1.5	—	ns	
EXTAL clock input high pulse width		t_{EXH}	1.5	—	ns	
EXTAL clock input rise time		t_{EXR}	—	6	ns	
EXTAL clock input fall time		t_{EXF}	—	6	ns	

CKIO clock output frequency	f_{OP}	25	66.67	MHz
CKIO clock output cycle time	t_{cyc}	15	40	ns
CKIO clock output low pulse width	t_{CKOL}	3	—	ns
CKIO clock output high pulse width	t_{CKOH}	3	—	ns
CKIO clock output rise time	t_{CKOR}	—	5	ns
CKIO clock output fall time	t_{CKOF}	—	5	ns
Power-on oscillation settling time	t_{OSC1}	10	—	ms
\overline{RESETP} setup time (at the power-on or at the release from standby mode)	t_{RESPS}	20	—	ns
\overline{RESETM} setup time (at the release from standby mode)	t_{RESMS}	0	—	ns
\overline{RESETP} assert time (at the power-on or at the release from standby mode)	t_{RESPW}	20	—	tcyc
\overline{RESETM} assert time (at the release from standby mode)	t_{RESMW}	20	—	tcyc
Standby return oscillation settling time 1	t_{OSC2}	10	—	ms
Standby return oscillation settling time 2	t_{OSC3}	10	—	ms
Standby return oscillation settling time 3	t_{OSC4}	11	—	ms
PLL synchronization settling time 1 (at the release from standby mode)	t_{PLL1}	100	—	μ s
PLL synchronization settling time 2 (at the modification of multiplication rate)	t_{PLL2}	100	—	μ s
IRQ/IRL interrupt determination time (RTC is used in the standby mode)	t_{IRLSTB}	100	—	μ s

Note: * The clock input from the EXTAL pin.

Figure 24.1 EXTAL Clock Input Timing




Figure 24.2 CKIO Clock Input Timing




Figure 24.3 CKIO Clock Output Timing

RESETP

Note: Oscillation settling time in clock mode 2.
Oscillation settling time becomes $t_{OSC1} = t_{PLL1}$ (min. 100 μ s) except in clock mode 2.

Figure 24.4 Power-On Oscillation Settling Time




Figure 24.5 Oscillation Settling Time at Standby Return (Return by Re




Figure 24.6 Oscillation Settling Time at Standby Return (Return by NM)




Figure 24.7 Oscillation Settling Time at Standby Return (Return by IRQ or IRL)




Figure 24.8 PLL Synchronization Settling Time by Reset or NMI at the Returning from Standby Mode (Return by Reset or NMI)




Figure 24.9 PLL Synchronization Settling Time at the Returning from Standby Mode (Return by IRQ/IRL Interrupt)




Figure 24.10 PLL Synchronization Settling Time when Frequency Multiplier Rate Modified

RESETM pulse width	t_{RESMW}	12 ^{*4}	—	tcyc
\overline{RESETM} setup time	t_{RESMS}	6	—	ns
\overline{RESETM} hold time	t_{RESMH}	34	—	ns
\overline{BREQ} setup time	t_{BREQS}	6	—	ns
\overline{BREQ} hold time	t_{BREQH}	4	—	ns
NMI setup time ^{*1}	t_{NMIS}	10	—	ns
NMI hold time	t_{NMIH}	4	—	ns
IRQ5 to IRQ0 setup time ^{*1}	t_{IRQS}	10	—	ns
IRQ5 to IRQ0 hold time	t_{IRQH}	4	—	ns
\overline{IRQOUT} delay time	t_{IRQOD}	—	10	ns
\overline{BACK} delay time	t_{BACKD}	—	10	ns
STATUS1, STATUS0 delay time	t_{STD}	—	10	ns
Bus tri-state delay time 1	t_{BOFF1}	0	15	ns
Bus tri-state delay time 2	t_{BOFF2}	0	15	ns
Bus buffer-on time 1	t_{BON1}	0	15	ns
Bus buffer-on time 2	t_{BON2}	0	15	ns

Notes: 1. \overline{RESETP} , NMI, and IRQ5 to IRQ0 are asynchronous. Changes are detected on clock fall when the setup shown is used. When the setup cannot be used, changes are delayed until the next clock falls.

2. The upper limit of the external bus clock is 66 MHz.

3. In the standby mode, when XTAL oscillation continues, $t_{RESPn} = t_{OSC1}$ (100 μ s). When the oscillation stops, $t_{RESPW} = t_{OSC2}$ (10 ms). In the sleep mode, $t_{RESPW} = t_{PLL1}$ (100 μ s). When the clock multiplication ratio is changed, $t_{RESPW} = t_{PLL1}$ (100 μ s).

4. In the standby mode, $t_{RESMW} = t_{OSC2}$ (10 ms). In the sleep mode, \overline{RESETM} must be kept low until STATUS (0, 1) changes to reset (HH). When the clock multiplication ratio is changed, \overline{RESETM} must be kept low until STATUS (0, 1) changes to reset (HH).




Figure 24.12 Interrupt Signal Input Timing




Figure 24.13 \overline{IRQOUT} Timing




Figure 24.14 Bus Release Timing





Figure 24.15 Pin Drive Timing at Standby

BS delay time	t_{BSD}	—	10	ns	24.16 to 24.36, 24.40 to 24.46
$\overline{\text{CS}}$ delay time 1	t_{CSD1}	—	10	ns	24.16 to 24.21, 24.40 to 24.46
$\overline{\text{CS}}$ delay time 2	t_{CSD2}	—	10	ns	24.16 to 24.21
$\overline{\text{CS}}$ delay time 3	t_{CSD3}	1.5	10	ns	24.24 to 24.39
Read/write delay time	t_{RWD}	1.5	10	ns	24.16 to 24.46
Read/write hold time	t_{RWH}	0	—	ns	24.16 to 24.21
Read strobe delay time	t_{RSD}	—	10	ns	24.16 to 24.21, 24.40 to 24.46
Read data setup time 1	t_{RDS1}	6	—	ns	24.16 to 24.21, 24.40 to 24.46
Read data setup time 2	t_{RDS2}	5	—	ns	24.22 to 24.25, 24.30 to 24.36
Read data hold time 1	t_{RDH1}	0	—	ns	24.16 to 24.21, 24.40 to 24.46
Read data hold time 2	t_{RDH2}	2	—	ns	24.22 to 24.25, 24.30 to 24.36
Write enable delay time	t_{WED}	—	10	ns	24.16 to 22.18, 24.40 to 24.46
Write data delay time 1	t_{WDD1}	—	12	ns	24.16 to 24.18, 24.40 to 24.46, 24.44 to 24.46
Write data delay time 2	t_{WDD2}	1.5	12	ns	24.20 to 24.29
Write data hold time 1	t_{WDH1}	1.5	—	ns	24.16 to 24.18, 24.40 to 24.46, 24.44 to 24.46
Write data hold time 2	t_{WDH2}	1.5	—	ns	24.26 to 24.29
Write data hold time 3	t_{WDH3}	2	—	ns	24.16 to 24.18
Write data hold time 4	t_{WDH4}	2	—	ns	24.40 to 24.41, 24.44 to 24.46
$\overline{\text{WAIT}}$ setup time	t_{WTS}	5	—	ns	24.17 to 24.21, 24.41, 24.44, 24.46
$\overline{\text{WAIT}}$ hold time	t_{WTH}	0	—	ns	24.17 to 24.21, 24.41, 24.44, 24.46
$\overline{\text{RAS}}$ delay time	t_{RASD}	1.5	10	ns	24.22 to 24.39
$\overline{\text{CAS}}$ delay time	t_{CASD}	1.5	10	ns	24.22 to 24.39
$\overline{\text{DQM}}$ delay time	t_{DQMD}	1.5	10	ns	24.22 to 24.36



Note: t_{RDH1} : Stipulated from the faster negate timing of \overline{CSn} or \overline{RD}
 t_{AH} : Stipulated from the slower negate timing of \overline{CSn} , \overline{RD} , or \overline{WEn}

Figure 24.16 Basic Bus Cycle (No Wait)






Figure 24.17 Basic Bus Cycle (One Wait)




Note: t_{RDH1} : Stipulated from the faster negate timing of \overline{CSn} or \overline{RD}
 t_{AH} : Stipulated from the slower negate timing of \overline{CSn} , \overline{RD} , or \overline{WEn}

Figure 24.18 Basic Bus Cycle (External Wait)




Note: In the write cycle, the basic bus cycle, the basic bus cycle is performed.
 t_{RDH1} : Stipulated from the faster negate timing of \overline{CSn} or \overline{RD}
 t_{AH} : Stipulated from the slower negate timing of \overline{CSn} , \overline{RD} , or \overline{WEn}

Figure 24.19 Burst ROM Bus Cycle (No Wait)



Note: In the write cycle, the basic bus cycle is performed.

Figure 24.20 Burst ROM Bus Cycle (Two Waits)



Note: In the write cycle, the base bus cycle is performed.
 t_{RDH1} : Stipulated from the faster negate timing of \overline{CSn} or \overline{RD}
 t_{AH} : Stipulated from the slower negate timing of \overline{CSn} , \overline{RD} , or \overline{WEn}

Figure 24.21 Burst ROM Bus Cycle (External Wait)




Figure 24.22 Synchronous DRAM Read Bus Cycle (RCD = 0, CAS Latency = 1,





Figure 24.23 Synchronous DRAM Read Bus Cycle (RCD = 2, CAS Latency = 2)



**Figure 24.24 Synchronous DRAM Read Bus Cycle
(Burst Read (Single Read \times 4), RCD = 0, CAS Latency = 1, TPC = 1)**




Figure 24.25 Synchronous DRAM Read Bus Cycle
(Burst Read (Single Read \times 4), RCD = 1, CAS Latency = 3, TPC = 0)




Figure 24.26 Synchronous DRAM Write Bus Cycle (RCD = 0, TPC = 0, TRV




Figure 24.27 Synchronous DRAM Write Bus Cycle (RCD = 2, TPC = 1, TR




Figure 24.28 Synchronous DRAM Write Bus Cycle
(Burst Mode (Single Write × 4), RCD = 0, TPC = 1, TRWL = 0)





Figure 24.29 Synchronous DRAM Write Bus Cycle
(Burst Mode (Single Write × 4), RCD = 1, TPC = 0, TRWL = 0)



**Figure 24.30 Synchronous DRAM Burst Read Bus Cycle
(RAS Down, Same Row Address, CAS Latency = 1)**





Figure 24.31 Synchronous DRAM Burst Read Bus Cycle (RAS Down, Same Row Address, CAS Latency = 2)



**Figure 24.32 Synchronous DRAM Burst Read Bus Cycle
(RAS Down, Different Row Address, TPC = 0, RCD = 0, CAS Latency =**




Figure 24.33 Synchronous DRAM Burst Read Bus Cycle
(RAS Down, Different Row Address, TPC = 1, RCD = 0, CAS Latency = 0)





Figure 24.34 Synchronous DRAM Burst Write Bus Cycle (RAS Down, Same Row Address)



**Figure 24.35 Synchronous DRAM Burst Write Bus Cycle
(RAS Down, Different Row Address, TPC = 0, RCD = 0)**




Figure 24.36 Synchronous DRAM Burst Write Bus Cycle (RAS Down, Different Row Address, TPC = 1, RCD = 1)




Figure 24.37 Synchronous DRAM Auto-Refresh Timing ($\text{TRAS} = 1$, $\text{TPC} = 0$)




Figure 24.38 Synchronous DRAM Self-Refresh Cycle ($\text{TPC} = 0$)




Figure 24.39 Synchronous DRAM Mode Register Write Cycle




Figure 24.40 PCMCIA Memory Bus Cycle (TED = 0, TEH = 0, No Wa






Figure 24.41 PCMCIA Memory Bus Cycle
 (TED = 2, TEH = 1, One Wait, External Wait)



Note: Even though burst mode is set, write cycle operation is the same as in normal mode.

**Figure 24.42 PCMCIA Memory Bus Cycle
(Burst Read, TED = 0, TEH = 0, No Wait)**



Note: Even though burst mode is set, the write cycle operation is the same as in normal mode.

**Figure 24.43 PCMCIA Memory Bus Cycle
(Burst Read, TED = 1, TEH = 1, Two Waits, Burst Pitch = 3)**




Figure 24.44 PCMCIA I/O Bus Cycle (TED = 0, TEH = 0, No Wait)





Figure 24.45 PCMCIA I/O Bus Cycle
(TED = 2, TEH = 1, One Wait, External Wait)



**Figure 24.46 PCMCIA I/O Bus Cycle
(TED = 1, TEH = 1, One Wait, Bus Sizing)**

		pulse width	Both edge specification	t_{TCKWL}	2.5	—	
		Oscillation settling time		t_{ROSC}	—	3	s
SCI	Input clock cycle	Asynchronization		t_{SCYC}	4	—	tcyc
		Clock synchronization			6	—	
		Input clock rise time		t_{SCKR}	—	1.5	
		Input clock fall time		t_{SCKF}	—	1.5	
		Input clock pulse width		t_{SCKW}	0.4	0.6	tscyc
		Transmission data delay time		t_{TXD}	—	100	ns
		Receive data setup time (clock synchronization)		t_{RXS}	100	—	
		Receive data hold time (clock synchronization)		t_{RXH}	100	—	
		RTS delay time		t_{RTSD}	—	100	
		CTS setup time (clock synchronization)		t_{CTSS}	100	—	
	CTS hold time (clock synchronization)		t_{CTSH}	100	—		
Port		Output data delay time		t_{PORTD}	—	17	ns
		Input data setup time 1		t_{PORTS1}	15	—	
		Input data hold time 1		t_{PORTH1}	8	—	
		Input data setup time 2		t_{PORTS2}	tcyc + 15	—	
		Input data hold time 2		t_{PORTH2}	8	—	
		Input data setup time 3		t_{PORTS3}	$3 \times \text{tcyc} + 15$	—	
		Input data hold time 3		t_{PORTH3}	8	—	
DMAC		$\overline{\text{DREQ}}$ setup time		t_{DREQ}	6	—	ns
		$\overline{\text{DREQ}}$ hold time		t_{DREQH}	4	—	
		DRAK delay time		t_{DRAKD}	—	10	




Figure 24.48 TCLK Clock Input Timing




Figure 24.49 Oscillation Settling Time at RTC Crystal Oscillator Power




Figure 24.50 SCK Input Clock Timing




Figure 24.51 SCI I/O Timing in Clock Synchronous Mode




Figure 24.52 I/O Port Timing




Figure 24.54 DRAK Output Timing

TCK rise/fall time	t_{TCKf}	—	4	ns	24.58
TRST setup time	t_{TRSTS}	12	—	ns	24.58
TRST hold time	t_{TRSTH}	50	—	t_{cyc}	24.57
TDI setup time	t_{TDis}	10	—	ns	24.57
TDI hold time	t_{TDIH}	10	—	ns	24.57
TMS setup time	t_{TMSS}	10	—	ns	24.57
TMS hold time	t_{TMSh}	10	—	ns	24.57
TDO delay time	t_{TDOD}	—	16	ns	24.57
ASEMD0 setup time	t_{ASEMDH}	12	—	ns	24.58
ASEMD0 hold time	t_{ASEMDS}	12	—	ns	24.58
AUDCK cycle time	t_{AUDCYC}	—	66	ms	24.59
AUDATA delay time	t_{AUDD}	—	12	ns	24.59
AUDSYNC delay time	t_{AUSYD}	—	12	ns	24.59




Figure 24.55 TCK Input Timing




Figure 24.57 H-UDI Data Transfer Timing




Figure 24.58 $\overline{ASEMD0}$ Input Timing

Figure 24.59 AUD Timing**24.3.10 A/D Converter Timing****Table 24.10 A/D Converter Timing**

Item	Symbol	Min	Typ	Max	Unit
External trigger input pulse width	t_{TRGW}	2	—	—	tcyc
External trigger input start delay time	t_{TRGS}	50	—	—	ns
Input sampling time	(CKS = 0) t_{SPL}	—	129	—	tcyc
	(CKS = 1)	—	65	—	
A/D conversion start delay time	(CKS = 0) t_d	17	—	28	tcyc
	(CKS = 1)	10	—	17	
A/D conversion time	(CKS = 0) t_{CONV}	514	—	525	tcyc
	(CKS = 1)	259	—	266	

tcyc: P ϕ cycle



Figure 24.60 External Trigger Input Timing





Figure 24.61 A/D Conversion Timing



- Notes: 1. C_L is the total value that includes the capacitance of measurement instruments, etc., and is set as follows for each pin.
 30 pF: \overline{CKIO} , \overline{RASx} , \overline{CASx} , $CS0$, $CS2$ to $CS6$, $\overline{CE2A}$, $\overline{CE2B}$, \overline{BACK}
 50 pF: All other pins
2. I_{OL} and I_{OH} are the values shown in table 23.3.

Figure 24.62 Output Load Circuit




Figure 24.63 Load Capacitance vs. Delay Time

Resolution	10	10	10	bits
Conversion time	15	—	—	μs
Analog input capacitance	—	—	20	pF
Permissible signal-source (single-source) impedance	—	—	5	kΩ
Nonlinearity error	—	—	±3.0	LSB
Offset error	—	—	±2.0	LSB
Full-scale error	—	—	±2.0	LSB
Quantization error	—	—	±0.5	LSB
Absolute accuracy	—	—	±4.0	LSB





24.5 D/A Converter Characteristics


Table 24.12 lists the D/A converter characteristics.

Table 24.12 D/A Converter Characteristics


Conditions: $V_{ccQ} = 3.3 \pm 0.3$ V, $V_{cc} = 1.9 \pm 0.15$ V, $AV_{cc} = 3.3 \pm 0.3$ V, $T_a = -20$ to $+70$ °C

Item	Min	Typ	Max	Unit	Test Co
Resolution	8	8	8	bits	
Conversion time	—	—	10.0	μs	20-pF ca load
Absolute accuracy	—	±2.5	±4.0	LSB	2-MΩ re load

	<p>Input with enable</p>	<p>RxD0/SCPT[0]</p>
	<p>Pull-up with enable</p>	<p>RxD2/SCPT[2] AUDCK/PTG[4]</p>
	<p>Schmitt trigger input</p>	<p>$\overline{\text{ASEMD0}}$ MD[5:0] $\overline{\text{RESERM}}$ NMI $\overline{\text{RESETP}}$ CA</p>
	<p>Input with enable Schmitt trigger input Pull-up with enable</p>	<p>CTS2/IRQ5/SCPT ADTRG/PTG[5]</p>




Input with enable
 Analog input with enable
 Analog output with enable




3-state output

\overline{RD}
 $\overline{WE0/DQMLL}$
 $\overline{WE1/DQMLU/WE}$
 $\overline{CS0}$
 \overline{BACK}
 TxD0/SCPT[0]
 TxD2/SCPT[2]




3-state output
 Pull-up with enable

A[25:12]



WE3/DQM00/IC1
 $\overline{CS[4:2]}$ /PTC[5:3]
 $\overline{CS5/CE1A}$ /PTC[6]
 $\overline{CS6/CE1B}$ /PTC[7]
 $\overline{CE2A}$ /PTD[6]
 $\overline{CE2B}$ /PTD[7]
 \overline{RASL} /PTD[0]
 \overline{RASU} /PTD[1]
 \overline{CASL} /PTD[2]
 \overline{CASU} /PTD[3]
 CKE/PTD[4]
 $\overline{IOIS16}$ /PTD[5]
 DACK[1:0]/PTE[1:
 DRAK[1:0]/PTE[3:
 AUDATA[3:0]/PTF
 $\overline{AUDSYNC}$ /PTF[4]
 TDO/PTF[5]
 $\overline{ASEBRKAK}$ /PTF[
 STATUS[1:0]/PTE
 TCLK/PTE[6]
 \overline{IRQOUT} /PTE[7]
 SCK0/SCPT[1]
 SCK2/SCPT[3]
 $\overline{RTS2}$ /SCPT[4]
 $\overline{DREQ[1:0]}$ /PTH[6



Category	Pin	Power-On Reset	Manual Reset	Standby	Sleep
Clock	EXTAL	I	I	I	I
	XTAL	O ^{*1}	O ^{*1}	O ^{*1}	O ^{*1}
	CKIO	IO ^{*1}	IO ^{*1}	IO ^{*1 *12}	IO ^{*1}
	EXTAL2	I	I	I	I
	XTAL2	O	O	O	O
	CAP1, CAP2	—	—	—	—
System control	$\overline{\text{RESETP}}$	I	I	I	I
	$\overline{\text{RESETM}}$	I	I	I	I
	$\overline{\text{BREQ}}$	I	I	I	I
	$\overline{\text{BACK}}$	O	O	O	O
	MD[5:0]	I	I	I	I
	CA	I	I	I	I
	STATUS[1:0]/PTE[5:4]	O	OP ^{*3}	OP ^{*3}	OP ^{*3}
Interrupt	IRQ[3:0]/IRL[3:0]/PTH[3:0]	I ^{*8}	I	I	I
	IRQ4/ PTH[4]	I ^{*8}	I	I	I
	NMI	I	I	I	I
	$\overline{\text{IRQOUT}}/\text{PTE}[7]$	H	OP ^{*3}	ZK ^{*3}	OP ^{*3}
Address bus	A[25:0]	Z	O	ZL ^{*10}	O
Data bus	D[15:0]	Z	I	Z	IO
	D[23:16]/PTA[7:0]	Z	IP ^{*3}	ZK ^{*3}	IOP ^{*3}
	D[31:24]/PTB[7:0]	Z	IP ^{*3}	ZK ^{*3}	IOP ^{*3}

Rev. 5.00 May 29, 2006 pag

REJ03

RENESAS

	$\overline{BS}/PTC[0]$	H	OP ^{*3}	ZH ^{*4} K	OP ^{*3}
	$\overline{RASL}/PTD[0]$	H	OP ^{*3}	ZOK ^{*4}	OP ^{*3}
	$\overline{RASU}/PTD[1]$	H	OP ^{*3}	ZOK ^{*4}	OP ^{*3}
	$\overline{CASL}/PTD[2]$	H	OP ^{*3}	ZOK ^{*4}	OP ^{*3}
	$\overline{CASU}/PTD[3]$	H	OP ^{*3}	ZOK ^{*4}	OP ^{*3}
	$\overline{WE0}/DQMLL$	H	O	ZH ^{*11}	O
	$\overline{WE1}/DQMLU/\overline{WE}$	H	O	ZH ^{*11}	O
	$\overline{WE2}/DQMUL/ICIORD/PTC[1]$	H	OP ^{*3}	ZH ^{*11} K ^{*3}	OP ^{*3}
	$\overline{WE3}/DQMUU/ICIOWR/PTC[2]$	H	OP ^{*3}	ZH ^{*11} K ^{*3}	OP ^{*3}
	$\overline{RD}/\overline{WR}$	H	O	ZH ^{*11}	O
	\overline{RD}	H	O	ZH ^{*11}	O
	$\overline{CKE}/PTD[4]$	H	OP ^{*3}	OK ^{*3}	OP ^{*3}
	\overline{WAIT}	Z	I	Z	I
DMAC	$\overline{DREQ0}/PTH[5]$	I	ZI ^{*7}	Z	I
	DACK0/PTE[0]	O	OP ^{*3}	ZK ^{*3}	OP ^{*3}
	DRAK0/PTE[2]	O	OP ^{*3}	ZH ^{*11} K ^{*3}	OP ^{*3}
	$\overline{DREQ1}/PTH[6]$	I	ZI ^{*7}	Z	I
	DACK1/PTE[1]	O	OP ^{*3}	ZK ^{*3}	OP ^{*3}
	DRAK1/PTE[3]	O	OP ^{*3}	ZH ^{*11} K ^{*3}	OP ^{*3}
Timer	TCLK/PTE[6]	I	ZI ^{*7}	IOP ^{*5}	IOP ^{*5}
SCI/Smart card without FIFO	RxD0/SCPT[0]	Z	ZI ^{*7}	Z	IZ ^{*6}
	TxD0/SCPT[0]	Z	ZO ^{*7}	ZK ^{*3}	OZ ^{*6}
	SCK0/SCPT[1]	V	ZP ^{*3}	ZK ^{*3}	IOP ^{*5}

Port	CE2B/PTD[7]	H	OP ^{*3}	ZH ^{*11} K ^{*3}	OP ^{*3}
	CE2A/PTD[6]	H	OP ^{*3}	ZH ^{*11} K ^{*3}	OP ^{*3}
	IOIS16/PTD[5]	I	I	Z	I
	ADTRG/PTG[5]	V ^{*8}	I	IZ	I
H-UDI	TCK/PTG[1]	IV	I	IZ	I
	TDI/PTG[0]	IV	I	IZ	I
	TMS/PTG[2]	IV	I	IZ	I
	TRST/PTG[3]	IV	I	IZ	I
	AUDSYNC/PTF[4]	OV	OP ^{*3}	OK ^{*3}	OP ^{*3}
	TDO/PTF[5]	OV	OP ^{*3}	OK ^{*3}	OP ^{*3}
	AUDCK/PTG[4]	IV	I	IZ	I
	AUDATA[3:0]/PTF[3:0]	IV	I	IZ	I
	ASEBRKAK/PTF[6]	OV	OP ^{*3}	OP ^{*3}	OP ^{*3}
	ASEMD0	I	I	Z	I
Analog	AN[1:0]/PTJ[1:0]	Z	ZI ^{*7}	Z	I
	AN[3:2]/DA[0:1]/PTJ[3:2]	Z	ZI ^{*7}	OZ ^{*2}	IO ^{*9}

Legend:

- I: Input
- O: Output
- H: High-level output
- L: Low-level output
- Z: High impedance
- P: Input or output depending on register setting
- K: Input pin is high impedance, output pin holds the state
- V: I/O buffer off, pullup MOS on

8. Input Schmitt buffers of IRQ[5:0] and ADTRG are on. Input Schmitt buffers of other inputs (e.g. PTH, CTS2) that are shared with these pins are off.
9. O when DA output is enabled; otherwise depends on a register setting.
10. In the standby mode, Z or L depending on register setting.
11. In the standby mode, Z or H depending on register setting.
12. In the standby mode, CKIO may be either high or low level.

MD1	129	C17	I	Clock mode setting
MD2	164	B7	I	Clock mode setting
MD3	167	C6	I	Area 0 bus width setting
MD4	168	D6	I	Area 0 bus width setting
MD5	169	A5	I	Endian setting
D31 to D24/ PTB[7] to PTB[0]	5, 6, 7, 8, 9, 10, 12, 14	F4, F3, F2, F1, G4, G3, G1, H3	I/O	Data bus / input/output port B
D23 to D16/ PTA[7] to PTA[0]	15, 16, 17, 18, 20, 22, 23, 24	H2, H1, J4, J2, J3, K2, K3, K4	I/O	Data bus / input/output port A
D15 to D0	26, 28, 29, 30, 31, 32, 33, 34, 35, 36, 38, 40, 41, 42, 43, 44	L2, L4, M1, M2, M3, M4, N1, N2, N3, N4, P2, R1, R2, P4, T1, T2	I/O	Data bus
A25 to A0	76, 75, 74, 72, 70, 69, 68, 67, 66, 65, 64, 62, 60, 59, 58, 57, 56, 55, 54, 53, 52, 50, 48, 47, 46, 45	T11, P10, T10, R9, T9, P9, U8, T8, R8, P8, U7, R7, U6, T6, R6, P6, U5, T5, R5, P5, U4, R4, T3, R3, U2, U1	O	Address bus
$\overline{BS}/PTC[0]$	77	R11	O / I/O	Bus cycle start signal / input/output
\overline{RD}	78	P11	O	Read strobe
$\overline{WE0}/DQMLL$	79	U12	O	D7 to D0 select signal / DQM (SDR)
$\overline{WE1}/DQMLU/\overline{WE}$	80	T12	O	D15 to D8 select signal / DQM (SDR) strobe (PCMCIA)
$\overline{WE2}/DQMUL/\overline{ICIOR}/PTC[1]$	81	R12	O / O / O / I/O	D23 to D16 select signal / DQM (SDR) PCMCIA input/output read / input/output
$\overline{WE3}/DQMUU/\overline{ICIOR}/PTC[2]$	82	P12	O / O / O / I/O	D31 to D24 select signal / DQM (SDR) PCMCIA input/output write / input/output
$\overline{RD}/\overline{WR}$	83	U13	O	Read/write
$\overline{CS0}$	85	P13	O	Chip select

Rev. 5.00 May 29, 2006 pag

REJ00

RENESAS

CE2A/PTD[6]	92	R16	O / I/O	Area 5 PCMCIA CE2 / input/output port D
CE2B/PTD[7]	94	P15	O / I/O	Area 6 PCMCIA CE2 / input/output port D
RASL/PTD[0]	96	P17	O / I/O	Lower 32 Mbytes address RAS (SDRAM) / input/output port D
RASU/PTD[1]	97	N14	O / I/O	Upper 32 Mbytes address RAS (SDRAM) / input/output port D
CASL/PTD[2]	98	N15	O / I/O	Lower 32 Mbytes address CAS (SDRAM) / input/output port D
CASU/PTD[3]	99	N16	O / I/O	Upper 32 Mbytes address CAS (SDRAM) / input/output port D
CKE/PTD[4]	100	N17	O / I/O	CK enable (SDRAM) / input/output port D
IOIS16/PTD[5]	101	M14	I / I/O	IOIS16 (PCMCIA) / input port D
BACK	102	M15	O	Bus acknowledge
BREQ	103	M16	I	Bus request
WAIT	104	M17	I	Hardware wait request
DACK0/PTE[0]	105	L14	O / I/O	DMA acknowledge 0 / input/output port D
DACK1/PTE[1]	106	L15	O / I/O	DMA acknowledge 1 / input/output port D
DRAK0/PTE[2]	107	L16	O / I/O	DMA request acknowledge / input/output port D
DRAK1/PTE[3]	108	L17	O / I/O	DMA request acknowledge / input/output port D
AUDATA[0]/PTF[0]	109	K15	I/O	AUD data / input/output port F
AUDATA[1]/PTF[1]	110	K16	I/O	AUD data / input/output port F
AUDATA[2]/PTF[2]	111	K17	I/O	AUD data / input/output port F
AUDATA[3]/PTF[3]	112	J14	I/O	AUD data / input/output port F
AUDSYNC/PTF[4]	113	J16	O / I/O	AUD synchronous / input/output port F
TDI/PTG[0]	114	J17	I	Data input (H-UDI) / input port G
TCK/PTG[1]	116	H17	I	Clock (H-UDI) / input port G
TMS/PTG[2]	118	G16	I	Mode select (H-UDI) / input port G
TRST/PTG[3]	119	G15	I	Reset (H-UDI) / input port G
TDO/PTF[5]	120	G14	O / I/O	Data output (H-UDI) / input/output port F

EXTAL	132	B16	I	External clock / crystal oscillator pin
XTAL	2	C2	O	On-chip RTC crystal oscillator pin
EXTAL2	3	C1	I	On-chip RTC crystal oscillator pin
STATUS0/PTE[4]	133	A17	O / I/O	Processor status / input/output port
STATUS1/PTE[5]	134	A16	O / I/O	Processor status / input/output port
TCLK/PTE[6]	135	C15	I/O	TMU or RTC clock input/output / input
IRQOUT/PTE[7]	136	B15	O / I/O	Interrupt request notification / input/output
CKIO	138	C14	I/O	System clock input/output
TxD0/SCPT[0]	140	A14	O	SCIF transmit data 0 / SC port
TxD2/SCPT[2]	142	C13	O	SCIF transmit data 2 / SC port
SCK0/SCPT[1]	141	D13	I/O	SCIF clock 0 / SC port
SCK2/SCPT[3]	143	B13	I/O	SCIF clock 2 / SC port
RxD0/SCPT[0]	145	D12	I	SCIF receive data 0 / SC port
RxD2/SCPT[2]	146	C12	I	SCIF receive data 2 / SC port
RTS2/SCPT[4]	144	A13	O / I/O	SCIF transmit request 2 / SC port
CTS2/IRQ5/ SCPT[5]	147	B12	I	SCIF transmit clear / external interrupt / SC port
RESETM	149	C11	I	Manual reset request
IRQ[3:0]/IRL[3:0]/ PTH[[3:0]]	151, 152, 153, 154	A11, D10, C10, B10	I / I / I/O	External interrupt request / input/output
IRQ4/PTH[4]	155	A10	I / I/O	External interrupt request / input/output
NMI	157	B9	I	Nonmaskable interrupt request
AUDCK/PTG[4]	159	C9	I	AUD clock / input port G
RESETP	165	A6	I	Power-on reset request
CA	166	B6	I	Chip activate / hardware standby request
AN[0]/PTJ[0]	171	C5	I	A/D converter input / input port J
AN[1]/PTJ[1]	172	D5	I	A/D converter input / input port J
AN2[2]/DA[1]/PTJ[2]	173	A4	I / O / I	A/D converter input / D/A converter input / input port J
AN3[3]/DA[0]/PTJ[3]	174	B4	I / O / I	A/D converter input / D/A converter input / input port J

Rev. 5.00 May 29, 2006 pag

REJ03

RENESAS

	150	H16, B11	supply	
V _{cc} -RTC	1	C3	Power supply	RTC power supply (1.9 V)
V _{cc} -PLL1	123	E17	Power supply	PLL1 power supply (1.9 V)
V _{cc} -PLL2	128	D16	Power supply	PLL2 power supply (1.9 V)
AV _{cc}	175	B3	Power supply	Analog power supply (3.3 V)
V _{ss} Q	11, 25, 37, 49, 61, 84, 93, 137, 156	G2, L1, P1, U3, P7, R13, R17, A15, D9	Power supply	Input/output power supply (0 V)
V _{ss}	19, 71, 115, 130, 148	J1, U9, J15, C16, D11	Power supply	Internal power supply (0 V)
V _{ss} -RTC	4	D3	Power supply	RTC power supply (0 V)
V _{ss} -PLL1	125	E15	Power supply	PLL1 power supply (0 V)
V _{ss} -PLL2	126	E14	Power supply	PLL2 power supply (0 V)
AV _{ss}	170, 176	B5, B2	Power supply	Analog power supply (0 V)

- CAP1: Leave unconnected
- $V_{cc} - PLL1$: Power supply (1.9)
- $V_{ss} - PLL1$: Power supply (0 V)
- When PLL2 is not used
 - CAP2: Leave unconnected
 - $V_{cc} - PLL2$: Power supply (1.9 V)
 - $V_{ss} - PLL2$: Power supply (0 V)
- When on-chip crystal oscillator is not used
 - XTAL: Leave unconnected
- When EXTAL pin is not used
 - EXTAL: Connect to $V_{cc}Q$ or $V_{ss}Q$
- When A/D converter is not used
 - AN[3:0]: Leave unconnected
 - AV_{cc} : Power supply (3.3 V)
 - AV_{ss} : Power supply (0 V)
- When hardware standby is not used
 - CA: Pull up to $V_{cc}Q$

	W	High	High	High	High
RD/WR	R	High	High	High	High
	W	Low	Low	Low	Low
BS		Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High
RASL/PTD[0]		High	High	High	High
CASL/PTD[2]		High	High	High	High
CASU/PTD[3]		High	High	High	High
WE0/DQMLL	R	High	High	High	High
	W	Low	Low	High	Low
WE1/WE/DQMLU	R	High	High	High	High
	W	High	High	Low	Low
WE2/ICIORD/DQMUL/ PTC[1]	R	High	High	High	High
	W	High	High	High	High
WE3/ICIOWR/DQMUU/ PTC[2]	R	High	High	High	High
	W	High	High	High	High
CE2A/PTD[6]		High	High	High	High
CE2B/PTD[7]		High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled
IOIS16		Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address
D7 to D0		Valid data	Valid data	Invalid data	Valid data
D15 to D8		Hi-Z*2	Invalid data	Valid data	Valid data
D31 to D16		Hi-Z*2	Hi-Z*2	Hi-Z*2	Hi-Z*2

	W	Low	Low	Low	Low	Low	Low
\overline{BS}		Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High	High	High
RASL/PTD[0]		High	High	High	High	High	High
CASL/PTD[2]		High	High	High	High	High	High
CASU/PTD[3]		High	High	High	High	High	High
WE0/DQMLL	R	High	High	High	High	High	High
	W	Low	High	High	High	Low	High
WE1/WE/DQMLU	R	High	High	High	High	High	High
	W	High	Low	High	High	Low	High
WE2/ICIORD/DQMUL/ PTC[1]	R	High	High	High	High	High	High
	W	High	High	Low	High	High	Low
WE3/ICIOWR/DQMUU/ PTC[2]	R	High	High	High	High	High	High
	W	High	High	High	Low	High	Low
CE2A/PTD[6]		High	High	High	High	High	High
CE2B/PTD[7]		High	High	High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1
IOIS16		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address	Address	Address
D7 to D0		Valid data	Invalid data	Invalid data	Invalid data	Valid data	Invalid data
D15 to D8		Invalid data	Valid data	Invalid data	Invalid data	Valid data	Invalid data
D23 to D16		Invalid data	Invalid data	Valid data	Invalid data	Invalid data	Valid data
D31 to D24		Invalid data	Invalid data	Invalid data	Valid data	Invalid data	Valid data

Notes: 1. Disabled when WCR2 register wait setting is 0.

2. Unused data pins should be switched to the port function, or pulled up or d

	W	Low	Low	Low	Low
BS		Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High
RASL/PTD[0]		High	High	High	High
CASL/PTD[2]		High	High	High	High
CASU/PTD[3]		High	High	High	High
WE0/DQMLL	R	High	High	High	High
	W	Low	High	Low	Low
WE1/WE/DQMLU	R	High	High	High	High
	W	High	Low	High	Low
WE2/ICIORD/DQMUL/ PTC[1]	R	High	High	High	High
	W	High	High	High	High
WE3/ICIOWR/DQMUU/ PTC[2]	R	High	High	High	High
	W	High	High	High	High
CE2A/PTD[6]		High	High	High	High
CE2B/PTD[7]		High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled
I/OIS16		Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address
D7 to D0		Valid data	Invalid data	Valid data	Valid data
D15 to D8		Hi-Z*2	Valid data	Invalid data	Valid data
D31 to D16		Hi-Z*2	Hi-Z*2	Hi-Z*2	Hi-Z*2

	W	Low	Low	Low	Low	Low	Low
\overline{BS}		Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High	High	High
RASL/PTD[0]		High	High	High	High	High	High
CASL/PTD[2]		High	High	High	High	High	High
CASU/PTD[3]		High	High	High	High	High	High
WE0/DQMLL	R	High	High	High	High	High	High
	W	High	High	High	Low	High	Low
WE1/WE/DQMLU	R	High	High	High	High	High	High
	W	High	High	Low	High	High	Low
WE2/ICIORD/DQMUL/ PTC[1]	R	High	High	High	High	High	High
	W	High	Low	High	High	Low	High
WE3/ICIOWR/DQMUU/ PTC[2]	R	High	High	High	High	High	High
	W	Low	High	High	High	Low	High
CE2A/PTD[6]		High	High	High	High	High	High
$\overline{CE2B}$ /PTD[7]		High	High	High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1
IOIS16		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address	Address	Address
D7 to D0		Invalid data	Invalid data	Invalid data	Valid data	Invalid data	Valid data
D15 to D8		Invalid data	Invalid data	Valid data	Invalid data	Invalid data	Valid data
D23 to D16		Invalid data	Valid data	Invalid data	Invalid data	Valid data	Invalid data
D31 to D24		Valid data	Invalid data	Invalid data	Invalid data	Valid data	Invalid data

Notes: 1. Disabled when WCR2 register wait setting is 0.

2. Unused data pins should be switched to the port function, or pulled up or down.

	W	—	—	—	—
BS		Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High
RASL/PTD[0]		High	High	High	High
CASL/PTD[2]		High	High	High	High
CASU/PTD[3]		High	High	High	High
WE0/DQMLL	R	High	High	High	High
	W	—	—	—	—
WE1/WE/DQMLU	R	High	High	High	High
	W	—	—	—	—
WE2/ICIORD/DQMUL/ PTC[1]	R	High	High	High	High
	W	—	—	—	—
WE3/ICIOWR/DQMUU/ PTC[2]	R	High	High	High	High
	W	—	—	—	—
CE2A/PTD[6]		High	High	High	High
CE2B/PTD[7]		High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled
IÖIS16		Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address
D7 to D0		Valid data	Valid data	Invalid data	Valid data
D15 to D8		Hi-Z*2	Invalid data	Valid data	Valid data
D31 to D16		Hi-Z*2	Hi-Z*2	Hi-Z*2	Hi-Z*2

	W	—	—	—	—	—	—
BS		Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High	High	High
RASL/PTD[0]		High	High	High	High	High	High
CASL/PTD[2]		High	High	High	High	High	High
CASU/PTD[3]		High	High	High	High	High	High
WE0/DQMLL	R	High	High	High	High	High	High
	W	—	—	—	—	—	—
WE1/WE/DQMLU	R	High	High	High	High	High	High
	W	—	—	—	—	—	—
WE2/ICIORD/DQMUL/ PTC[1]	R	High	High	High	High	High	High
	W	—	—	—	—	—	—
WE3/ICIOWR/DQMUU/ PTC[2]	R	High	High	High	High	High	High
	W	—	—	—	—	—	—
CE2A/PTD[6]		High	High	High	High	High	High
CE2B/PTD[7]		High	High	High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1
IOIS16		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address	Address	Address
D7 to D0		Valid data	Invalid data	Invalid data	Invalid data	Valid data	Invalid data
D15 to D8		Invalid data	Valid data	Invalid data	Invalid data	Valid data	Invalid data
D23 to D16		Invalid data	Invalid data	Valid data	Invalid data	Invalid data	Valid data
D31 to D24		Invalid data	Invalid data	Invalid data	Valid data	Invalid data	Valid data

Notes: 1. Disabled when WCR2 register wait setting is 0.

2. Unused data pins should be switched to the port function, or pulled up or d

	W	—	—	—	—
BS		Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High
RASL/PTD[0]		High	High	High	High
CASL/PTD[2]		High	High	High	High
CASU/PTD[3]		High	High	High	High
WE0/DQMLL	R	High	High	High	High
	W	—	—	—	—
WE1/WE/DQMLU	R	High	High	High	High
	W	—	—	—	—
WE2/ICIORD/DQMUL/ PTC[1]	R	High	High	High	High
	W	—	—	—	—
WE3/CIOWR/DQMUU/ PTC[2]	R	High	High	High	High
	W	—	—	—	—
CE2A/PTD[6]		High	High	High	High
CE2B/PTD[7]		High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled
iOIS16		Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address
D7 to D0		Valid data	Invalid data	Valid data	Valid data
D15 to D8		Hi-Z*2	Valid data	Invalid data	Valid data
D31 to D16		Hi-Z*2	Hi-Z*2	Hi-Z*2	Hi-Z*2

	W	—	—	—	—	—	—
BS		Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High	High	High
RASL/PTD[0]		High	High	High	High	High	High
CASL/PTD[2]		High	High	High	High	High	High
CASU/PTD[3]		High	High	High	High	High	High
WE0/DQMLL	R	High	High	High	High	High	High
	W	—	—	—	—	—	—
WE1/WE/DQMLU	R	High	High	High	High	High	High
	W	—	—	—	—	—	—
WE2/ICIORD/DQMUL/ PTC[1]	R	High	High	High	High	High	High
	W	—	—	—	—	—	—
WE3/CIOWR/DQMUU/ PTC[2]	R	High	High	High	High	High	High
	W	—	—	—	—	—	—
CE2A/PTD[6]		High	High	High	High	High	High
CE2B/PTD[7]		High	High	High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1
IOIS16		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address	Address	Address
D7 to D0		Invalid data	Invalid data	Invalid data	Valid data	Invalid data	Valid data
D15 to D8		Invalid data	Invalid data	Valid data	Invalid data	Invalid data	Valid data
D23 to D16		Invalid data	Valid data	Invalid data	Invalid data	Valid data	Invalid data
D31 to D24		Valid data	Invalid data	Invalid data	Invalid data	Valid data	Invalid data

Notes: 1. Disabled when WCR2 register wait setting is 0.

2. Unused data pins should be switched to the port function, or pulled up or down.

	W	High	High	High	High	High	High
RD/WR	R	High	High	High	High	High	High
	W	Low	Low	Low	Low	Low	Low
BS		Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}
RASL/PTD[0]		Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}
CASL/PTD[2]		High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}
CASU/PTD[3]		Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}
DQMLL/WE0	R	Low	High	High	High	Low	High
	W	Low	High	High	High	Low	High
DQMLU/WE1	R	High	Low	High	High	Low	High
	W	High	Low	High	High	Low	High
DQMUL/WE2/CIORD	R	High	High	Low	High	High	Low
	W	High	High	Low	High	High	Low
DQMUU/WE3/CIOWR	R	High	High	High	Low	High	Low
	W	High	High	High	Low	High	Low
CE2A/PTD[6]		High	High	High	High	High	High
CE2B/PTD[7]		High	High	High	High	High	High
CKE		High ^{*2}	High ^{*2}	High ^{*2}	High ^{*2}	High ^{*2}	High ^{*2}
WAIT		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
iOIS16		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
A25 to A0		Address command	Address command	Address command	Address command	Address command	Address command
D7 to D0		Valid data	Invalid data	Invalid data	Invalid data	Valid data	Invalid data
D15 to D8		Invalid data	Valid data	Invalid data	Invalid data	Valid data	Invalid data
D23 to D16		Invalid data	Invalid data	Valid data	Invalid data	Invalid data	Valid data
D31 to D24		Invalid data	Invalid data	Invalid data	Valid data	Invalid data	Valid data

- Notes: 1. Lower 32-Mbyte access/Upper 32-Mbyte access
2. Normally high. Low in self-refreshing.

RD/WR	R	High	High	High	High	High	High
	W	Low	Low	Low	Low	Low	Low
BS		Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}
RASL/PTD[0]		Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}
CASL/PTD[2]		High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}	High/Low ^{*1}
CASU/PTD[3]		Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}	Low/High ^{*1}
DQMLL/WE0	R	High	High	High	Low	High	Low
	W	High	High	High	Low	High	Low
DQMLU/WE1	R	High	High	Low	High	High	Low
	W	High	High	Low	High	High	Low
DQMUL/WE2/ICIOR \bar{D}	R	High	Low	High	High	Low	High
	W	High	Low	High	High	Low	High
DQMUU/WE3/ICIOR \bar{W}	R	Low	High	High	High	Low	High
	W	Low	High	High	High	Low	High
CE2A/PTD[6]		High	High	High	High	High	High
CE2B/PTD[7]		High	High	High	High	High	High
CKE		High ^{*2}	High ^{*2}	High ^{*2}	High ^{*2}	High ^{*2}	High ^{*2}
WAIT		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
IOIS16		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
A25 to A0		Address command	Address command	Address command	Address command	Address command	Address command
D7 to D0		Invalid data	Invalid data	Invalid data	Valid data	Invalid data	Valid data
D15 to D8		Invalid data	Invalid data	Valid data	Invalid data	Invalid data	Valid data
D23 to D16		Invalid data	Valid data	Invalid data	Invalid data	Valid data	Invalid data
D31 to D24		Valid data	Invalid data	Invalid data	Invalid data	Valid data	Invalid data

- Notes: 1. Lower 32-Mbyte access/Upper 32-Mbyte access
2. Normally high. Low in self-refreshing.

RD	R	Low	Low	Low	Low	High	High	High
	W	High	High	High	High	High	High	High
RD/ \overline{WR}	R	High	High	High	High	High	High	High
	W	Low	Low	Low	Low	Low	Low	Low
BS		Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High	High	High	High
RASL/PTD[0]		High	High	High	High	High	High	High
CASL/PTD[2]		High	High	High	High	High	High	High
CASU/PTD[3]		High	High	High	High	High	High	High
WE0/DQMLL	R	High	High	High	High	High	High	High
	W	High	High	High	High	High	High	High
WE1/WE/DQMLU	R	High	High	High	High	High	High	High
	W	Low	Low	Low	Low	High	High	High
WE2/ICIORD/ DQMUL/PTC[1]	R	High	High	High	High	Low	Low	Low
	W	High	High	High	High	High	High	High
WE3/ICIOWR/ DQMUU/PTC[2]	R	High	High	High	High	High	High	High
	W	High	High	High	High	Low	Low	Low
CE2A/PTD[6]		High	High	Low	Low	High	High	Low
CE2B/PTD[7]		High	High	High	High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
WAIT		Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled*1	Enabled
iOIS16		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Enabled
A25 to A0		Address	Address	Address	Address	Address	Address	Address
D7 to D0		Valid data	Valid data	Invalid data	Valid data	Valid data	Valid data	Invalid data
D15 to D8		Hi-Z*2	Invalid data	Valid data	Valid data	Hi-Z*2	Invalid data	Valid data
D31 to D16		Hi-Z*2	Hi-Z*2	Hi-Z*2	Hi-Z*2	Hi-Z*2	Hi-Z*2	Hi-Z*2

RD	R	Low	Low	Low	Low	High	High	High
	W	High	High	High	High	High	High	High
RD/W \bar{R}	R	High	High	High	High	High	High	High
	W	Low	Low	Low	Low	Low	Low	Low
\overline{BS}		Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High	High	High	High
RASL/PTD[0]		High	High	High	High	High	High	High
CASL/PTD[2]		High	High	High	High	High	High	High
CASU/PTD[3]		High	High	High	High	High	High	High
WE0/DQMLL	R	High	High	High	High	High	High	High
	W	High	High	High	High	High	High	High
WE1/WE/DQMLU	R	High	High	High	High	High	High	High
	W	Low	Low	Low	Low	High	High	High
WE2/ICIORD/ DQMUL/PTC[1]	R	High	High	High	High	Low	Low	Low
	W	High	High	High	High	High	High	High
WE3/CIOWR/ DQMUU/PTC[2]	R	High	High	High	High	High	High	High
	W	High	High	High	High	Low	Low	Low
CE2A/PTD[6]		High	High	High	High	High	High	High
CE2B/PTD[7]		High	High	Low	Low	High	High	Low
CKE		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
WAIT		Enabled* ¹	Enabled* ¹	Enabled* ¹	Enabled* ¹	Enabled* ¹	Enabled* ¹	Enabled* ¹
$\overline{IOIS16}$		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Enabled
A25 to A0		Address	Address	Address	Address	Address	Address	Address
D7 to D0		Valid data	Valid data	Invalid data	Valid data	Valid data	Valid data	Invalid data
D15 to D8		Hi-Z* ²	Invalid data	Valid data	Valid data	Hi-Z* ²	Invalid data	Valid data
D31 to D16		Hi-Z* ²	Hi-Z* ²	Hi-Z* ²	Hi-Z* ²	Hi-Z* ²	Hi-Z* ²	Hi-Z* ²

Notes: 1. Disabled when WCR2 register wait setting is 0.

2. Unused data pins should be switched to the port function, or pulled up or down.

RD	R	Low	Low	Low	Low	High	High	High
	W	High	High	High	High	High	High	High
RD/ \overline{WR}	R	High	High	High	High	High	High	High
	W	Low	Low	Low	Low	Low	Low	Low
BS		Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High	High	High	High
RASL/PTD[0]		High	High	High	High	High	High	High
CASL/PTD[2]		High	High	High	High	High	High	High
CASU/PTD[3]		High	High	High	High	High	High	High
WE0/DQMLL	R	High	High	High	High	High	High	High
	W	High	High	High	High	High	High	High
WE1/WE/DQMLU	R	High	High	High	High	High	High	High
	W	Low	Low	Low	Low	High	High	High
WE2/ICIORD/ DQMUL/PTC[1]	R	High	High	High	High	Low	Low	Low
	W	High	High	High	High	High	High	High
WE3/ICIOWR/ DQMUU/PTC[2]	R	High	High	High	High	High	High	High
	W	High	High	Low	Low	Low	Low	Low
CE2A/PTD[6]		High	High	Low	Low	High	High	Low
CE2B/PTD[7]		High	High	High	High	High	High	High
CKE		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
WAIT		Enabled ^{*1}	Enabled ^{*1}	Enabled ^{*1}	Enabled ^{*1}	Enabled ^{*1}	Enabled ^{*1}	Enabled ^{*1}
iOIS16		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address	Address	Address	Address
D7 to D0		Valid data	Invalid data	Valid data	Valid data	Valid data	Invalid data	Valid data
D15 to D8		Hi-Z ^{*2}	Valid data	Invalid data	Valid data	Hi-Z ^{*2}	Valid data	Invalid data
D31 to D16		Hi-Z ^{*2}	Hi-Z ^{*2}	Hi-Z ^{*2}	Hi-Z ^{*2}	Hi-Z ^{*2}	Hi-Z ^{*2}	Hi-Z ^{*2}

RD	R	Low	Low	Low	Low	High	High	High
	W	High	High	High	High	High	High	High
RD/WR	R	High	High	High	High	High	High	High
	W	Low	Low	Low	Low	Low	Low	Low
BS		Enabled	Enabled	Enabled	Enabled	Enabled	Enabled	Enabled
RASU/PTD[1]		High	High	High	High	High	High	High
RASL/PTD[0]		High	High	High	High	High	High	High
CASL/PTD[2]		High	High	High	High	High	High	High
CASU/PTD[3]		High	High	High	High	High	High	High
WE0/DQMLL	R	High	High	High	High	High	High	High
	W	High	High	High	High	High	High	High
WE1/WE/DQMLU	R	High	High	High	High	High	High	High
	W	Low	Low	Low	Low	High	High	High
WE2/ICIORD/ DQMUL/PTC[1]	R	High	High	High	High	Low	Low	Low
	W	High	High	High	High	High	High	High
WE3/CIOWR/ DQMUU/PTC[2]	R	High	High	High	High	High	High	High
	W	High	High	High	High	Low	Low	Low
CE2A ^{*3} /PTD[6]		High	High	High	High	High	High	High
CE2B ^{*3} /PTD[7]		High	High	Low	Low	High	High	Low
CKE		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
WAIT		Enabled ^{*1}	Enabled ^{*1}	Enabled ^{*1}	Enabled ^{*1}	Enabled ^{*1}	Enabled ^{*1}	Enabled ^{*1}
IOIS16		Disabled	Disabled	Disabled	Disabled	Disabled	Disabled	Disabled
A25 to A0		Address	Address	Address	Address	Address	Address	Address
D7 to D0		Valid data	Invalid data	Valid data	Valid data	Valid data	Invalid data	Invalid data
D15 to D8		Hi-Z ^{*2}	Valid data	Invalid data	Valid data	Hi-Z ^{*2}	Valid data	Invalid data
D31 to D16		Hi-Z ^{*2}	Hi-Z ^{*2}	Hi-Z ^{*2}	Hi-Z ^{*2}	Hi-Z ^{*2}	Hi-Z ^{*2}	Hi-Z ^{*2}

- Notes:
1. Disabled when WCR2 register wait setting is 0.
 2. Unused data pins should be switched to the port function, or pulled up or down.
 3. The behavior of the CE pin in the big endian is the same as that in the little endian.




Figure D.1 Package Dimensions (FP-176C/PLQP0176KD-A)




Figure D.2 Package Dimensions (TBP-208A/TTBG0208JA-A)

ADDRBH	531, 588, 600, 605
ADDRBL	531, 588, 600, 605
ADDRC	532
ADDRCH	531, 588, 600, 605
ADDRCL	531, 588, 600, 605
ADDRD	532
ADDRDH	531, 588, 600, 605
ADDRDL	531, 588, 600, 605
Address Array	100
Address Translation	55
Addressing Modes	23
Area 0	202
Area 1	202
Area 2	202
Area 3	203
Area 4	203
Area 5	203
Area 6	204
Auto-Request Mode	267
Avoiding Synonym Problems	68
BAMRA	142, 585, 595, 602
BAMRB	144, 585, 594, 602
BARA	141, 585, 595, 602
BARB	144, 585, 594, 602
BASRA	152, 585, 595, 602
BASRB	153, 585, 595, 602
BBRA	142, 585, 595, 602
BBRB	145, 585, 595, 602
BCR1	174, 586, 593, 603
BCR2	177, 586, 593, 603
BDMRB	145, 585, 594, 602

Burst Mode	
Bus Modes	
CCR	101, 5
CCR2	102, 5
Changing the Division Ratio	
Changing the Multiplication Ra	
Channel Priority	
CHCR_0	256, 5
CHCR_1	256, 5
CHCR_2	256, 5
CHCR_3	256, 5
Clock Synchronous Operation	
CMCNT	295, 5
CMCOR	295, 5
CMCSR	294, 5
CMSTR	293, 5
Control Registers	
Cycle-Steal Mode	
DACR	550, 5
DADR0	550, 5
DADR1	550, 5
DAR_0	255, 5
DAR_1	255, 5
DAR_2	255, 5
DAR_3	255, 5
Data Array	
Delayed Branching	
DMA Transfer Requests	
DMAOR	263, 5
DMATCR_0	256, 5

Fixed Mode.....	269
FRQCR.....	310, 585, 594, 602
GBR.....	17
General Exceptions.....	92
General Registers.....	15
ICR0.....	125, 586, 593, 603
ICR1.....	126, 587, 597, 604
Instruction Code Map.....	46
Instruction Formats.....	27
Instruction Set.....	30
Interrupt Response Time.....	135
Interrupts.....	95
INTEVT.....	87, 585, 596, 602
INTEVT2.....	87, 587, 597, 604
IPRA.....	124, 586, 593, 603
IPRB.....	124, 586, 593, 603
IPRC.....	124, 587, 597, 604
IPRD.....	124, 587, 597, 604
IPRE.....	124, 587, 597, 604
IRR0.....	129, 587, 597, 604
IRR1.....	131, 587, 597, 604
IRR2.....	132, 587, 597, 604
little-endian.....	20
MAC.....	16
MCR.....	186, 586, 593, 603
MMUCR.....	58, 585, 596, 602
Mode 0.....	307

PADDR.....	508, 58
PBCR.....	490, 58
PBDR.....	510, 58
PC.....	
PCCR.....	49
PCDR.....	512, 589, 60
PCMCIA.....	
PCR.....	190, 58
PDCR.....	493, 58
PDDR.....	514, 58
PECR.....	495, 58
PEDR.....	516, 58
PFCR.....	497, 58
PFDR.....	518, 58
PGCR.....	499, 58
PGDR.....	520, 58
PHCR.....	500, 58
PHDR.....	522, 58
PJCR.....	502, 58
PJDR.....	524, 58
PR.....	
Processor Modes.....	
PTEH.....	57, 58
PTEL.....	57, 58
R64CNT.....	342, 58
RCR1.....	352, 58
RCR2.....	354, 58
RDAYAR.....	350, 58
RDAYCNT.....	345, 58
Resets.....	
RFCR.....	197, 58

RSECCNT	549, 586, 592, 603
RTCNT	196, 586, 593, 603
RTCOR	196, 586, 594, 603
RTCSR	193, 586, 593, 603
RWKAR	349, 586, 593, 603
RWKCNT	344, 586, 592, 603
RYRCNT	346, 586, 593, 603
SAR_0	255, 587, 597, 604
SAR_1	255, 588, 598, 604
SAR_2	255, 588, 598, 605
SAR_3	255, 588, 599, 605
SCBRR	383, 587, 591, 604
SCBRR2	460, 589, 591, 606
SCFCR2	466, 589, 591, 606
SCFDR2	468, 589, 591, 606
SCFRDR2	446, 589, 591, 606
SCFTDR2	446, 589, 591, 606
SCPCR	381, 503, 589, 601, 606
SCPDR	382, 526, 589, 601, 606
SCRDR	368, 587, 591, 604
SCRSR	368
SCRSR2	446
SCSCMR	424, 587, 591, 604
SCSCR	372, 587, 591, 604
SCSCR2	449, 589, 591, 606
SCSMR	369, 587, 591, 604
SCSMR2	447, 589, 591, 606
SCSSR	376, 425, 587, 591, 604
SCSSR2	452, 589, 591, 606
SCTDR	368, 587, 591, 604
SCTSR	368

Space Allocation	
SPC	
SR	
SSR	
STBCR	569, 5
STBCR2	571, 5
System Registers	
TCNT_0	5
TCNT_1	5
TCNT_2	332, 5
TCOR_0	328, 331, 332, 5
TCOR_1	328, 331, 332, 5
TCOR_2	331, 5
TCPR_2	332, 5
TCR_0	328, 5
TCR_1	328, 5
TCR_2	328, 5
TEA	58, 5
TOCR	326, 5
TRA	87, 5
TSTR	327, 5
TTB	58, 5
VBR	
Virtual Address Map	
virtual memory system	
WCR1	179, 5
WCR2	182, 5
WTCNT	316, 5
WTCSR	3



**Renesas 32-Bit RISC Microcomputer
Hardware Manual
SH7706 Group**

Publication Date: 1st Edition, September 2001
Rev.5.00, May 29, 2006

Published by: Sales Strategic Planning Div.
Renesas Technology Corp.

Edited by: Customer Support Department
Global Strategic Communication Div.
Renesas Solutions Corp.

©2006. Renesas Technology Corp., All rights reserved. Printed in Japan.



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.

Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan
Tel: <603> 7955-9390, Fax: <603> 7955-9510



SH7706 Group Hardware Manual



Renesas Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0146-0500

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [8-bit Microcontrollers - MCU category](#):

Click to view products by [Renesas manufacturer](#):

Other Similar products are found below :

[CY8C20524-12PVXIT](#) [CY8C28433-24PVXIT](#) [MB95F012KPFT-G-SNE2](#) [MB95F013KPMC-G-SNE2](#) [MB95F263KPF-G-SNE2](#)
[MB95F264KPFT-G-SNE2](#) [MB95F398KPMC-G-SNE2](#) [MB95F478KPMC2-G-SNE2](#) [MB95F562KPF-G-SNE2](#) [MB95F564KPF-G-SNE2](#)
[MB95F634KPMC-G-SNE2](#) [MB95F636KWQN-G-SNE1](#) [MB95F696KPMC-G-SNE2](#) [MB95F698KPMC1-G-SNE2](#) [MB95F698KPMC2-G-SNE2](#) [MB95F698KPMC-G-SNE2](#) [MB95F818KPMC1-G-SNE2](#) [MC908JK1ECDWER](#) [MC9S08PA32AVLD](#) [MC9S08PT60AVLD](#)
[R5F1076CMSPV0](#) [R5F5631ECDFBV0](#) [C8051F389-B-GQ](#) [C8051F392-A-GMR](#) [ISD-ES1600_USB_PROG](#) [901015X](#) [SC705C8AE0VFBE](#)
[STM8TL53G4U6](#) [PIC16F877-04/P-B](#) [R5F10Y17ASP#30](#) [CY8C3MFIDOCK-125](#) [403708R](#) [MB95F354EPF-G-SNE2](#) [MB95F564KPFT-G-SNE2](#) [MB95F564KWQN-G-SNE1](#) [MB95F636KP-G-SH-SNE2](#) [MB95F636KPMC-G-SNE2](#) [MB95F694KPMC-G-SNE2](#) [MB95F778JPMC1-G-SNE2](#) [MB95F818KPMC-G-SNE2](#) [MC908QY8CDWER](#) [MC9S08PT16AVLD](#) [MC9S08PT32AVLH](#) [MC9S08PT60AVLC](#)
[MC9S08PT60AVLH](#) [C8051F500-IQR](#) [LC87F0G08AUJA-AH](#) [CP8361BT](#) [STM8S207C6T3](#) [CG8421AF](#)