#### Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics atta abooks, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU ROHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

# H8/3827R Group, H8/3827S Group, H8/38327 Group, H8/38427 Group

# Hardware Manual

**Renesas 8-Bit Single-Chip Microcomputer** H8 Family/H8/300L Super Low Power Series H8/38327 Group H8/38322 H8/3827R Group H8/3822R H8/3823R H8/38323 H8/3824R H8/38324 H8/3825R H8/38325 H8/3826R H8/38326 H8/3827R H8/38327 H8/3827S Group H8/3824S H8/38427 Group H8/38422 H8/3825S H8/38423 H8/3826S H8/38424 H8/3827S H8/38425 H8/38426

Renesas Electronics

Rev.6.00 2006.08

H8/38427

- These materials are intended as a reference to assist our customers in the selection of the F Technology Corp. product best suited to the customer's application; they do not convey any under any intellectual property rights, or any other rights, belonging to Renesas Technology a third party.
- Renesas Technology Corp. assumes no responsibility for any damage, or infringement of ar party's rights, originating in the use of any product data, diagrams, charts, programs, algorith circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, progra algorithms represents information on products at the time of publication of these materials, a subject to change by Renesas Technology Corp. without notice due to product improvemen other reasons. It is therefore recommended that customers contact Renesas Technology C orp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.cc

- 4. When using any or all of the information contained in these materials, including product data diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a system before making a final decision on the applicability of the information and products. F Technology Corp. assumes no responsibility for any damage, liability or other loss resulting information contained herein.
- 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a c system that is used under circumstances in which human life is potentially at stake. Please Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor considering the use of a product contained herein for any specific purposes, such as appara systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use
- The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, the be exported under a license from the Japanese government and cannot be imported into a cother than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/o country of destination is prohibited.
- 8. Please contact Renesas Technology Corp. for further details on these materials or the producontained therein.

Rev. 6.00 Aug 04, 2006 page ii of xxxiv



an ideal configuration as a microcomputer for embedding in sophisticated control syst (ZTAT<sup>TM\*1</sup>), flash memory (F-ZTAT<sup>TM\*2</sup>), and mask ROM are available as on-chip F enabling users to respond quickly and flexibly to changing application specifications a demands of the transition from initial to full-fledged volume production.

Notes: 1. ZTAT is a trademark of Renesas Technology Corp.

- 2. F-ZTAT is a trademark of Renesas Technology Corp.
- Intended Readership: This manual is intended for users undertaking the design of an a system using the H8/3827R Group, H8/3827S Group, H8/38327 H8/38427 Group. Readers using this manual require a basic know electrical circuits, logic circuits, and microcomputers.
- Purpose: The purpose of this manual is to give users an understanding of the functions and electrical characteristics of the H8/3827R Group, I Group, H8/38327 Group, and H8/38427 Group. Details of executions the found in the H8/300L Series Programming M which should be read in conjunction with the present manual.

Using this Manual:

 For an overall understanding of the H8/3827R Group, H8/3827S Group, H8/38327 H8/38427 Group's functions
 Follow the Table of Contents. This manual is broadly divided into sections on the

control functions, peripheral functions, and electrical characteristics.

 For a detailed understanding of CPU functions Refer to the separate publication H8/300L Series Programming Manual. Note on bit notation: Bits are shown in high-to-low order from left to right.

Rev. 6.00 Aug 04, 2006 pa

### Renesas


- 4. The address area from H'F300 to H'F6FF must not be accessed under any circumstances.
- 5. When the on-chip emulator is used, pin P3<sub>2</sub> functions as an I/O pin, pins P8<sub>3</sub> function as input pins, and pin P8<sub>7</sub> functions as an output pin.
- 6. It is necessary to change the user board for LCD display debugging. This ite apply if LCD display is not used or if the emulator is not operated in writer

User Board Changes

The following changes are necessary.

- Connect pin V1 to the V<sub>CC</sub> power supply. Also connect capacitors and repins V1, V2, and V3. Connect a capacitor and a resistor to pins V1, V2, a
- No SEG signals are output from pins P8<sub>5</sub>/SEG30, P8<sub>6</sub>/SEG31, and P8<sub>7</sub>/S the display is unstable. In addition, a DC voltage is applied. If damage to a concern, disconnect the above three pins from the LCD.

A connection example is shown below. Refer to the emulator user's manual information on other settings.



Rev. 6.00 Aug 04, 2006 page iv of xxxiv

	Docume
H8/3827R Group, H8/3827S Group, H8/38327 Group, H8/38427 Group Hardware Manual	This man
H8/300L Series Programming Manual	REJ09B0

User's manuals for development tools:

Manual Title	Docume
C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	REJ10B0
H8S, H8/300 Series Simulator/Debugger User's Manual	REJ10B0
High-Performance Embedded Workshop User's Manual	ADE-702
H8S, H8/300 Series High-Performance Embedded Workshop, High-Performance Debugging Interface User's Manual	ADE-702

Application Note:

Manual Title	Documei
H8/300L Series Application Note	ADE-502

Rev. 6.00 Aug 04, 2006 pa

# Renesas

Rev. 6.00 Aug 04, 2006 page vi of xxxiv




or if the emulator is not operated in writer mode.

User Board Changes

The following changes are necessary.

Connect pin V1 to the V<sub>CC</sub> power supply. Also capacitors and resistors to pins V1, V2, and V3. capacitor and a resistor to pins V1, V2, and V3.



 During a break, the watchdog timer continues to c Therefore, an internal reset is generated if an ove during the break.

			•				
1.3.2 Pin Functions	28	Table a	amended				
Table 1.6 Pin				Pir	n No.	_	
Functions		Туре	Symbol	FP-80A TFP-80C	FP-80B		Name and Functions
		System control	TEST	8	10	Input	Test pin: This pin is recannot be used. It sho to $V_{SS}$ .
8.3.1 Overview	203	Descrip	otion ame	nded			
		Port 3 i	is a 8-bit l	I/O port,	configu	ured a	s shown in figure
		during after th connec	the reset e reset is tions to e	period. I cleared external o	t turns . This s circuitry	off an should /. Note	III-up MOS for pi d normal operati be considered v that in the mas ate normally.

Rev. 6.00 Aug 04, 2006 pag

		P3 <sub>2</sub> <sup>+3</sup> High- P3 <sub>3</sub> /UD <sup>*2</sup> impedance P3/UD/EXCL <sup>+3*4</sup> P3/PWM Notes: 1. A high-level signal is output when the MOS pull-up is in the on state. 2. Applies to H8/3827R Group and H8/3827S Group. 3. Applies to the mask ROM version of the H8/38327 Group and H8/38427 4. Applies to the F-ZTAT version of the H8/38327 Group and H8/38427 Group and H8/3842
8.12.1 The Management of the Un-Use Terminal	236	<ul> <li>Description amended</li> <li>If an unused pin is an output pin, handle it in one of following ways:</li> <li>Set the output of the unused pin to high and pul Vcc with an external resistor of approximately 1</li> <li>Set the output of the unused pin to low and pull Vss with an external resistor of approximately 1</li> </ul>
C.2 Block Diagrams of Port 3 Figure C.2 (e-2) Port 3 Block Diagram (Pin P3 <sub>2</sub> in the Mask ROM Version of the H8/38327 Group and H8/38427 Group)	593	Figure title amended
Figure C.2 (e-3) Port 3 Block Diagram (Pin P $_2$ in the F-ZTAT Version of the H8/38327 Group and H8/38427 Group)	594	Newly added

Rev. 6.00 Aug 04, 2006 page viii of xxxiv

Rev. 6.00 Aug 04, 2006 pa

Rev. 6.00 Aug 04, 2006 page x of xxxiv



	1.3.2	Pin Functions
Secti	ion 2	CPU
2.1	Overvi	ew
	2.1.1	Features
	2.1.2	Address Space
	2.1.3	Register Configuration
2.2	Registe	er Descriptions
	2.2.1	General Registers
	2.2.2	
	2.2.3	Initial Register Values
2.3	Data F	ormats
	2.3.1	Data Formats in General Registers
	2.3.2	Memory Data Formats
2.4	Addres	sing Modes
	2.4.1	Addressing Modes
	2.4.2	Effective Address Calculation
2.5	Instruc	tion Set
	2.5.1	Data Transfer Instructions
	2.5.2	Arithmetic Operations
	2.5.3	Logic Operations
	2.5.4	Shift Operations
	2.5.5	Bit Manipulations
	2.5.6	Branching Instructions
	2.5.7	System Control Instructions
	2.5.8	Block Data Transfer Instruction
2.6	Basic (	Dperational Timing
	2.6.1	Access to On-Chip Memory (RAM, ROM)
	2.6.2	Access to On-Chip Peripheral Modules
2.7	CPU S	tates
	2.7.1	Overview
	2.7.2	Program Execution State

Rev. 6.00 Aug 04, 2006 pa

Sect	ion 3	Exception Handling
3.1		riew
3.2	Reset	
	3.2.1	Overview
	3.2.2	Reset Sequence
	3.2.3	Interrupt Immediately after Reset
3.3	Interr	upts
	3.3.1	Overview
	3.3.2	Interrupt Control Registers
	3.3.3	External Interrupts
	3.3.4	Internal Interrupts
	3.3.5	Interrupt Operations
	3.3.6	Interrupt Response Time
3.4	Appli	cation Notes
	3.4.1	Notes on Stack Area Use
	3.4.2	Notes on Rewriting Port Mode Registers
	3.4.3	Method for Clearing Interrupt Request Flags
<b>C</b> 4	: 1	Clash Dalas Concertant
		Clock Pulse Generators
4.1		iew
		Block Diagram
	4.1.2	System Clock and Subclock
4.2	-	n Clock Generator
4.3		ock Generator
4.4		alers
4.5	Note	on Oscillators
	4.5.1	Definition of Oscillation Stabilization Wait Time
	4.5.2	Notes on Use of Crystal Oscillator Element (Excluding Ceramic Oscilla
		Element)

Rev. 6.00 Aug 04, 2006 page xii of xxxiv



	3.3.1	Transition to Standby Mode
	5.3.2	Clearing Standby Mode
	5.3.3	Oscillator Settling Time after Standby Mode is Cleared
	5.3.4	Standby Mode Transition and Pin States
	5.3.5	Notes on External Input Signal Changes before/after Standby Mode
5.4	Watch	Mode
	5.4.1	Transition to Watch Mode
	5.4.2	Clearing Watch Mode
	5.4.3	Oscillator Settling Time after Watch Mode is Cleared
	5.4.4	Notes on External Input Signal Changes before/after Watch Mode
5.5	Subsle	ep Mode
	5.5.1	Transition to Subsleep Mode
	5.5.2	Clearing Subsleep Mode
5.6	Subact	ive Mode
	5.6.1	Transition to Subactive Mode
	5.6.2	Clearing Subactive Mode
	5.6.3	Operating Frequency in Subactive Mode
5.7	Active	(Medium-Speed) Mode
	5.7.1	Transition to Active (Medium-Speed) Mode
	5.7.2	Clearing Active (Medium-Speed) Mode
	5.7.3	Operating Frequency in Active (Medium-Speed) Mode
5.8	Direct	Transfer
	5.8.1	Overview of Direct Transfer
	5.8.2	Direct Transition Times
	5.8.3	Notes on External Input Signal Changes before/after Direct Transition
5.9	Modul	e Standby Mode
	5.9.1	Setting Module Standby Mode
	5.9.2	Clearing Module Standby Mode
	5.9.3	Usage Note
Sect	ion 6	ROM
6.1	Overv	iew

Rev. 6.00 Aug 04, 2006 pag

0.3	riash n	
	6.5.1	Features
	6.5.2	Block Diagram
	6.5.3	Block Configuration
	6.5.4	Register Configuration
6.6	Descrip	ptions of Registers of the Flash Memory
	6.6.1	Flash Memory Control Register 1 (FLMCR1)
	6.6.2	Flash Memory Control Register 2 (FLMCR2)
	6.6.3	Erase Block Register (EBR)
	6.6.4	Flash Memory Power Control Register (FLPWCR)
	6.6.5	Flash Memory Enable Register (FENR)
6.7	On-Boa	ard Programming Modes
	6.7.1	Boot Mode
	6.7.2	Programming/Erasing in User Program Mode
6.8	Flash N	Aemory Programming/Erasing
	6.8.1	Program/Program-Verify
	6.8.2	Erase/Erase-Verify
	6.8.3	Interrupt Handling when Programming/Erasing Flash Memory
6.9	Program	n/Erase Protection
	6.9.1	Hardware Protection
	6.9.2	Software Protection
	6.9.3	Error Protection
6.10	Program	nmer Mode
	6.10.1	Socket Adapter
	6.10.2	Programmer Mode Commands
	6.10.3	Memory Read Mode
	6.10.4	Auto-Program Mode
	6.10.5	Auto-Erase Mode
	6.10.6	Status Read Mode
	6.10.7	Status Polling
	6.10.8	Programmer Mode Transition Time
	6.10.9	Notes on Memory Programming

Rev. 6.00 Aug 04, 2006 page xiv of xxxiv



0.2	ron i.	
	8.2.1	Overview
	8.2.2	Register Configuration and Description
	8.2.3	Pin Functions
	8.2.4	Pin States
	8.2.5	MOS Input Pull-Up
8.3	Port 3.	1 1
	8.3.1	Overview
	8.3.2	Register Configuration and Description
	8.3.3	Pin Functions
	8.3.4	Pin States
	8.3.5	MOS Input Pull-Up
8.4		
	8.4.1	Overview
	8.4.2	Register Configuration and Description
	8.4.3	Pin Functions
	8.4.4	Pin States
8.5	Port 5.	
	8.5.1	Overview
	8.5.2	Register Configuration and Description
	8.5.3	Pin Functions
	8.5.4	Pin States
	8.5.5	MOS Input Pull-Up
8.6	Port 6.	
	8.6.1	Overview
	8.6.2	Register Configuration and Description
	8.6.3	Pin Functions
	8.6.4	Pin States
	8.6.5	MOS Input Pull-Up
8.7		
	8.7.1	Overview
	8.7.2	Register Configuration and Description
		0 0 ···· · · · ·

Rev. 6.00 Aug 04, 2006 pag

	0.9.1	Overview
	8.9.2	Register Configuration and Description
	8.9.3	Pin Functions
	8.9.4	Pin States
8.10	Port B.	
		Overview
		Register Configuration and Description
8.11		Dutput Data Inversion Function
		Överview
	8.11.2	
	8.11.3	Note on Modification of Serial Port Control Register
8.12		ation Note
	8.12.1	The Management of the Un-Use Terminal
		C C
Secti	on 9	Timers
9.1	Overvi	ew
9.2	Timer A	Α
	9.2.1	Overview
	9.2.2	Register Descriptions
	9.2.3	Timer Operation
	9.2.4	Timer A Operation States
	9.2.5	Application Note
9.3	Timer (	g
	9.3.1	Overview
	9.3.2	Register Descriptions
	9.3.3	Timer Operation
	9.3.4	Timer C Operation States
	9.3.5	Usage Note
9.4	Timer l	F
	9.4.1	Overview
	9.4.2	Register Descriptions
	9.4.3	CPU Interface

Rev. 6.00 Aug 04, 2006 page xvi of xxxiv

	9.3.0	I liner & Application Example
9.6	Watche	log Timer
	9.6.1	Overview
	9.6.2	Register Descriptions
	9.6.3	Timer Operation
	9.6.4	Watchdog Timer Operation States
9.7	Asynch	nronous Event Counter (AEC)
	9.7.1	Overview
	9.7.2	Register Descriptions
	9.7.3	Operation
	9.7.4	Asynchronous Event Counter Operation Modes
	9.7.5	Application Notes
Secti	ion 10	Serial Communication Interface
10.1	Overvi	ew
	10.1.1	Features
	10.1.2	Block Diagram
	10.1.3	Pin Configuration
		Register Configuration
10.2		r Descriptions
		Receive Shift Register (RSR)
	10.2.2	Receive Data Register (RDR)
	10.2.3	Transmit Shift Register (TSR)
	10.2.4	$\mathcal{O}$
	10.2.5	Serial Mode Register (SMR)
	10.2.6	8
	10.2.7	e ( )
	10.2.8	8
	10.2.9	
	10.2.10	Serial Port Control Register (SPCR)
10.3	-	ion
	10.3.1	Overview

Rev. 6.00 Aug 04, 2006 pag

	11.1.1	reatures
	11.1.2	Block Diagram
	11.1.3	Pin Configuration
		Register Configuration
11.2		er Descriptions
	11.2.1	PWM Control Register (PWCR)
		PWM Data Registers U and L (PWDRU, PWDRL)
		Clock Stop Register 2 (CKSTPR2)
11.3	Operati	ion
	11.3.1	Operation
		PWM Operation Modes
Sect	ion 12	A/D Converter
12.1	Overvie	ew
	12.1.1	Features
	12.1.2	Block Diagram
	12.1.3	Pin Configuration
	12.1.4	Register Configuration
12.2	Registe	er Descriptions
		A/D Result Registers (ADRRH, ADRRL)
	12.2.2	A/D Mode Register (AMR)
	12.2.3	A/D Start Register (ADSR)
	12.2.4	Clock Stop Register 1 (CKSTPR1)
12.3		ion
	12.3.1	A/D Conversion Operation
	12.3.2	Start of A/D Conversion by External Trigger Input
		A/D Converter Operation Modes
12.4	Interru	pts
12.5	Typical	l Use
12.6 Application Notes		
	12.6.1	Application Notes
	12.6.2	Permissible Signal Source Impedance

Rev. 6.00 Aug 04, 2006 page xviii of xxxiv



	13.2	Registe					
		13.2.1	LCD Port Control Register (LPCR)				
		13.2.2	LCD Control Register (LCR)				
		13.2.3	LCD Control Register 2 (LCR2)				
			Clock Stop Register 2 (CKSTPR2)				
	13.3	Operati	on				
		13.3.1	Settings Up to LCD Display				
		13.3.2	Relationship between LCD RAM and Display				
		13.3.3	Luminance Adjustment Function (V <sub>0</sub> Pin)				
		13.3.4	Low-Power-Consumption LCD Drive System				
		13.3.5	Operation in Power-Down Modes				
		13.3.6	Boosting the LCD Drive Power Supply				
		13.3.7	Connection to HD66100				
Section 14		on 14	Power Supply Circuit				
	14.1	4.1 Overview					
	14.2	2 When Using Internal Power Supply Step-Down Circuit					
	14.3	When I	Not Using Internal Power Supply Step-Down Circuit				
	14.4		7S Group				
14.5 Notes		Notes of	on Switching from the H8/3827R to the H8/38327 or H8/38427				
	Secti		Electrical Characteristics				
	15.1		7R Group Absolute Maximum Ratings (Regular Specifications)				
	15.2		7R Group Electrical Characteristics (Regular Specifications)				
			Power Supply Voltage and Operating Range				
			DC Characteristics				
			AC Characteristics				
15.2.4			A/D Converter Characteristics				
			LCD Characteristics				
	15.3		7R Group Absolute Maximum Ratings (Wide-Range Specification)				
	15.4		7R Group Electrical Characteristics (Wide-Range Specification)				
		15.4.1	Power Supply Voltage and Operating Range				

Rev. 6.00 Aug 04, 2006 pag

	13.0.3					
	15.6.4	A/D Converter Characteristics				
	15.6.5	LCD Characteristics				
15.7	Absolute Maximum Ratings of H8/38327 Group and H8/38427 Group					
15.8		cal Characteristics of H8/38327 Group and H8/38427 Group				
		Power Supply Voltage and Operating Ranges				
		DC Characteristics				
		AC Characteristics				
		A/D Converter Characteristics				
		LCD Characteristics				
		Flash Memory Characteristics				
15.9		on Timing				
15.10		Load Circuit				
		tor				
		Note				
	•					
Appe	endix A	CPU Instruction Set				
A.1		tions				
A.2	Operati	on Code Map				
A.3	Numbe	r of Execution States				
Appe	endix E	Internal I/O Registers				
B.1		ses				
B.2		ns				
Appe	endix C	I/O Port Block Diagrams				
C.1	Block I	Diagrams of Port 1				
C.2		Diagrams of Port 3				
C.3	Block I	Diagrams of Port 4				
C.4		Diagram of Port 5				
C.5		Diagram of Port 6				
C.6		Diagram of Port 7				
•		6				

Rev. 6.00 Aug 04, 2006 page xx of xxxiv

Appendix F	rackage Dimensions
Appendix G	Specifications of Chip Form
Annendix H	Form of Bonding Pads
	Torin of Boliding Lads
Appendix I	Specifications of Chip Tray

Rev. 6.00 Aug 04, 2006 pag

Figure 1.4	Bonding Pad Location Diagram of H8/3827R Group (Mask ROM Vers
	(Top View)
Figure 1.5	Bonding Pad Location Diagram of H8/3827S Group (Mask ROM Vers
	(Top View)
Figure 1.6	Bonding Pad Location Diagram of HCD64F38327 and HCD64F38427
	(Top View)
Figure 1.7	Bonding Pad Location Diagram of H8/38327 Group (Mask ROM Vers
	and H8/38427 Group (Mask ROM Version) (Top View)

#### Section 2 CPU

Figure 2.1	CPU Registers
Figure 2.2	Stack Pointer
Figure 2.3	Register Data Formats
Figure 2.4	Memory Data Formats
Figure 2.5	Data Transfer Instruction Codes
Figure 2.6	Arithmetic, Logic, and Shift Instruction Codes
Figure 2.7	Bit Manipulation Instruction Codes
Figure 2.8	Branching Instruction Codes
Figure 2.9	System Control Instruction Codes
Figure 2.10	Block Data Transfer Instruction Code
Figure 2.11	On-Chip Memory Access Cycle
Figure 2.12	On-Chip Peripheral Module Access Cycle (2-State Access)
Figure 2.13	On-Chip Peripheral Module Access Cycle (3-State Access)
Figure 2.14	CPU Operation States
Figure 2.15	State Transitions
Figure 2.16(1)	H8/3822R, H8/38322, and H8/38422 Memory Map
Figure 2.16(2)	H8/3823R, H8/38323, and H8/38423 Memory Map
Figure 2.16(3)	H8/3824R, H8/3824S, H8/38324, and H8/38424 Memory Map
Figure 2.16(4)	H8/3825R, H8/3825S, H8/38325, and H8/38425 Memory Map
Figure 2.16(5)	H8/3826R, H8/3826S, H8/38326, and H8/38426 Memory Map
Figure 2.16(6)	H8/3827R, H8/3827S, H8/38327, and H8/38427 Memory Map

Rev. 6.00 Aug 04, 2006 page xxii of xxxiv

Figure 5.4	Stack State after Completion of Interrupt Exception Handling				
Figure 3.5	Interrupt Sequence				
Figure 3.6	Operation when Odd Address is Set in SP				
Figure 3.7	Port Mode Register Setting and Interrupt Request Flag Clearing Pro				
Section 4 Clo	ock Pulse Generators				
Figure 4.1	Block Diagram of Clock Pulse Generators				
Figure 4.2	Typical Connection to Crystal Oscillator				
Figure 4.3	Typical Connection to Ceramic Oscillator				
Figure 4.4	Board Design of Oscillator Circuit				
Figure 4.5	External Clock Input (Example)				
Figure 4.6	Typical Connection to 32.768 kHz/38.4 kHz Crystal Oscillator (Subc				
Figure 4.7	Equivalent Circuit of 32.768 kHz/38.4 kHz Crystal Oscillator				
Figure 4.8	Pin Connection when not Using Subclock				
Figure 4.9 (a)	Pin Connection when Inputting External Clock				

0	1 0
Figure 4.9 (b)	Pin Connection when Inputting External Clock
	(H8/38327 Group and H8/38427 Group)
Figure 4.10	Example of Crystal and Ceramic Oscillator Element Arrangement
Figure 4.11	Negative Resistance Measurement and Circuit Modification Suggestion

Figure 4.12 Oscillation Stabilization Wait Time.....

#### Section 5 Power-Down Modes

Figure 5.1	Mode Transition Diagram
e	Standby Mode Transition and Pin States
Figure 5.3	External Input Signal Capture when Signal Changes before/after
-	Standby Mode or Watch Mode

#### Section 6 ROM

Figure 6.1	ROM Block Diagram (H8/3824R, H8/3824S, H8/38324, and H8/384
Figure 6.2	Socket Adapter Pin Correspondence (with HN27C101)
Figure 6.3	H8/3827R Memory Map in PROM Mode
Figure 6.4	High-Speed, High-Reliability Programming Flow Chart

Rev. 6.00 Aug 04, 2006 page

rigule 0.15	Timing waveforms for Memory Read after Memory write				
Figure 6.14	Timing Waveforms in Transition from Memory Read Mode to Anothe				
Figure 6.15	$\overline{\text{CE}}$ and $\overline{\text{OE}}$ Enable State Read Timing Waveforms				
Figure 6.16	$\overline{\text{CE}}$ and $\overline{\text{OE}}$ Clock System Read Timing Waveforms				
Figure 6.17	Auto-Program Mode Timing Waveforms				
Figure 6.18	Auto-Erase Mode Timing Waveforms				
Figure 6.19	Status Read Mode Timing Waveforms				
Figure 6.20	Oscillation Stabilization Time, Boot Program Transfer Time,				
	and Power-Down Sequence				

#### Section 7 RAM

Figure 7.1	RAM Block Diagram (	H8/3824R,	H8/3824S,	H8/38324,	and H8/38424

#### Section 8 I/O Ports

Figure 8.1	Port 1 Pin Configuration
Figure 8.2	Port 3 Pin Configuration
Figure 8.3	Port 4 Pin Configuration
Figure 8.4	Port 5 Pin Configuration
Figure 8.5	Port 6 Pin Configuration
Figure 8.6	Port 7 Pin Configuration
Figure 8.7	Port 8 Pin Configuration
Figure 8.8	Port A Pin Configuration
Figure 8.9	Port B Pin Configuration
Figure 8.10	Input/Output Data Inversion Function
0	1 1

#### Section 9 Timers

Figure 9.1	Block Diagram of Timer A
Figure 9.2	Block Diagram of Timer C
Figure 9.3	Block Diagram of Timer F
Figure 9.4	Write Access to TCR (CPU $\rightarrow$ TCF)
Figure 9.5	Read Access to TCF (TCF $\rightarrow$ CPU)
e	TMOFH/TMOFL Output Timing
	8

Rev. 6.00 Aug 04, 2006 page xxiv of xxxiv

Port Mode Register Manipulation and Interrupt Enable Flag Clearing
Procedure
Timer G Application Example
Block Diagram of Watchdog Timer
Typical Watchdog Timer Operations (Example)
Block Diagram of Asynchronous Event Counter
Example of Software Processing when Using ECH and ECL as 16-Bi
Counter
Example of Software Processing when Using ECH and ECL as 8-Bit
Counters

#### Section 10 Serial Communication Interface

Figure 10.1	SCI3 Block Diagram
Figure 10.2 (a)	RDRF Setting and RXI Interrupt
Figure 10.2 (b)	TDRE Setting and TXI Interrupt
Figure 10.2 (c)	TEND Setting and TEI Interrupt
Figure 10.3	Data Format in Asynchronous Communication
Figure 10.4	Phase Relationship between Output Clock and Transfer Data
	(Asynchronous Mode) (8-bit data, parity, 2 stop bits)
Figure 10.5	Example of SCI3 Initialization Flowchart
Figure 10.6	Example of Data Transmission Flowchart (Asynchronous Mode)
Figure 10.7	Example of Operation when Transmitting in Asynchronous Mode
	(8-bit data, parity, 1 stop bit)
Figure 10.8	Example of Data Reception Flowchart (Asynchronous Mode)
Figure 10.9	Example of Operation when Receiving in Asynchronous Mode
	(8-bit data, parity, 1 stop bit)
Figure 10.10	Data Format in Synchronous Communication
Figure 10.11	Example of Data Transmission Flowchart (Synchronous Mode)
Figure 10.12	Example of Operation when Transmitting in Synchronous Mode
Figure 10.13	Example of Data Reception Flowchart (Synchronous Mode)
Figure 10.14	Example of Operation when Receiving in Synchronous Mode

Rev. 6.00 Aug 04, 2006 page

Figure 10.20	Example of Operation when Receiving Using Multiprocessor Format
	(8-bit data, multiprocessor bit, 1 stop bit)
Figure 10.21	Receive Data Sampling Timing in Asynchronous Mode
Figure 10.22	Relation between RDR Read Timing and Data
e	

#### Section 11 14-Bit PWM

Figure 11.1	Block Diagram of the 14 Bit PWM
Figure 11.2	PWM Output Waveform

#### Section 12 A/D Converter

/ Softwar
Used)
,

#### Section 13 LCD Controller/Driver

Figure 13.1	Block Diagram of LCD Controller/Driver
Figure 13.2	Example of A Waveform with 1/2 Duty and 1/2 Bias
Figure 13.3	Handling of LCD Drive Power Supply when Using 1/2 Duty
Figure 13.4	Examples of LCD Power Supply Pin Connections
Figure 13.5	LCD RAM Map when Not Using Segment External Expansion (1/4 Du
Figure 13.6	LCD RAM Map when Not Using Segment External Expansion (1/3 Du
Figure 13.7	LCD RAM Map when Not Using Segment External Expansion (1/2 Du
Figure 13.8	LCD RAM Map when Not Using Segment External Expansion (Static
Figure 13.9	LCD RAM Map when Using Segment External Expansion
	(SGX = "1", SGS3 to SGS0 = "0000" 1/4 Duty)
Figure 13.10	LCD RAM Map when Using Segment External Expansion
	(SGX = "1", SGS3 to SGS0 = "0000" 1/3 Duty)
Figure 13.11	LCD RAM Map when Using Segment External Expansion
	(SGX = "1", SGS3 to SGS0 = "0000" 1/2 Duty)

Rev. 6.00 Aug 04, 2006 page xxvi of xxxiv

#### Section 14 Power Supply Circuit

Figure 14.1	Power Supply Connection when Internal Step-Down Circuit is Used.
Figure 14.2	Power Supply Connection when Internal Step-Down Circuit is Not U

#### Section 15 Electrical Characteristics

Figure 15.1	Clock Input Timing
Figure 15.2	RES Low Width
Figure 15.3	Input Timing
Figure 15.4	UD Pin Minimum Modulation Width Timing
Figure 15.5	SCK3 Input Clock Timing
Figure 15.6	SCI3 Synchronous Mode Input/Output Timing
Figure 15.7	Segment Expansion Signal Timing
Figure 15.8	Output Load Condition
Figure 15.9	Resonator Equivalent Circuit
Figure 15.10	Resonator Equivalent Circuit

#### Appendix C I/O Port Block Diagrams

Figure C.1 (a)	Port 1 Block Diagram (Pins P1 <sub>7</sub> to P1 <sub>4</sub> )
	Port 1 Block Diagram (Pin P1 <sub>3</sub> )
	Port 1 Block Diagram (Pin P1 <sub>2</sub> , P1 <sub>1</sub> )
	Port 1 Block Diagram (Pin P1 <sub>0</sub> )
	Port 3 Block Diagram (Pin P37 to P36)
	Port 3 Block Diagram (Pin P3 <sub>5</sub> )
	Port 3 Block Diagram (Pin P3 <sub>4</sub> )
	Port 3 Block Diagram (Pin P3 <sub>3</sub> )
	)Port 3 Block Diagram (Pin P32, H8/3827R Group and H8/3827S Group
	)Port 3 Block Diagram (Pin P3 <sub>2</sub> in the Mask ROM Version of the H8/3
C X	and H8/38427 Group)
Figure C.2 (e-3	)Port 3 Block Diagram (Pin P3 <sub>2</sub> in the F-ZTAT Version of the H8/383
-	and H8/38427 Group)
Figure C.2 (f-1)	) Port 3 Block Diagram (Pin P3 <sub>1</sub> , H8/3827R Group and H8/3827S Grou

Rev. 6.00 Aug 04, 2006 page

Figure C.0	Fort / Block Diagram
Figure C.7	Port 8 Block Diagram
Figure C.8	Port A Block Diagram
Figure C.9	Port B Block Diagram
Appendix F	Package Dimensions
Figure F.1	FP-80A Package Dimensions
Figure F.2	FP-80B Package Dimensions
Figure F.3	TFP-80C Package Dimensions
Appendix G	Specifications of Chip Form
Figure G.1	Chip Sectional Figure
Figure G.2	Chip Sectional Figure
Figure G.3	Chip Sectional Figure
Figure G.4	Chip Sectional Figure
Appendix H	Form of Bonding Pads
Figure H.1	Bonding Pad Form
Figure H.2	Bonding Pad Form
Figure H.3	Bonding Pad Form
Appendix I	Specifications of Chip Tray
Figure I.1	Specifications of Chip Tray

Figure I.1Specifications of Chip TrayFigure I.2Specifications of Chip TrayFigure I.3Specifications of Chip TrayFigure I.4Specifications of Chip Tray

Rev. 6.00 Aug 04, 2006 page xxviii of xxxiv



Table 1.5	Bonding Pad Coordinates of H8/38327 Group (Mask ROM Version) and
Table 1.6	H8/38427 Group (Mask ROM Version) Pin Functions
Section 2	CPU
Table 2.1	Addressing Modes
Table 2.2	Effective Address Calculation
Table 2.3	Instruction Set
Table 2.4	Data Transfer Instructions
Table 2.5	Arithmetic Instructions
Table 2.6	Logic Operation Instructions
Table 2.7	Shift Instructions
Table 2.8	Bit-Manipulation Instructions
Table 2.9	Branching Instructions
Table 2.10	System Control Instructions
Table 2.11	Block Data Transfer Instruction
Table 2.12	Registers with Shared Addresses

 Table 2.12
 Registers with Shared Addresses

 Table 2.13
 Registers with Write-Only Bits

#### Section 3 Exception Handling

Table 3.1	Exception Handling Types and Priorities
Table 3.2	Interrupt Sources and Their Priorities
	Interrupt Control Registers
	Interrupt Wait States
	Conditions Under which Interrupt Request Flag is Set to 1
1 4010 5.5	Conditions onder which interrupt Request 1 has is bet to 1

#### Section 5 Power-Down Modes

Table 5.1	Operating Modes
Table 5.2	Internal State in Each Operating Mode
Table 5.3	System Control Registers
Table 5.4	Clock Frequency and Settling Time (Times are in ms)
Table 5.5	Setting and Clearing Module Standby Mode by Clock Stop Register

Rev. 6.00 Aug 04, 2006 page

1 able 0.8	Setting Programming Modes		
Table 6.9	Boot Mode Operation		
Table 6.10	Oscillating Frequencies $(f_{OSC})$ for which Automatic Adjustment of LSI B		
	Is Possible		
Table 6.11	Reprogram Data Computation Table		
Table 6.12	Additional-Program Data Computation Table		
Table 6.13	Programming Time		
Table 6.14	Command Sequence in Programmer Mode		
Table 6.15	AC Characteristics in Transition to Memory Read Mode		
Table 6.16	AC Characteristics in Transition from Memory Read Mode to Another M		
Table 6.17	AC Characteristics in Memory Read Mode		
Table 6.18	AC Characteristics in Auto-Program Mode		
Table 6.19	AC Characteristics in Auto-Erase Mode		
Table 6.20	AC Characteristics in Status Read Mode		
Table 6.21	Status Read Mode Return Codes		
Table 6.22	Status Polling Output Truth Table		
Table 6.23	Stipulated Transition Times to Command Wait State		
Table 6.24	Flash Memory Operating States		

#### Section 8 I/O Ports

Table 8.1	Port Functions
Table 8.2	Port 1 Registers
Table 8.3	Port 1 Pin Functions
Table 8.4	Port 1 Pin States
Table 8.5	Port 3 Registers
Table 8.6	Port 3 Pin Functions
Table 8.7	Port 3 Pin States
Table 8.8	Port 4 Registers
Table 8.9	Port 4 Pin Functions
Table 8.10	Port 4 Pin States
Table 8.11	Port 5 Registers
Table 8.12	Port 5 Pin Functions
1 4010 0.12	

Rev. 6.00 Aug 04, 2006 page xxx of xxxiv

1 able 0.21	Port 8 Pin Functions
Table 8.22	Port 8 Pin States
	Port A Registers
	Port A Pin Functions
	Port A Pin States
	Port B Register
	Register Configuration
1 auto 0.27	

#### Section 9 Timers

Table 9.1	Timer Functions
Table 9.2	Pin Configuration
Table 9.3	Timer A Registers
Table 9.4	Timer A Operation States
Table 9.5	Pin Configuration
Table 9.6	Timer C Registers
Table 9.7	Timer C Operation States
Table 9.8	Pin Configuration
Table 9.9	Timer F Registers
Table 9.10	Timer F Operation Modes
Table 9.11	Pin Configuration
Table 9.12	Timer G Registers
Table 9.13	Timer G Operation Modes
Table 9.14	Internal Clock Switching and TCG Operation
Table 9.15	Input Capture Input Signal Input Edges Due to Input Capture Input Pin
	Switching, and Conditions for Their Occurrence
Table 9.16	Input Capture Input Signal Input Edges Due to Noise Canceler Function
	Switching, and Conditions for Their Occurrence
Table 9.17	Watchdog Timer Registers
Table 9.18	Watchdog Timer Operation States
Table 9.19	Pin Configuration
Table 9.20	Asynchronous Event Counter Registers
Table 9.21	Asynchronous Event Counter Operation Modes

Rev. 6.00 Aug 04, 2006 page

Table TU./	
Table 10.8	SMR Settings and Corresponding Data Transfer Formats
Table 10.9	SMR and SCR3 Settings and Clock Source Selection
Table 10.10	Transmit/Receive Interrupts
Table 10.11	-
Table 10.12	Receive Error Detection Conditions and Receive Data Processing
	SCI3 Interrupt Requests
Table 10.14	SSR Status Flag States and Receive Data Transfer
Section 11	14-Bit PWM
Table 11.1	Pin Configuration
Table 11.2	Register Configuration
Table 11.3	PWM Operation Modes
Section 12	
Table 12.1	Pin Configuration
Table 12.2	Register Configuration
Table 12.3	A/D Converter Operation Modes
G (* 13	
Section 13	LCD Controller/Driver
Table 13.1	Pin Configuration
Table 13.2	LCD Controller/Driver Registers
Table 13.3	Output Levels
Table 13.4	Power-Down Modes and Display Operation
Section 15	Electrical Characteristics
Table 15.1	Absolute Maximum Ratings
Table 15.2	DC Characteristics
Table 15.3	Control Signal Timing
Table 15.4	Serial Interface (SCI3-1, SCI3-2) Timing
Table 15.5	A/D Converter Characteristics
Table 15.6	LCD Characteristics

Rev. 6.00 Aug 04, 2006 page xxxii of xxxiv

Table 15.15	Absolute Maximum Ratings
Table 15.16	DC Characteristics
Table 15.17	Control Signal Timing
Table 15.18	Serial Interface (SCI3-1, SCI3-2) Timing
Table 15.19	A/D Converter Characteristics
	LCD Characteristics
	AC Characteristics for External Segment Expansion
Table 15.22	Absolute Maximum Ratings
Table 15.23	DC Characteristics
Table 15.24	Control Signal Timing
Table 15.25	Serial Interface (SCI3) Timing
Table 15.26	A/D Converter Characteristics
	LCD Characteristics
	Flash Memory Characteristics

#### Appendix A CPU Instruction Set

Table A.1	Instruction Set
Table A.2	Operation Code Map
Table A.3	Number of Cycles in Each Instruction
Table A.4	Number of Cycles in Each Instruction

#### Appendix D Port States in the Different Processing States

Table D.1	Port States Overview	V
-----------	----------------------	---

#### Appendix E List of Product Codes

Table E.1	H8/3827R Group, H8/3827S Group, and H8/38327 Group Product Code
	Lineup

Rev. 6.00 Aug 04, 2006 page

Rev. 6.00 Aug 04, 2006 page xxxiv of xxxiv



H8/38427 Group comprise single-chip microcomputers equipped with an LCD (liquid display) controller/driver. Other on-chip peripheral functions include six timers, a 14-width modulator (PWM), two serial communication interface channels, and an A/D co Together, these functions make the H8/3827R Group, H8/3827S Group, H8/38327 Gr H8/38427 Group ideally suited for embedded applications in systems requiring low per consumption and LCD display. Also available are models incorporating 16 Kbytes to ROM and 1 Kbyte to 2 Kbytes of RAM on-chip.

The H8/3827R is also available in a ZTAT<sup>M\*1</sup> version with on-chip PROM which ca programmed as required by the user.

The H8/38327 and H8/38427 are available in a F-ZTAT<sup>M\*2</sup> version with on-chip flas that can be programmed on-board.

Table 1.1 summarizes the features of the H8/3827R Group, H8/3827S Group, H8/383 and H8/38427 Group.

Notes: 1. ZTAT (Zero Turn Around Time) is a trademark of Renesas Technology Co 2. F-ZTAT is a trademark of Renesas Technology Corp.

> Rev. 6.00 Aug 04, 2006 p REJ0

	<ul> <li>Max. operating speed: 8 MHz</li> </ul>
	<ul> <li>— Add/subtract: 0.25 μs (operating at 8 MHz)</li> </ul>
	— Multiply/divide: 1.75 μs (operating at 8 MHz)
	— Can run on 32.768 kHz or 38.4 kHz subclock
	Instruction set compatible with H8/300 CPU
	<ul> <li>Instruction length of 2 bytes or 4 bytes</li> </ul>
	<ul> <li>Basic arithmetic operations between registers</li> </ul>
	<ul> <li>MOV instruction for data transfer between memory and</li> </ul>
	Typical instructions
	— Multiply (8 bits $\times$ 8 bits)
	— Divide (16 bits ÷ 8 bits)
	— Bit accumulator
	<ul> <li>Register-indirect designation of bit position</li> </ul>
Interrupts	36 interrupt sources
	- 13 external interrupt sources (IRQ $_4$ to IRQ $_0$ , WKP $_7$ to WKP
	23 internal interrupt sources
Clock pulse generators	Two on-chip clock pulse generators
	System clock pulse generator:
	— Maximum 16 MHz (H8/3827R, H8/38327, H8/38427 G
	— Maximum 10 MHz (H8/3827S Group)
	• Subclock pulse generator: 32.768 kHz, 38.4 kHz

Rev. 6.00 Aug 04, 2006 page 2 of 626 REJ09B0144-0600

	Subactive mode	_
	Active (medium-speed) mode	
Memory	Large on-chip memory	
	• H8/3822R, H8/38322, H8/38422:	
	16-Kbyte ROM, 1-Kbyte RAM	
	• H8/3823R, H8/38323, H8/38423:	
	24-Kbyte ROM, 1-Kbyte RAM	
	• H8/3824R, H8/3824S, H8/38324, H8/38424:	
	32-Kbyte ROM, 2-Kbyte RAM	
	• H8/3825R, H8/3825S, H8/38325, H8/38425:	
	40-Kbyte ROM, 2-Kbyte RAM	
	• H8/3826R, H8/3826S, H8/38326, H8/38426:	
	48-Kbyte ROM, 2-Kbyte RAM	
	• H8/3827R, H8/3827S, H8/38327, H8/38427:	
	60-Kbyte ROM, 2-Kbyte RAM	
I/O ports	64 pins	
	• 55 I/O pins	
	9 input pins	


	independently of the MCU's internal clocks
	• Timer C: 8-bit timer
	<ul> <li>Count-up/down timer with selection of seven internal cl or event input from external pin</li> </ul>
	— Auto-reloading
	• Timer F: 16-bit timer
	— Can be used as two independent 8-bit timers
	<ul> <li>Count-up timer with selection of four internal clock sign input from external pin</li> </ul>
	<ul> <li>Provision for toggle output by means of compare-match</li> </ul>
	• Timer G: 8-bit timer
	<ul> <li>Count-up timer with selection of four internal clock sign</li> </ul>
	<ul> <li>Incorporates input capture function (built-in noise cance)</li> </ul>
	Watchdog timer
	<ul> <li>Reset signal generated by overflow of 8-bit counter</li> </ul>
Serial communication	Two serial communication interface channels on chip
interface	SCI3-1: 8-bit synchronous/asynchronous serial interface
	Incorporates multiprocessor communication function
	SCI3-2: 8-bit synchronous/asynchronous serial interface
	Incorporates multiprocessor communication function
14-bit PWM	Pulse-division PWM output for reduced ripple
	<ul> <li>Can be used as a 14-bit D/A converter by connecting to ar low-pass filter.</li> </ul>
A/D converter	Successive approximations using a resistance ladder
	8-channel analog input pins
	<ul> <li>Conversion time: 31/φ or 62/φ per channel</li> </ul>


Rev. 6.00 Aug 04, 2006 page 4 of 626 REJ09B0144-0600

	HD6433827R HD6433827S HD64338327 HD64338427	HD6473827R	HD64F38327 HD64F38427	FP-80B (H8/3827R only) FP-80A TFP-80C
				Die
	HD6433826R HD6433826S	_	_	FP-80B (H8/3826R only)
	HD64338326			FP-80A
	HD64338426			TFP-80C
	11004330420			Die
	HD6433825R HD6433825S	_	_	FP-80B (H8/3825R only)
	HD64338325			FP-80A
	HD64338425			TFP-80C
	11201000120			Die
	HD6433824R HD6433824S	_	HD64F38324 HD64F38424	FP-80B (H8/3824R only)
	HD64338324		110041 30424	FP-80A
	HD64338424			TFP-80C
	11204330424			Die (Mask ROM version only)
	HD6433823R	—	—	FP-80B (H8/3823R only)
	HD64338323			(18/3823K 011y) FP-80A
	HD64338423			TFP-80C
				Die
	HD6433822R			FP-80B
	HD64338322			(H8/3822R only)
	HD64338422			FP-80A
	11004330422			TFP-80C
				Die
	See appendix E for a list of product codes.			
See section 4. Cleak Bulas Constators for the definition of the and the				

Note: \* See section 4, Clock Pulse Generators, for the definition of  $\phi$  and  $\phi_W$ .

Rev. 6.00 Aug 04, 2006 p REJ0





Rev. 6.00 Aug 04, 2006 page 6 of 626 REJ09B0144-0600




Figure 1.1(2) Block Diagram (H8/38327 Group and H8/38427 Group

the H8/3827S Group (mask ROM version) is shown in figure 1.5, and the bonding pad are given in table 1.3. The bonding pad location diagram of the HCD64F38327 and HCD64F38427 is shown in figure 1.6, and the bonding pad coordinates are given in tab bonding pad location diagram of the H8/38327 Group (mask ROM version) and H8/38 (mask ROM version) is shown in figure 1.7, and the bonding pad coordinates are given 1.5.

Rev. 6.00 Aug 04, 2006 page 8 of 626 REJ09B0144-0600






Figure 1.2 Pin Arrangement (FP-80A, TFP-80C: Top View)




Figure 1.3 Pin Arrangement (FP-80B: Top View)

Rev. 6.00 Aug 04, 2006 page 10 of 626 REJ09B0144-0600




Figure 1.4 Bonding Pad Location Diagram of H8/3827R Group (Mask ROM (Top View)

5	Vss	-2866	1156
6	OSC <sub>2</sub>	-2866	810
7	OSC <sub>1</sub>	-2866	636
8	TEST	-2866	288
9	RES	-2866	116
10	P1 <sub>0</sub> /TMOW	-2866	-228
11	P1 <sub>1</sub> /TMOFL	-2866	-402
12	P1 <sub>2</sub> /TMOFH	-2866	-576
13	P1 <sub>3</sub> /TMIG	-2866	-920
14	P14/IRQ4/ADTRG	-2866	-1094
15	P1 <sub>5</sub> /IRQ <sub>1</sub> /TMIC	-2866	-1266
16	P1 <sub>6</sub> /IRQ <sub>2</sub>	-2866	-1440
17	P1 <sub>7</sub> /IRQ <sub>3</sub> /TMIF	-2866	-1785
18	P3 <sub>0</sub> /PWM	-2866	-1969
19	P3 <sub>1</sub> /UD	-2866	-2327
20	P3 <sub>2</sub> /RESO	-2866	-2503
21	P3 <sub>3</sub> /SCK <sub>31</sub>	-2669	-2931
22	P3 <sub>4</sub> /RXD <sub>31</sub>	-2142	-2931
23	P3 <sub>5</sub> /TXD <sub>31</sub>	-1971	-2931
24	P3 <sub>6</sub> /AEVH	-1798	-2931
25	P3 <sub>7</sub> /AEVL	-1624	-2931
26	CVcc	-1413	-2931
27	Vss	-1213	-2931
28	V3	-1017	-2931
29	V2	-844	-2931

Rev. 6.00 Aug 04, 2006 page 12 of 626 REJ09B0144-0600

35	PA <sub>1</sub> /COM2	320	-2931
36	PA <sub>0</sub> /COM1	544	-2931
37	P50/WKP0/SEG1	842	-2931
38	P5 <sub>1</sub> /WKP <sub>1</sub> /SEG <sub>2</sub>	1069	-2931
39	P5 <sub>2</sub> /WKP <sub>2</sub> /SEG <sub>3</sub>	2017	-2931
40	P5 <sub>3</sub> /WKP <sub>3</sub> /SEG <sub>4</sub>	2648	-2931
41	P5 <sub>4</sub> /WKP <sub>4</sub> /SEG <sub>5</sub>	2866	-2484
42	P5 <sub>5</sub> /WKP <sub>5</sub> /SEG <sub>6</sub>	2866	-2296
43	P5 <sub>6</sub> /WKP <sub>6</sub> /SEG <sub>7</sub>	2866	-2061
44	P5 <sub>7</sub> /WKP <sub>7</sub> /SEG <sub>8</sub>	2866	-1846
45	P60/SEG9	2866	-1430
46	P61/SEG10	2866	-1244
47	P6 <sub>2</sub> /SEG <sub>11</sub>	2866	-1056
48	P6 <sub>3</sub> /SEG <sub>12</sub>	2866	-828
49	P64/SEG13	2866	-452
50	P6 <sub>5</sub> /SEG <sub>14</sub>	2866	-264
51	P6 <sub>6</sub> /SEG <sub>15</sub>	2866	-76
52	P67/SEG16	2866	112
53	P70/SEG17	2866	528
54	P71/SEG18	2866	756
55	P7 <sub>2</sub> /SEG <sub>19</sub>	2866	944
56	P7 <sub>3</sub> /SEG <sub>20</sub>	2866	1318
57	P7 <sub>4</sub> /SEG <sub>21</sub>	2866	1506
58	P75/SEG22	2866	1694
59	P76/SEG23	2866	2070
60	P77/SEG24	2866	2367

66	P85/SEG30/DO	1396	2931
67	P8 <sub>6</sub> /SEG <sub>31</sub> /CL <sub>2</sub>	1209	2931
68	P87/SEG32/CL1	977	2931
69	P40/SCK32	631	2931
70	P4 <sub>1</sub> /RXD <sub>32</sub>	456	2931
71	P4 <sub>2</sub> /TXD <sub>32</sub>	284	2931
72	P4 <sub>3</sub> /IRQ <sub>0</sub>	109	2931
73	AVcc	-64	2931
74	PB <sub>0</sub> /AN <sub>0</sub>	-236	2931
75	PB <sub>1</sub> /AN <sub>1</sub>	-409	2931
76	PB <sub>2</sub> /AN <sub>2</sub>	-581	2931
77	PB <sub>3</sub> /AN <sub>3</sub>	-925	2931
78	PB <sub>4</sub> /AN <sub>4</sub>	-1268	2931
79	PB <sub>5</sub> /AN <sub>5</sub>	-2048	2931
80	PB <sub>6</sub> /AN <sub>6</sub>	-2658	2931

Note: \* These values show the coordinates of the centers of pads. The accuracy is a home-point position is the chip's center and the center is located at half the obstween the upper and lower pads and left and right pads.

Rev. 6.00 Aug 04, 2006 page 14 of 626 REJ09B0144-0600




Figure 1.5 Bonding Pad Location Diagram of H8/38278 Group (Mask ROM (Top View)

5	Vss	-1655	536
6	OSC <sub>2</sub>	-1655	334
7	OSC <sub>1</sub>	-1655	226
8	TEST	-1655	37
9	RES	-1655	-48
10	P1 <sub>0</sub> /TMOW	-1655	-223
11	P1 <sub>1</sub> /TMOFL	-1655	-308
12	P1 <sub>2</sub> /TMOFH	-1655	-393
13	P1 <sub>3</sub> /TMIG	-1655	-563
14	P14/IRQ4/ADTRG	-1655	-648
15	P1 <sub>5</sub> /IRQ <sub>1</sub> /TMIC	-1655	-733
16	P1 <sub>6</sub> /IRQ <sub>2</sub>	-1655	-818
17	P1 <sub>7</sub> /IRQ <sub>3</sub> /TMIF	-1655	-988
18	P3 <sub>0</sub> /PWM	-1655	-1073
19	P31/UD	-1655	-1243
20	P3 <sub>2</sub> /RESO	-1655	-1480
21	P3 <sub>3</sub> /SCK31	-1357	-1605
22	P3₄/RXD31	-1178	-1605
23	P3 <sub>5</sub> /TXD31	-1093	-1605
24	P3 <sub>6</sub> /AEVH	-992	-1605
25	P3 <sub>7</sub> /AEVL	-906	-1605
26	Vcc	-821	-1605
27	Vss	-736	-1605
28	V3	-651	-1605
29	V2	-566	-1605

Rev. 6.00 Aug 04, 2006 page 16 of 626 REJ09B0144-0600

35	PA <sub>1</sub> /COM2	64	-1605
36	PA <sub>0</sub> /COM1	197	-1605
37	P50/WKP0/SEG1	421	-1605
38	P5 <sub>1</sub> /WKP <sub>1</sub> /SEG <sub>2</sub>	528	-1605
39	P5 <sub>2</sub> /WKP <sub>2</sub> /SEG <sub>3</sub>	957	-1605
40	P5 <sub>3</sub> /WKP <sub>3</sub> /SEG <sub>4</sub>	1154	-1605
41	P5 <sub>4</sub> /WKP <sub>4</sub> /SEG <sub>5</sub>	1655	-1527
42	P5 <sub>5</sub> /WKP <sub>5</sub> /SEG <sub>6</sub>	1655	-1294
43	P5 <sub>6</sub> /WKP <sub>6</sub> /SEG <sub>7</sub>	1655	-1209
44	P57/WKP7/SEG8	1655	-1117
45	P60/SEG9	1655	-903
46	P61/SEG10	1655	-796
47	P6 <sub>2</sub> /SEG <sub>11</sub>	1655	-689
48	P63/SEG12	1655	-559
49	P64/SEG13	1655	-345
50	P65/SEG14	1655	-237
51	P6 <sub>6</sub> /SEG <sub>15</sub>	1655	-130
52	P67/SEG16	1655	-23
53	P70/SEG17	1655	191
54	P71/SEG18	1655	317
55	P7 <sub>2</sub> /SEG <sub>19</sub>	1655	424
56	P7 <sub>3</sub> /SEG <sub>20</sub>	1655	639
57	P74/SEG21	1655	746
58	P75/SEG22	1655	853
59	P76/SEG23	1655	1067
60	P77/SEG24	1655	1527

66	P8 <sub>5</sub> /SEG <sub>30</sub> /DO	854	1605
67	P8 <sub>6</sub> /SEG <sub>31</sub> /CL <sub>2</sub>	747	1605
68	P87/SEG32/CL1	640	1605
69	P4 <sub>0</sub> /SLK <sub>32</sub>	524	1605
70	P4 <sub>1</sub> /RXD <sub>32</sub>	439	1605
71	P4 <sub>2</sub> /TXD <sub>32</sub>	354	1605
72	P4 <sub>3</sub> /IRQ <sub>0</sub>	269	1605
73	AVcc	101	1605
74	PB <sub>0</sub> /AN <sub>0</sub>	16	1605
75	PB <sub>1</sub> /AN <sub>1</sub>	-92	1605
76	PB <sub>2</sub> /AN <sub>2</sub>	-207	1605
77	PB <sub>3</sub> /AN <sub>3</sub>	-431	1605
78	PB <sub>4</sub> /AN <sub>4</sub>	-655	1605
79	PB <sub>5</sub> /AN <sub>5</sub>	-1103	1605
80	PB <sub>6</sub> /AN <sub>6</sub>	-1290	1605

Note: \* These values show the coordinates of the centers of pads. The accuracy is a home-point position is the chip's center and the center is located at half the between the upper and lower pads and left and right pads.

Rev. 6.00 Aug 04, 2006 page 18 of 626 REJ09B0144-0600




Figure 1.6 Bonding Pad Location Diagram of HCD64F38327 and HCD64 (Top View)

6Vss-205610627OSC2-20565338OSC1-20564319TEST-205632910RES-2056-6611P10/TMOW-2056-24412P11/TMOFL-2056-40213P12/TMOFH-2056-57414P13/TMIG-2056-74715P14/IRQ/ADTRG-2056-109116P15/IRQ1/TMIC-2056-109117P16/IRQ2-2056-1126318P17/IRQ3/TMIF-2056-152120P31/UD/EXCL-2056-160721P32-2056-160723P34/RXD31-1132-229524P35/TXD31-1280-229525P36/AEVH-1178-229526P37/AEVL-1076-229527CVcc-896-229528Vss-710-229529V3-584-229530V2-483-2295	5	Vss	-2056	1158
8OSC1-20564319TEST-205632910RES-2056-6611P10/TMOW-2056-24412P11/TMOFL-2056-40213P12/TMOFH-2056-57414P13/TMIG-2056-74715P14/IRQ4/ADTRG-2056-109117P16/IRQ2-2056-109117P16/IRQ2-2056-1126318P17/IRQ3/TMIF-2056-152120P31/UD/EXCL-2056-160721P32-2056-160723P34/RXD31-1382-229524P35/TXD31-1280-229525P36/AEVH-1178-229526P37/AEVL-1076-229527CVcc-896-229528Vss-710-229529V3-584-2295	6	Vss	-2056	1062
9TEST-205632910RES-2056-6611P10/TMOW-2056-24412P11/TMOFL-2056-40213P12/TMOFH-2056-57414P13/TMIG-2056-74715P14/IRQ4/ADTRG-2056-109117P16/IRQ2-2056-109117P16/IRQ2-2056-126318P17/IRQ3/TMIF-2056-152120P31/UD/EXCL-2056-160721P32-2056-177922P33/SCK31-1530-229523P34/RXD31-1382-229524P35/TXD31-1178-229525P36/AEVH-1178-229526P37/AEVL-1076-229527CVcc-896-229528Vss-710-229529V3-584-2295	7	OSC <sub>2</sub>	-2056	533
10 $\overline{RES}$ -2056-6611 $P1_0/TMOW$ -2056-24412 $P1_1/TMOFL$ -2056-40213 $P1_2/TMOFH$ -2056-57414 $P1_3/TMIG$ -2056-74715 $P1_4/IRQ_4/ADTRG$ -2056-109116 $P1_5/IRQ_1/TMIC$ -2056-109117 $P1_6/IRQ_2$ -2056-126318 $P1_7/IRQ_3/TMIF$ -2056-152120 $P3_0/PWM$ -2056-152120 $P3_1/UD/EXCL$ -2056-160721 $P3_2$ -2056-177922 $P3_3/SCK_{31}$ -1530-229523 $P3_4/RXD_{31}$ -1382-229524 $P3_5/TXD_{31}$ -1280-229525 $P3_6/AEVH$ -1178-229526 $P3_7/AEVL$ -1076-229527 $CVcc$ -896-229528 $Vss$ -710-229529 $V3$ -584-2295	8	OSC1	-2056	431
11 $P1_0/TMOW$ -2056-24412 $P1_1/TMOFL$ -2056-40213 $P1_2/TMOFH$ -2056-57414 $P1_3/TMIG$ -2056-74715 $P1_4/IRQ_4/ADTRG$ -2056-91916 $P1_5/IRQ_1/TMIC$ -2056-109117 $P1_6/IRQ_2$ -2056-126318 $P1_7/IRQ_3/TMIF$ -2056-134919 $P3_0/PWM$ -2056-152120 $P3_1/UD/EXCL$ -2056-160721 $P3_2$ -2056-177922 $P3_3/SCK_{31}$ -1530-229523 $P3_4/RXD_{31}$ -1280-229524 $P3_5/TXD_{31}$ -1280-229525 $P3_6/AEVH$ -1178-229526 $P3_7/AEVL$ -1076-229527 $CVcc$ -896-229528 $Vss$ -710-229529 $V3$ -584-2295	9	TEST	-2056	329
12P11/TMOFL-2056-40213P12/TMOFH-2056-57414P13/TMIG-2056-74715P14/IRQ4/ADTRG-2056-91916P15/IRQ1/TMIC-2056-109117P16/IRQ2-2056-126318P17/IRQ3/TMIF-2056-134919P30/PWM-2056-152120P31/UD/EXCL-2056-160721P32-2056-177922P33/SCK31-1530-229523P34/RXD31-1382-229524P35/TXD31-1280-229525P36/AEVH-1178-229526P37/AEVL-1076-229527CVcc-896-229528Vss-710-229529V3-584-2295	10	RES	-2056	-66
13P12/TMOFH-2056-57414P13/TMIG-2056-74715P14/IRQ4/ADTRG-2056-91916P15/IRQ1/TMIC-2056-109117P16/IRQ2-2056-126318P17/IRQ3/TMIF-2056-134919P30/PWM-2056-152120P31/UD/EXCL-2056-160721P32-2056-177922P33/SCK31-1530-229523P34/RXD31-1382-229524P35/TXD31-1280-229525P36/AEVH-1178-229526P37/AEVL-1076-229527CVcc-896-229528Vss-710-229529V3-584-2295	11	P1₀/TMOW	-2056	-244
14P1 <sub>3</sub> /TMIG-2056-74715P1 <sub>4</sub> /IRQ <sub>4</sub> /ADTRG-2056-91916P1 <sub>5</sub> /IRQ <sub>1</sub> /TMIC-2056-109117P1 <sub>6</sub> /IRQ <sub>2</sub> -2056-126318P1 <sub>7</sub> /IRQ <sub>3</sub> /TMIF-2056-134919P3 <sub>0</sub> /PWM-2056-152120P3 <sub>1</sub> /UD/EXCL-2056-160721P3 <sub>2</sub> -2056-177922P3 <sub>3</sub> /SCK <sub>31</sub> -1530-229523P3 <sub>4</sub> /RXD <sub>31</sub> -1382-229524P3 <sub>5</sub> /TXD <sub>31</sub> -1280-229525P3 <sub>6</sub> /AEVH-1178-229526P3 <sub>7</sub> /AEVL-1076-229527CVcc-896-229528Vss-710-229529V3-584-2295	12	P1 <sub>1</sub> /TMOFL	-2056	-402
15 $P1_4/\overline{IRQ_4}/\overline{ADTRG}$ -2056-91916 $P1_5/\overline{IRQ_1}/TMIC$ -2056-109117 $P1_6/\overline{IRQ_2}$ -2056-126318 $P1_7/\overline{IRQ_3}/TMIF$ -2056-134919 $P3_0/PWM$ -2056-152120 $P3_1/UD/EXCL$ -2056-160721 $P3_2$ -2056-177922 $P3_3/SCK_{31}$ -1530-229523 $P3_4/RXD_{31}$ -1382-229524 $P3_5/TXD_{31}$ -1280-229525 $P3_6/AEVH$ -1178-229526 $P3_7/AEVL$ -1076-229527 $CVcc$ -896-229528 $Vss$ -710-229529 $V3$ -584-2295	13	P1 <sub>2</sub> /TMOFH	-2056	-574
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	14	P1 <sub>3</sub> /TMIG	-2056	-747
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	15	P1 <sub>4</sub> /IRQ <sub>4</sub> /ADTRG	-2056	-919
18         P1 <sub>7</sub> /IRQ <sub>3</sub> /TMIF         -2056         -1349           19         P3 <sub>0</sub> /PWM         -2056         -1521           20         P3 <sub>1</sub> /UD/EXCL         -2056         -1607           21         P3 <sub>2</sub> -2056         -1779           22         P3 <sub>3</sub> /SCK <sub>31</sub> -1530         -2295           23         P3 <sub>4</sub> /RXD <sub>31</sub> -1382         -2295           24         P3 <sub>5</sub> /TXD <sub>31</sub> -1280         -2295           25         P3 <sub>6</sub> /AEVH         -1178         -2295           26         P3 <sub>7</sub> /AEVL         -1076         -2295           27         CVcc         -896         -2295           28         Vss         -710         -2295           29         V3         -584         -2295	16	P1 <sub>5</sub> /IRQ <sub>1</sub> /TMIC	-2056	-1091
19       P3₀/PWM       -2056       -1521         20       P3₁/UD/EXCL       -2056       -1607         21       P3₂       -2056       -1779         22       P3₃/SCK₃1       -1530       -2295         23       P3₄/RXD₃1       -1382       -2295         24       P3₅/TXD₃1       -1280       -2295         25       P3₆/AEVH       -1178       -2295         26       P3ァ/AEVL       -1076       -2295         27       CVcc       -896       -2295         28       Vss       -710       -2295         29       V3       -584       -2295	17	P1 <sub>6</sub> /IRQ <sub>2</sub>	-2056	-1263
20       P31/UD/EXCL       -2056       -1607         21       P32       -2056       -1779         22       P33/SCK31       -1530       -2295         23       P34/RXD31       -1382       -2295         24       P35/TXD31       -1280       -2295         25       P36/AEVH       -1178       -2295         26       P37/AEVL       -1076       -2295         27       CVcc       -896       -2295         28       Vss       -710       -2295         29       V3       -584       -2295	18	P1 <sub>7</sub> /IRQ <sub>3</sub> /TMIF	-2056	-1349
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	19	P3 <sub>0</sub> /PWM	-2056	-1521
22       P3 <sub>3</sub> /SCK <sub>31</sub> -1530       -2295         23       P3 <sub>4</sub> /RXD <sub>31</sub> -1382       -2295         24       P3 <sub>5</sub> /TXD <sub>31</sub> -1280       -2295         25       P3 <sub>6</sub> /AEVH       -1178       -2295         26       P3 <sub>7</sub> /AEVL       -1076       -2295         27       CVcc       -896       -2295         28       Vss       -710       -2295         29       V3       -584       -2295	20	P31/UD/EXCL	-2056	-1607
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	21	P3 <sub>2</sub>	-2056	-1779
24         P35/TXD31         -1280         -2295           25         P36/AEVH         -1178         -2295           26         P37/AEVL         -1076         -2295           27         CVcc         -896         -2295           28         Vss         -710         -2295           29         V3         -584         -2295	22	P3 <sub>3</sub> /SCK <sub>31</sub>	-1530	-2295
25         P3 <sub>6</sub> /AEVH         -1178         -2295           26         P3 <sub>7</sub> /AEVL         -1076         -2295           27         CVcc         -896         -2295           28         Vss         -710         -2295           29         V3         -584         -2295	23	P34/RXD31	-1382	-2295
26P37/AEVL-1076-229527CVcc-896-229528Vss-710-229529V3-584-2295	24	P3 <sub>5</sub> /TXD <sub>31</sub>	-1280	-2295
27         CVcc         -896         -2295           28         Vss         -710         -2295           29         V3         -584         -2295	25	P3 <sub>6</sub> /AEVH	-1178	-2295
28         Vss         -710         -2295           29         V3         -584         -2295	26	P37/AEVL	-1076	-2295
29 V3 -584 -2295	27	CVcc	-896	-2295
	28	Vss	-710	-2295
30         V2         -483         -2295	29	V3	-584	-2295
	30	V2	-483	-2295

Rev. 6.00 Aug 04, 2006 page 20 of 626 REJ09B0144-0600

36	PA <sub>1</sub> /COM2	441	-2295
37	PA <sub>0</sub> /COM1	604	-2295
38	P50/WKP0/SEG1	883	-2295
39	P5 <sub>1</sub> /WKP <sub>1</sub> /SEG <sub>2</sub>	1022	-2295
40	P5 <sub>2</sub> /WKP <sub>2</sub> /SEG <sub>3</sub>	1302	-2295
41	P5 <sub>3</sub> /WKP <sub>3</sub> /SEG <sub>4</sub>	1530	-2295
42	P5 <sub>4</sub> /WKP <sub>4</sub> /SEG <sub>5</sub>	2056	-1955
43	P5 <sub>5</sub> /WKP <sub>5</sub> /SEG <sub>6</sub>	2056	-1830
44	P5 <sub>6</sub> /WKP <sub>6</sub> /SEG <sub>7</sub>	2056	-1651
45	P5 <sub>7</sub> /WKP <sub>7</sub> /SEG <sub>8</sub>	2056	-1481
46	P6 <sub>0</sub> /SEG <sub>9</sub>	2056	-1111
47	P61/SEG10	2056	-879
48	P6 <sub>2</sub> /SEG <sub>11</sub>	2056	-671
49	P63/SEG12	2056	-505
50	P64/SEG13	2056	-255
51	P6 <sub>5</sub> /SEG <sub>14</sub>	2056	-130
52	P6 <sub>6</sub> /SEG <sub>15</sub>	2056	-6
53	P67/SEG16	2056	119
54	P7 <sub>0</sub> /SEG <sub>17</sub>	2056	457
55	P71/SEG18	2056	660
56	P7 <sub>2</sub> /SEG <sub>19</sub>	2056	784
57	P73/SEG20	2056	1034
58	P7 <sub>4</sub> /SEG <sub>21</sub>	2056	1159
59	P75/SEG22	2056	1378
60	P76/SEG23	2056	1627
61	P77/SEG24	2056	1840
-			

67	P8 <sub>5</sub> /SEG <sub>30</sub>	901	2295
68	P86/SEG31	728	2295
69	P87/SEG32	603	2295
70	P40/SCK32	451	2295
71	P41/RXD32	350	2295
72	P4 <sub>2</sub> /TXD <sub>32</sub>	175	2295
73	P4 <sub>3</sub> /IRQ <sub>0</sub>	73	2295
74	AVcc	-155	2295
75	PB <sub>0</sub> /AN <sub>0</sub>	-290	2295
76	PB <sub>1</sub> /AN <sub>1</sub>	-440	2295
77	PB <sub>2</sub> /AN <sub>2</sub>	-695	2295
78	PB <sub>3</sub> /AN <sub>3</sub>	-801	2295
79	PB <sub>4</sub> /AN <sub>4</sub>	-996	2295
80	PB <sub>5</sub> /AN <sub>5</sub>	-1419	2295
81	PB <sub>6</sub> /AN <sub>6</sub>	-1530	2295

Note: \* These values show the coordinates of the centers of pads. The accuracy is a home-point position is the chip's center and the center is located at half the between the upper and lower pads and left and right pads. Pad numbers 5, a are power supply (Vss) pads and must be connected. They should not be left number 9 (TEST) must be connected to the Vss position. The device will not properly if the pads are not connected as indicated.

Rev. 6.00 Aug 04, 2006 page 22 of 626 REJ09B0144-0600




Figure 1.7 Bonding Pad Location Diagram of H8/38327 Group (Mask ROM V H8/38427 Group (Mask ROM Version) (Top View)

4	X <sub>2</sub>	-1605	843
5	Vss	-1605	619
6	OSC <sub>2</sub>	-1605	503
7	OSC1	-1605	405
8	TEST	-1605	299
9	RES	-1605	201
10	P1 <sub>0</sub> /TMOW	-1605	-185
11	P1 <sub>1</sub> /TMOFL	-1605	-283
12	P1 <sub>2</sub> /TMOFH	-1605	-382
13	P1 <sub>3</sub> /TMIG	-1605	-480
14	P1 <sub>4</sub> /IRQ <sub>4</sub> /ADTRG	-1605	-578
15	P1 <sub>5</sub> /IRQ <sub>1</sub> /TMIC	-1605	-676
16	P1 <sub>6</sub> /IRQ <sub>2</sub>	-1605	-775
17	P1 <sub>7</sub> /IRQ <sub>3</sub> /TMIF	-1605	-873
18	P3 <sub>0</sub> /PWM	-1605	-971
19	P31/UD/EXCL	-1605	-1070
20	P3 <sub>2</sub>	-1605	-1168
21	P3 <sub>3</sub> /SCK <sub>31</sub>	-1262	-1577
22	P3 <sub>4</sub> /RXD <sub>31</sub>	-1164	-1577
23	P3 <sub>5</sub> /TXD <sub>31</sub>	-1066	-1577
24	P3 <sub>6</sub> /AEVH	-967	-1577
25	P37/AEVL	-869	-1577
26	CVcc	-704	-1577
27	Vss	-518	-1577
28	V3	-368	-1577
29	V2	-276	-1577
30	V1	-184	-1577

Rev. 6.00 Aug 04, 2006 page 24 of 626 REJ09B0144-0600

36	PA <sub>0</sub> /COM1	611	-1577
37	P50/WKP0/SEG1	767	-1577
38	P51/WKP1/SEG2	892	-1577
39	P5 <sub>2</sub> /WKP <sub>2</sub> /SEG <sub>3</sub>	1017	-1577
40	P5 <sub>3</sub> /WKP <sub>3</sub> /SEG <sub>4</sub>	1141	-1577
41	P5₄/WKP₄/SEG₅	1605	-1224
42	P5 <sub>5</sub> /WKP <sub>5</sub> /SEG <sub>6</sub>	1605	-1100
43	P5 <sub>6</sub> /WKP <sub>6</sub> /SEG <sub>7</sub>	1605	-975
44	P57/WKP7/SEG8	1605	-850
45	P6 <sub>0</sub> /SEG <sub>9</sub>	1605	-723
46	P61/SEG10	1605	-598
47	P6 <sub>2</sub> /SEG <sub>11</sub>	1605	-473
48	P6 <sub>3</sub> /SEG <sub>12</sub>	1605	-349
49	P6 <sub>4</sub> /SEG <sub>13</sub>	1605	-195
50	P65/SEG14	1605	-70
51	P6 <sub>6</sub> /SEG <sub>15</sub>	1605	55
52	P67/SEG16	1605	179
53	P70/SEG17	1605	336
54	P71/SEG18	1605	460
55	P7 <sub>2</sub> /SEG <sub>19</sub>	1605	585
56	P73/SEG20	1605	710
57	P7 <sub>4</sub> /SEG <sub>21</sub>	1605	835
58	P75/SEG22	1605	959
59	P76/SEG23	1605	1084
60	P77/SEG24	1605	1209
61	P80/SEG25	1130	1577

67	P8 <sub>6</sub> /SEG <sub>31</sub>	382	1577
68	P87/SEG32	257	1577
69	P40/SCK32	-4	1577
70	P4 <sub>1</sub> /RXD <sub>32</sub>	-97	1577
71	P4 <sub>2</sub> /TXD <sub>32</sub>	-196	1577
72	P4 <sub>3</sub> /IRQ <sub>0</sub>	-294	1577
73	AVcc	-470	1577
74	PB <sub>0</sub> /AN <sub>0</sub>	-598	1577
75	PB <sub>1</sub> /AN <sub>1</sub>	-704	1577
76	PB <sub>2</sub> /AN <sub>2</sub>	-810	1577
77	PB <sub>3</sub> /AN <sub>3</sub>	-916	1577
78	PB <sub>4</sub> /AN <sub>4</sub>	-1022	1577
79	PB <sub>5</sub> /AN <sub>5</sub>	-1128	1577
80	PB <sub>6</sub> /AN <sub>6</sub>	-1233	1577

Note: \* These values show the coordinates of the centers of pads. The accuracy is a home-point position is the chip's center and the center is located at half the between the upper and lower pads and left and right pads. Pad numbers 2, a are power supply (V<sub>SS</sub>) pads and must be connected. They should not be left number 8 (TEST) must be connected to the Vss position. The device will not properly if the pads are not connected as indicated.

Rev. 6.00 Aug 04, 2006 page 26 of 626 REJ09B0144-0600

Power source pins	V <sub>CC</sub> CV <sub>CC</sub>	32 26	34 28	Input	<b>Power supply:</b> All $V_{CC}$ pins connected to the system pow See section 14, Power Supp a $CV_{CC}$ pin ( $V_{CC}$ pin in the He Group).
	V <sub>SS</sub>	5 27	7 29	Input	<b>Ground:</b> All $V_{SS}$ pins should connected to the system power (0 V).
	AVcc	73	75	Input	Analog power supply: This power supply pin for the A/D When the A/D converter is n connect this pin to the system supply.
	AV <sub>SS</sub>	2	4	Input	Analog ground: This is the converter ground pin. It sho connected to the system pov (0V).
	V <sub>0</sub>	31	33	Output	LCD power supply: These
	V <sub>1</sub> V <sub>2</sub> V <sub>3</sub>	30 29 28	32 31 30	Input	power supply pins for the LC controller/driver. They incorp power supply split-resistance normally used with V <sub>0</sub> and V

	, . I	,	•		
	X <sub>2</sub>	4	6	Output	38.4-kHz crystal oscillator. See section 4, Clock Pulse Generators, for a typical conr diagram.
	EXCL	19	_	Input	This pin connects to a 32.768 38.4-kHz external clock. See Clock Pulse Generators, for the connection diagram. This fund available on the H8/38327 Gr H8/38427 Group.
System control	RES	9	11	Input	<b>Reset:</b> When this pin is driver chip is reset
	RESO	20	22	Output	<b>Reset output:</b> Outputs the C reset signal. This function is r implemented in the H8/38327 H8/38427 Group.
	TEST	8	10	Input	Test pin: This pin is reserved cannot be used. It should be to $V_{SS}$ .
Interrupt pins	$ \frac{\overline{IRQ}_{0}}{\overline{IRQ}_{1}} $ $ \overline{IRQ}_{2} $ $ \overline{IRQ}_{3} $ $ \overline{IRQ}_{4} $	72 15 16 17 14	74 17 18 19 16	Input	<b>IRQ interrupt request 0 to 4</b> input pins for edge-sensitive e interrupts, with a selection of falling edge
	$\overline{WKP}_7$ to $\overline{WKP}_0$	44 to 37	46 to 39	Input	Wakeup interrupt request 0 These are input pins for rising edge-sensitive external interr
Timer pins	TMOW	10	12	Output	<b>Clock output:</b> This is an outp waveforms generated by the output circuit.
	AEVL AEVH	25 24	27 26	Input	Asynchronous event count input: This is an event input to to the asynchronous event co

Rev. 6.00 Aug 04, 2006 page 28 of 626 REJ09B0144-0600

					and as an up-counter when
	TMIF	17	19	Input	<b>Timer F event input:</b> This is input pin for input to the time
	TMOFL	11	13	Output	<b>Timer FL output:</b> This is an for waveforms generated by output compare function.
	TMOFH	12	14	Output	<b>Timer FH output:</b> This is an for waveforms generated by output compare function.
	TMIG	13	15	Input	<b>Timer G capture input:</b> Thi pin for timer G input capture
14-bit PWM pin	PWM	18	20	Output	<b>14-bit PWM output:</b> This is pin for waveforms generated bit PWM
I/O ports	PB <sub>7</sub> to PB <sub>0</sub>	1, 80 to 74	3 to 1, 80 to 76	Input	Port B: This is an 8-bit input
	P43	72	74	Input	Port 4 (bit 3): This is a 1-bit
	P4 <sub>2</sub> to P4 <sub>0</sub>	71 to 69	73 to 71	I/O	<b>Port 4 (bits 2 to 0):</b> This is a port. Input or output can be for each bit by means of por register 4 (PCR4).
	PA <sub>3</sub> to PA <sub>0</sub>	33 to 36	35 to 38	I/O	<b>Port A:</b> This is a 4-bit I/O po output can be designated fo means of port control register
	P17 to P10	17 to 10	19 to 12	I/O	<b>Port 1:</b> This is an 8-bit I/O p output can be designated fo means of port control register



						accessed by the user. With th version, pull up pin P3 <sub>2</sub> to hig cancel a reset in the in the us
		P57 to P50	44 to 37	46 to 39	I/O	<b>Port 5:</b> This is an 8-bit I/O po output can be designated for means of port control register
		P67 to P60	52 to 45	54 to 47	I/O	<b>Port 6:</b> This is an 8-bit I/O po output can be designated for means of port control register
		P7 <sub>7</sub> to P7 <sub>0</sub>	60 to 53	62 to 55	I/O	<b>Port 7:</b> This is an 8-bit I/O po output can be designated for means of port control register
		P87 to P80	68 to 61	70 to 63	I/O	<b>Port 8:</b> This is an 8-bit I/O po output can be designated for means of port control register When the on-chip emulator is P8 <sub>5</sub> , P8 <sub>6</sub> , and P8 <sub>7</sub> are reserve exclusively by the emulator and cannot be accessed by the use
С	Serial communi- cation interface (SCI)	RXD <sub>31</sub>	22	24	Input	SCI3-1 receive data input: This is the SCI31 data input p
ii		TXD <sub>31</sub>	23	25	Output	SCI3-1 transmit data output This is the SCI31 data output
C		SCK <sub>31</sub>	21	23	I/O	SCI3-1 clock I/O: This is the SCI31 clock I/O pin
		RXD <sub>32</sub>	70	72	Input	SCI3-2 receive data input: This is the SCI32 data input p
		TXD <sub>32</sub>	71	73	Output	SCI3-2 transmit data output This is the SCI32 data output
		SCK <sub>32</sub>	69	71	I/O	SCI3-2 clock I/O: This is the SCI32 clock I/O pin
	-		-		-	

Rev. 6.00 Aug 04, 2006 page 30 of 626 REJ09B0144-0600

	LCD controller/	COM <sub>4</sub> to COM <sub>1</sub>	33 to 36	35 to 38	Output	LCD common output: Thes LCD common output pins.
	driver	SEG <sub>32</sub> to SEG <sub>1</sub>	68 to 37	70 to 39	Output	LCD segment output: Thes LCD segment output pins.
		CL <sub>1</sub>	68	70	Output	<b>LCD latch clock:</b> This is the for the segment external exp display data latch clock. This not implemented in the H8/3 and H8/38427 Group.
		CL <sub>2</sub>	67	69	Output	<b>LCD shift clock:</b> This is the for the segment external exp display data shift clock. This not implemented in the H8/3 and H8/38427 Group.
		DO	66	68	Output	LCD serial data output: The output pin for segment exter expansion serial display data function is not implemented H8/38327 Group and H8/384
		Μ	65	67	Output	LCD alternation signal: This output pin for the segment e expansion LCD alternation s function is not implemented H8/38327 Group and H8/384



Rev. 6.00 Aug 04, 2006 page 32 of 626 REJ09B0144-0600



#### 2.1.1 Features

Features of the H8/300L CPU are listed below.

• General-register architecture

Sixteen 8-bit general registers, also usable as eight 16-bit general registers

- Instruction set with 55 basic instructions, including:
  - Multiply and divide instructions
  - Powerful bit-manipulation instructions
- Eight addressing modes
  - Register direct
  - Register indirect
  - Register indirect with displacement
  - Register indirect with post-increment or pre-decrement
  - Absolute address
  - Immediate
  - Program-counter relative
  - Memory indirect
- 64-Kbyte address space
- High-speed operation
  - All frequently used instructions are executed in two to four states
  - High-speed arithmetic and logic operations
  - 8- or 16-bit register-register add or subtract:  $0.25 \ \mu s^*$
  - $8 \times 8$ -bit multiply: 1.75  $\mu s^*$
  - $16 \div 8$ -bit divide:  $1.75 \ \mu s^*$

Note: \* These values are at  $\phi = 8$  MHz.

#### • Low-power operation modes

SLEEP instruction for transfer to low-power operation

Rev. 6.00 Aug 04, 2006 pa REJ0







Figure 2.1 shows the register structure of the H8/300L CPU. There are two groups of regeneral registers and control registers.

Figure 2.1 CPU Registers



When used as address registers, the general registers are accessed as 16-bit registers (I

R7 also functions as the stack pointer (SP), used implicitly by hardware in exception p and subroutine calls. When it functions as the stack pointer, as indicated in figure 2.2, points to the top of the stack.




Figure 2.2 Stack Pointer

#### 2.2.2 Control Registers

The CPU control registers include a 16-bit program counter (PC) and an 8-bit condition register (CCR).

#### **Program Counter (PC)**

This 16-bit register indicates the address of the next instruction the CPU will execute. instructions are fetched 16 bits (1 word) at a time, so the least significant bit of the PC (always regarded as 0).

Rev. 6.00 Aug 04, 2006 pa REJ09



by software. For further details, see section 3.3, Interrupts.

Bit 6—User Bit (U): Can be used freely by the user.

**Bit 5—Half-Carry Flag (H):** When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and is cl otherwise.

The H flag is used implicitly by the DAA and DAS instructions.

When the ADD.W, SUB.W, or CMP.W instruction is executed, the H flag is set to 1 if carry or borrow at bit 11, and is cleared to 0 otherwise.

Bit 4—User Bit (U): Can be used freely by the user.

**Bit 3—Negative Flag (N):** Indicates the most significant bit (sign bit) of the result of a instruction.

**Bit 2—Zero Flag (Z):** Set to 1 to indicate a zero result, and cleared to 0 to indicate a neresult.

**Bit 1—Overflow Flag (V):** Set to 1 when an arithmetic overflow occurs, and cleared t times.

Bit 0-Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave some or all of the flag bits unchanged.

Rev. 6.00 Aug 04, 2006 page 36 of 626 REJ09B0144-0600

RENESAS

should be initialized by software, by the first instruction executed after a reset.

# 2.3 Data Formats

The H8/300L CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-data.

- Bit manipulation instructions operate on 1-bit data specified as bit n in a byte oper (n = 0, 1, 2, ..., 7).
- All arithmetic and logic instructions except ADDS and SUBS can operate on byte
- The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits DIVXU (16 bits ÷ 8 bits) instructions operate on word data.
- The DAA and DAS instructions perform decimal arithmetic adjustments on byte d packed BCD form. Each nibble of the byte is treated as a decimal digit.

Rev. 6.00 Aug 04, 2006 pa REJ09

										7					
1-bit data	RnL				Don'i	t care	•••••			7	6	5	4	3	2
		7							0	 T					
Byte data	RnH	MSB	1	1	1	1		I	LSB	]			Don'i	care	
Byte data	RnL				Don'	t care	·····			7 MSB		1	1		
Word data	Rn	15 MSB	I	1	1	T	11			1		1	ı		
	Dall	7		11 14	4	3			0	Ţ					
4-bit BCD data	RnH		Uppe	r digit			Lowe	r aigit	L	]				care	
4-bit BCD data	RnL				Don'i	t care	· · · · · · · ·			7	Uppe	er digit	4	3	Low
Legend: RnH: Upper byte o RnL: Lower byte o MSB: Most signific LSB: Least signific	of gene ant bit	eral reg													

Figure 2.3 Register Data Formats

Rev. 6.00 Aug 04, 2006 page 38 of 626 REJ09B0144-0600




Figure 2.4 Memory Data Formats

When the stack is accessed using R7 as an address register, word access should alway performed. When the CCR is pushed on the stack, two identical copies of the CCR are make a complete word. When they are restored, the lower byte is ignored.

Rev. 6.00	Aug 04,	2006	ра
		RE	108
~ ~			



No.	Address Modes	Symbol
1	Register direct	Rn
2	Register indirect	@Rn
3	Register indirect with displacement	@(d:16, Rn)
4	Register indirect with post-increment Register indirect with pre-decrement	@Rn+ @-Rn
5	Absolute address	@aa:8 or @aa:16
6	Immediate	#xx:8 or #xx:16
7	Program-counter relative	@(d:8, PC)
8	Memory indirect	@@aa:8

1. **Register Direct—Rn:** The register field of the instruction specifies an 8- or 16-bit pregister containing the operand.

Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits  $\times$  8 DIVXU (16 bits  $\div$  8 bits) instructions have 16-bit operands.

- 2. Register Indirect—@Rn: The register field of the instruction specifies a 16-bit genergister containing the address of the operand in memory.
- Register Indirect with Displacement—@(d:16, Rn): The instruction has a second (bytes 3 and 4) containing a displacement which is added to the contents of the spec general register to obtain the operand address in memory.

This mode is used only in MOV instructions. For the MOV.W instruction, the resul address must be even.

Rev. 6.00 Aug 04, 2006 page 40 of 626 REJ09B0144-0600

**0** 

The @–Rn mode is used with MOV instructions that store register contents to The register field of the instruction specifies a 16-bit general register which is a by 1 or 2 to obtain the address of the operand in memory. The register retains t decremented value. The size of the decrement is 1 for MOV.B or 2 for MOV.W MOV.W, the original contents of the register must be even.

5. Absolute Address—@aa:8 or @aa:16: The instruction specifies the absolute address operand in memory.

The absolute address may be 8 bits long (@aa:8) or 16 bits long (@aa:16). The M manipulation instructions can use 8-bit absolute addresses. The MOV.B, MOV.W JSR instructions can use 16-bit absolute addresses.

For an 8-bit absolute address, the upper 8 bits are assumed to be 1 (H'FF). The add H'FF00 to H'FFFF (65280 to 65535).

6. Immediate #xx:8 or #xx:16: The instruction contains an 8-bit operand (#xx:8) is byte, or a 16-bit operand (#xx:16) in its third and fourth bytes. Only MOV.W instruction 16-bit immediate values.

The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediat bit manipulation instructions contain 3-bit immediate data in the second or fourth instruction, specifying a bit number.

- 7. Program-Counter Relative—@(d:8, PC): This mode is used in the Bcc and BSF instructions. An 8-bit displacement in byte 2 of the instruction code is sign-extend and added to the program counter contents to generate a branch destination addres possible branching range is -126 to +128 bytes (-63 to +64 words) from the current The displacement should be an even number.
- 8. Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instruction second byte of the instruction code specifies an 8-bit absolute address. The word haddress contains the branch destination address.

Rev. 6.00 Aug 04, 2006 pa REJ0



initer man for the second s

#### 2.4.2 Effective Address Calculation

Table 2.2 shows how effective addresses are calculated in each of the addressing mode


Arithmetic and logic instructions use register direct addressing (1). The ADD.B, ADD2 CMP.B, AND, OR, and XOR instructions can also use immediate addressing (6).


Data transfer instructions can use all addressing modes except program-counter relative memory indirect (8).

Bit manipulation instructions can use register direct (1), register indirect (2), or 8-bit ab addressing (5) to specify the operand. Register indirect (1) (BSET, BCLR, BNOT, and instructions) or 3-bit immediate addressing (6) can be used independently to specify a b in the operand.


Rev. 6.00 Aug 04, 2006 page 42 of 626 REJ09B0144-0600







Rev. 6.00 Aug 04, 2006 page 44 of 626 REJ09B0144-0600



Renesas

Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG
Logic operations	AND, OR, XOR, NOT
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST
Branch	Bcc <sup>*2</sup> , JMP, BSR, JSR, RTS
System control	RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP
Block data transfer	EEPMOV

Notes: 1. PUSH Rn is equivalent to MOV.W Rn, @–SP. POP Rn is equivalent to MOV.W @SP+, Rn. The same applies to the machi language.

2. Bcc is a conditional branch instruction in which cc represents a condition cod

The following sections give a concise summary of the instructions in each category, and the bit patterns of their object code. The notation used is defined next.

Rev. 6.00 Aug 04, 2006 page 46 of 626 REJ09B0144-0600



Ν	N (negative) flag of CCR
Z	Z (zero) flag of CCR
V	V (overflow) flag of CCR
С	C (carry) flag of CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
-	Subtraction
×	Multiplication
÷	Division
^	AND logical
V	OR logical
$\oplus$	Exclusive OR logical
$\rightarrow$	Move
~	Logical negation (logical complement)
:3	3-bit length
:8	8-bit length
:16	16-bit length
(), < >	Contents of operand indicated by effective address



ita to a ger
@–Rn, ai a. The @a nly.
perands.
Equivale
ck. Equiva

Certain precautions are required in data access. See section 2.9.1, Notes on Data Access details.

Rev. 6.00 Aug 04, 2006 page 48 of 626 REJ09B0144-0600






Figure 2.5 Data Transfer Instruction Codes

		or addition on immediate data and data in a general reg Immediate data cannot be subtracted from data in a gen register. Word data can be added or subtracted only we words are in general registers.
ADDX SUBX	В	$Rd \pm Rs \pm C \to Rd,  Rd \pm \#IMM \pm C \to Rd$
		Performs addition or subtraction with carry or borrow or in two general registers, or addition or subtraction on im data and data in a general register.
INC DEC	В	$Rd \pm 1 \rightarrow Rd$
		Increments or decrements a general register by 1.
ADDS SUBS	W	$Rd \pm 1 \to Rd,  Rd \pm 2 \to Rd$
		Adds or subtracts 1 or 2 to or from a general register
DAA DAS	В	Rd decimal adjust $\rightarrow$ Rd
		Decimal-adjusts (adjusts to 4-bit BCD) an addition or su result in a general register by referring to the CCR
MULXU	В	Rd  imes Rs  o Rd
		Performs 8-bit $\times$ 8-bit unsigned multiplication on data in general registers, providing a 16-bit result
DIVXU	В	$Rd \div Rs \to Rd$
		Performs 16-bit ÷ 8-bit unsigned division on data in two registers, providing an 8-bit quotient and 8-bit remainde
CMP	B/W	Rd – Rs, Rd – #IMM
		Compares data in a general register with data in another register or with immediate data, and indicates the result CCR. Word data can be compared only between two g registers.
NEG	В	$0 - Rd \rightarrow Rd$
		Obtains the two's complement (arithmetic complement) general register
B: By	: Operand size te ord	e

Rev. 6.00 Aug 04, 2006 page 50 of 626 REJ09B0144-0600

			another general register or immediate data
OR		В	$Rd \lor Rs \to Rd,  Rd \lor \#IMM \to Rd$
			Performs a logical OR operation on a general register general register or immediate data
XOR		В	$Rd \oplus Rs \to Rd, \ Rd \oplus \texttt{\#IMM} \to Rd$
			Performs a logical exclusive OR operation on a genera and another general register or immediate data
NOT		В	$\sim \text{Rd} \rightarrow \text{Rd}$
			Obtains the one's complement (logical complement) or register contents
Note:	* Size:	Operand size	;

B: Byte

Rev. 6.00 Aug 04, 2006 pa REJ09



		Performs an arithmetic shift operation on general regist
SHLL	В	$Rd shift \to Rd$
SHLR		Performs a logical shift operation on general register co
ROTL	В	$Rd rotate \rightarrow Rd$
ROTR		Rotates general register contents
ROTXL	В	Rd rotate through carry $\rightarrow$ Rd
ROTXR		Rotates general register contents through the C (carry)
Note: *	Size: Operand size	e

B: Byte

Rev. 6.00 Aug 04, 2006 page 52 of 626 REJ09B0144-0600






Figure 2.6 Arithmetic, Logic, and Shift Instruction Codes

		Sets a specified bit in a general register or memory to 1 number is specified by 3-bit immediate data or the lowe of a general register.
BCLR	В	$0 \rightarrow (\text{ of })$
		Clears a specified bit in a general register or memory to number is specified by 3-bit immediate data or the lowe of a general register.
BNOT	В	~ ( <bit-no.> of <ead>) <math>\rightarrow</math> (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
		Inverts a specified bit in a general register or memory. number is specified by 3-bit immediate data or the lowe of a general register.
BTST	В	~ ( <bit-no.> of <ead>) <math>\rightarrow</math> Z</ead></bit-no.>
		Tests a specified bit in a general register or memory and clears the Z flag accordingly. The bit number is specifie immediate data or the lower three bits of a general regise
BAND	В	$C \land (<\!bit-No.\!> of <\!EAd\!>) \to C$
		ANDs the C flag with a specified bit in a general register memory, and stores the result in the C flag.
BIAND	В	$C \land [\text{~( of )}] \to C$
		ANDs the C flag with the inverse of a specified bit in a g register or memory, and stores the result in the C flag.
		The bit number is specified by 3-bit immediate data.
BOR	В	$C \lor (<\!bit-No.\!> of <\!EAd\!>) \to C$
		ORs the C flag with a specified bit in a general register of and stores the result in the C flag.
BIOR	В	$C \lor [\text{~( of )}] \to C$
		ORs the C flag with the inverse of a specified bit in a ge register or memory, and stores the result in the C flag.
		The bit number is specified by 3-bit immediate data.

Rev. 6.00 Aug 04, 2006 page 54 of 626 REJ09B0144-0600

BLD			В	( <bit-no.> of <ead>) <math>\rightarrow</math> C</ead></bit-no.>
				Copies a specified bit in a general register or memory
BILD			В	~ ( <bit-no.> of <ead>) <math>\rightarrow</math> C</ead></bit-no.>
				Copies the inverse of a specified bit in a general regist memory to the C flag.
				The bit number is specified by 3-bit immediate data.
BST			В	$C \rightarrow (\text{ of })$
				Copies the C flag to a specified bit in a general registe
BIST			В	~ C $\rightarrow$ ( <bit-no.> of <ead>)</ead></bit-no.>
				Copies the inverse of the C flag to a specified bit in a g register or memory.
				The bit number is specified by 3-bit immediate data.
Note:	* S	ize:	Operand size	9
	B: B	yte		

Certain precautions are required in bit manipulation. See section 2.9.2, Notes on Bit Manipulation, for details.

Rev. 6.00 Aug 04, 2006 pa REJ0

				Ľ	Ŭ	Ŭ	Ŭ	operana.	regiotor mane
	ор		IMM	0	0	0	0	Bit No.:	immediate (#
	15 8	7					0		
[	op		rn	0	0	0	0	Operand:	register indire
	ор		rm	0	0	0	0	Bit No.:	register direc
	45	_						1	
[	15 8 Op	7	a	bs			0	Operand:	absolute (@a
	•		IMM	0	0	0	0	- ·	
l	ор		ΠνΠνι	0	0	0	0	Bit No.:	immediate (#
	15 8	7					0		
	op		a	bs		1		Operand:	absolute (@a
ĺ	ор		rm	0	0	0	0	Bit No.:	register direc
								1	
	15 8	7					0	BAND, B	OR, BXOR, B
[	ор	,	IMM		rr	יי	0	Operand: Bit No.:	register direc
l	· ·							DIL NO	immediate (#
r	15 8	7		, , ,			0	1	
	ор		rn	0	0	0	0	Operand:	register indire
	ор		IMM	0	0	0	0	Bit No.:	immediate (#
	15 8	7					0		
[	op		a	bs	T		0	Operand:	absolute (@a
	ор		IMM	0	0	0	0	Bit No.:	immediate (#
l				_	-	-	-		ininioulate (#
	Legend:								
	op: Operation field								
	rm, rn: Register field abs: Absolute address								
	IMM: Immediate data								

#### Figure 2.7 Bit Manipulation Instruction Codes

Rev. 6.00 Aug 04, 2006 page 56 of 626 REJ09B0144-0600




Figure 2.7 Bit Manipulation Instruction Codes (cont)



	Mnemonic	Description	Cond
	BRA (BT)	Always (true)	Alway
	BRN (BF)	Never (false)	Never
	BHI	High	$C \lor Z$
	BLS	Low or same	$C \lor Z$
	BCC (BHS)	Carry clear (high or same)	C = 0
	BCS (BLO)	Carry set (low)	C = 1
	BNE	Not equal	Z = 0
	BEQ	Equal	Z = 1
	BVC	Overflow clear	V = 0
	BVS	Overflow set	V = 1
	BPL	Plus	N = 0
	BMI	Minus	N = 1
	BGE	Greater or equal	$N \oplus V$
	BLT	Less than	$N \oplus V$
	BGT	Greater than	Z v (N
	BLE	Less or equal	Z ∨ (N
_	Branches unconditionally to a specified address		
—	Branches to a subroutine at a specified address		
	Branches to a subroutine at a specified address		
	Returns from a subroutine		

Rev. 6.00 Aug 04, 2006 page 58 of 626 REJ09B0144-0600

JMP BSR JSR RTS




Figure 2.8 Branching Instruction Codes

SLEEP			Causes a transition from active mode to a power-down section 5, Power-Down Modes, for details.
LDC		В	$Rs \to CCR, \ \ \texttt{\#IMM} \to CCR$
			Moves immediate data or general register contents to the code register
STC		В	$CCR \to Rd$
			Copies the condition code register to a specified genera
ANDC		В	$CCR \land \#IMM \to CCR$
			Logically ANDs the condition code register with immedia
ORC		В	$CCR \lor \texttt{\#IMM} \to CCR$
			Logically ORs the condition code register with immediat
XORC		В	$CCR \oplus \#IMM \to CCR$
			Logically exclusive-ORs the condition code register with data
NOP		_	$PC + 2 \rightarrow PC$
			Only increments the program counter
Note:	* Size:	Operand size	9
	B: Byte		

Rev. 6.00 Aug 04, 2006 page 60 of 626 REJ09B0144-0600

Renesas

	-	XORC, LDC		
Le	egend:			
op	<ul> <li>Operation field</li> </ul>			
rn	: Register field			
IN	1M: Immediate data			

Figure 2.9 System Control Instruction Codes



repeat  $@R5+ \rightarrow @R6+$ R4L -1  $\rightarrow$  R4L until R4L = 0

else next;

Block transfer instruction. Transfers the number of data specified by R4L from locations starting at the address i R5 to locations starting at the address indicated by R6. transfer, the next instruction is executed.

Certain precautions are required in using the EEPMOV instruction. See section 2.9.3, I Use of the EEPMOV Instruction, for details.




Figure 2.10 Block Data Transfer Instruction Code

Rev. 6.00 Aug 04, 2006 page 62 of 626 REJ09B0144-0600

#### 

Access to on-chip memory takes place in two states. The data bus width is 16 bits, all access in byte or word size. Figure 2.11 shows the on-chip memory access cycle.




Figure 2.11 On-Chip Memory Access Cycle

Rev. 6.00 Aug 04, 2006 pa REJ0




Figure 2.12 On-Chip Peripheral Module Access Cycle (2-State Access)

Rev. 6.00 Aug 04, 2006 page 64 of 626 REJ09B0144-0600




Figure 2.13 On-Chip Peripheral Module Access Cycle (3-State Acces


### 2.7 CPU States

#### 2.7.1 Overview

There are four CPU states: the reset state, program execution state, program halt state, exception-handling state. The program execution state includes active (high-speed or speed) mode and subactive mode. In the program halt state there are a sleep (high-spe medium-speed) mode, standby mode, watch mode, and sub-sleep mode. These states figure 2.14. Figure 2.15 shows the state transitions.

Rev. 6.00 Aug 04, 2006 pa REJ0





#### Figure 2.14 CPU Operation States

Rev. 6.00 Aug 04, 2006 page 66 of 626 REJ09B0144-0600




Figure 2.15 State Transitions

#### 2.7.2 Program Execution State

In the program execution state the CPU executes program instructions in sequence.

There are three modes in this state, two active modes (high speed and medium speed) subactive mode. Operation is synchronized with the system clock in active mode (hig medium speed), and with the subclock in subactive mode. See section 5, Power-Down details on these modes.

#### 2.7.3 Program Halt State

In the program halt state there are five modes: two sleep modes (high speed and media standby mode, watch mode, and subsleep mode. See section 5, Power-Down Modes f these modes.


#### 2.7.4 Exception-Handling State


The exception-handling state is a transient state occurring when exception handling is reset or interrupt and the CPU changes its normal processing flow. In exception hand by an interrupt, SP (R7) is referenced and the PC and CCR values are saved on the state

For details on interrupt handling, see section 3.3, Interrupts.

Rev. 6.00 Aug 04, 2006 pa REJ0







Rev. 6.00 Aug 04, 2006 page 68 of 626 REJ09B0144-0600





Figure 2.16 (2) H8/3823R, H8/38323, and H8/38423 Memory Map

Rev. 6.00 Aug 04, 2006 pa REJ0





Rev. 6.00 Aug 04, 2006 page 70 of 626 REJ09B0144-0600

RENESAS




Figure 2.16 (4) H8/3825R, H8/3825S, H8/38325, and H8/38425 Memory





Figure 2.16 (5) H8/3826R, H8/3826S, H8/38326, and H8/38426 Memory M

Rev. 6.00 Aug 04, 2006 page 72 of 626 REJ09B0144-0600



# Figure 2.16 (6) H8/3827R, H8/3827S, H8/38327, and H8/38427 Memory

Rev. 6.00 Aug 04, 2006 pa REJ09



Data transfer from CPU to empty area:

The transferred data will be lost. This action may also cause the CPU to misope Data transfer from empty area to CPU:

Unpredictable data is transferred.

2. Access to Internal I/O Registers:

Internal data transfer to or from on-chip modules other than the ROM and RAM are use of an 8-bit data width. If word access is attempted to these areas, the following occur.

Word access from CPU to I/O register area:

Upper byte: Will be written to I/O register.

Lower byte: Transferred data will be lost.


Word access from I/O register to CPU:

Upper byte: Will be written to upper part of CPU register.

Lower byte: Unpredictable data will be written to lower part of CPU register.

Byte size instructions should therefore be used when transferring data to or from I/O re other than the on-chip ROM and RAM areas. Figure 2.17 shows the data size and num states in which on-chip peripheral modules can be accessed.

Rev. 6.00 Aug 04, 2006 page 74 of 626 REJ09B0144-0600



# Figure 2.17 Data Size and Number of States for Access to and from On-Chip Peripheral Modules

Rev. 6.00 Aug 04, 2006 pa REJ09

# Renesas

1	Read	Read byte data at the designated address
2	Modify	Modify a designated bit in the read data
3	Write	Write the altered byte data to the designated address


#### 1. Bit Manipulation in Two Registers Assigned to the Same Address

Example 1: timer load register and timer counter

Figure 2.18 shows an example in which two timer registers share the same address. We manipulation instruction accesses the timer load register and timer counter of a reloadal since these two registers share the same address, the following operations take place.

Orde	er of Operation	Operation
1	Read	Timer counter data is read (one byte)
2	Modify	The CPU modifies (sets or resets) the bit designated in the ins
3	Write	The altered byte data is written to the timer load register

The timer counter is counting, so the value read is not necessarily the same as the value timer load register. As a result, bits other than the intended bit in the timer load register modified to the timer counter value.





Rev. 6.00 Aug 04, 2006 page 76 of 626 REJ09B0144-0600

Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low lev				
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0

[B: BSET instruction executed]

BSET #0 , @PDR3

The BSET instruction is executed designating por

[C: After executing BSET]

	P37	P36	P3₅	P34	P33	P32	<b>P3</b> 1
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low lev				
PCR3	0	0	1	1	1	1	1
PDR3	0	1	0	0	0	0	0

[D: Explanation of how BSET operates]

When the BSET instruction is executed, first the CPU reads port 3.

Since  $P3_7$  and  $P3_6$  are input pins, the CPU reads the pin states (low-level and high-leve  $P3_5$  to  $P3_0$  are output pins, so the CPU reads the value in PDR3. In this example PDR of H'80, but the value read by the CPU is H'40.

Next, the CPU sets bit 0 of the read data to 1, changing the PDR3 data to H'41. Finall writes this value (H'41) to PDR3, completing execution of BSET.

As a result of this operation, bit 0 in PDR3 becomes 1, and  $P3_0$  outputs a high-level si However, bits 7 and 6 of PDR3 end up with different values.

> Rev. 6.00 Aug 04, 2006 pa REJ0

	P3 <sub>7</sub>	P3 <sub>6</sub>	P3₅	P34	P33	P3 <sub>2</sub>	P3 <sub>1</sub>
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low leve
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0

[B: BSET instruction executed]

BSET	#0	,	@RAM0

The BSET instruction is executed designating the larea (RAM0).

[C: After executing BSET]

MOV.	В	@RAM0	, ROL
MOV.	В	ROL,	@PDR3

The work area (RAM0) value is written to PDR3.

	P37	P36	P3₅	P34	P33	P3 <sub>2</sub>	P31
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low leve
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0

Rev. 6.00 Aug 04, 2006 page 78 of 626 REJ09B0144-0600

[A: Prior to executing BCLR]

	P37	P3 <sub>6</sub>	P3₅	P34	P3₃	P3 <sub>2</sub>	<b>P3</b> 1
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low lev
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0

[B: BCLR instruction executed]

BCLR #0 , @PCR3

The BCLR instruction is executed designating PC

[C: After executing BCLR]

	<b>P3</b> 7	P36	P3₅	P34	P3₃	P32	<b>P3</b> 1
Input/output	Output	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low lev				
PCR3	1	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0

[D: Explanation of how BCLR operates]

When the BCLR instruction is executed, first the CPU reads PCR3. Since PCR3 is a register, the CPU reads a value of H'FF, even though the PCR3 value is actually H'3F.

Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE. Finally, the (H'FE) is written to PCR3 and BCLR instruction execution ends.

As a result of this operation, bit 0 in PCR3 becomes 0, making  $P3_0$  an input port. How and 6 in PCR3 change to 1, so that  $P3_7$  and  $P3_6$  change from input pins to output pins.

> Rev. 6.00 Aug 04, 2006 pa REJ09

	P3 <sub>7</sub>	P3 <sub>6</sub>	P3₅	P34	P33	P3 <sub>2</sub>	P3 <sub>1</sub>
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low leve
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

[B: BCLR instruction executed]

BCLR	#0	,	@RAM0

The BCLR instruction is executed designating the work area (RAM0).

[C: After executing BCLR]

MOV.	В	@RAM0	, ROL
MOV.	В	ROL,	@PCR3

The work area (RAM0) value is written to PCR3.

	P37	P36	P3₅	P34	P33	P3 <sub>2</sub>	P31
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low leve
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

Rev. 6.00 Aug 04, 2006 page 80 of 626 REJ09B0144-0600

	1 DNO	111100
Port data register 4*	PDR4	H'FFD7
Port data register 5*	PDR5	H'FFD8
Port data register 6*	PDR6	H'FFD9
Port data register 7*	PDR7	H'FFDA
Port data register 8*	PDR8	H'FFDB
Port data register A*	PDRA	H'FFDD

Note: \* Port data registers have the same addresses as input pins.


# Table 2.13Registers with Write-Only Bits

Register Name	Abbr.	Address
Port control register 1	PCR1	H'FFE4
Port control register 3	PCR3	H'FFE6
Port control register 4	PCR4	H'FFE7
Port control register 5	PCR5	H'FFE8
Port control register 6	PCR6	H'FFE9
Port control register 7	PCR7	H'FFEA
Port control register 8	PCR8	H'FFEB
Port control register A	PCRA	H'FFED
Timer control register F	TCRF	H'FFB6
PWM control register	PWCR	H'FFD0
PWM data register U	PWDRU	H'FFD1
PWM data register L	PWDRL	H'FFD2

Rev. 6.00 Aug 04, 2006 pa REJ0



• When setting R4L and R6, make sure that the final destination address (R6 + R4L) exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during ex the instruction.



Rev. 6.00 Aug 04, 2006 page 82 of 626 REJ09B0144-0600



Priority	Exception Source	Time of Start of Exception Handling
High	Reset	Exception handling starts as soon as the reset state
1	Interrupt	When an interrupt is requested, exception handling execution of the present instruction or the exception
Low		progress is completed

#### instead in the second in the s

# 3.2 Reset

# 3.2.1 Overview

A reset is the highest-priority exception. The internal state of the CPU and the registe chip peripheral modules are initialized.

# 3.2.2 Reset Sequence

As soon as the  $\overline{\text{RES}}$  pin goes low, all processing is stopped and the chip enters the rese

To make sure the chip is reset properly, observe the following precautions.

- At power on: Hold the RES pin low until the clock pulse generator output stabilized
- Resetting during operation: Hold the RES pin low for at least 10 system clock cycl

Reset exception handling takes place as follows.

- The CPU internal state and the registers of on-chip peripheral modules are initializ I bit of the condition code register (CCR) set to 1.
- The PC is loaded from the reset exception handling vector address (H'0000 to H'00 which the program starts executing from the address indicated in PC.

Rev. 6.00 Aug 04, 2006 pa REJ0






Figure 3.1 Reset Sequence

#### 3.2.3 Interrupt Immediately after Reset

After a reset, if an interrupt were to be accepted before the stack pointer (SP: R7) was i PC and CCR would not be pushed onto the stack correctly, resulting in program runawa prevent this, immediately after reset exception handling all interrupts are masked. For the initial program instruction is always executed immediately after a reset. This instrust should initialize the stack pointer (e.g. MOV.W #xx: 16, SP).

Rev. 6.00 Aug 04, 2006 page 84 of 626 REJ09B0144-0600

The interrupts have the following features:

- Internal and external interrupts can be masked by the I bit in CCR. When the I bit interrupt request flags can be set but the interrupts are not accepted.
- IRQ<sub>4</sub> to IRQ<sub>0</sub> and WKP<sub>7</sub> to WKP<sub>0</sub> can be set to either rising edge sensing or falling sensing.

Rev. 6.00 Aug 04, 2006 pa REJ09



<b>IRQ</b> <sub>4</sub>	IRQ <sub>4</sub>	8	H'0010 to H'0011
$\begin{tabular}{c} \hline \hline WKP_0 \\ \hline WKP_1 \\ \hline WKP_2 \\ \hline WKP_3 \\ \hline WKP_4 \\ \hline WKP_5 \\ \hline WKP_6 \\ \hline WKP_7 \\ \hline \end{tabular}$	WKP <sub>0</sub> WKP <sub>1</sub> WKP <sub>2</sub> WKP <sub>3</sub> WKP <sub>4</sub> WKP <sub>5</sub> WKP <sub>6</sub> WKP <sub>7</sub>	9	H'0012 to H'0013
Timer A	Timer A overflow	11	H'0016 to H'0017
Asynchronous counter	Asynchronous counter overflow	12	H'0018 to H'0019
Timer C	Timer C overflow or underflow	13	H'001A to H'001E
Timer FL	Timer FL compare match Timer FL overflow	14	H'001C to H'001E
Timer FH	Timer FH compare match Timer FH overflow	15	H'001E to H'001F
Timer G	Timer G input capture Timer G overflow	16	H'0020 to H'0021
SCI3-1	SCI3-1 transmit end SCI3-1 transmit data empty SCI3-1 receive data full SCI3-1 overrrun error SCI3-1 framing error SCI3-1 parity error	17	H'0022 to H'0023
SCI3-2	SCI3-2 transmit end SCI3-2 transmit data empty SCI3-2 receive data full SCI3-2 overrun error SCI3-2 framing error SCI3-2 parity error	18	H'0024 to H'0025
A/D	A/D conversion end	19	H'0026 to H'0027
(SLEEP instruction executed)	Direct transfer	20	H'0028 to H'0029
Note: Vector addre	esses H'0002 to H'0007 and H	'0014 to H'0015 ar	e reserved and can

used.

Rev. 6.00 Aug 04, 2006 page 86 of 626 REJ09B0144-0600

Interrupt enable register 2	IENR2	R/W	H'00
Interrupt request register 1	IRR1	R/W*	H'20
Interrupt request register 2	IRR2	R/W*	H'00
Wakeup interrupt request register	IWPR	R/W*	H'00
Wakeup edge select register	WEGR	R/W	H'00

Note: \* Write is enabled only for writing of 0 to clear a flag.

### 1. IRQ Edge Select Register (IEGR)

Bit	7	6	5	4	3	2	1
	_	_	_	IEG4	IEG3	IEG2	IEG1
Initial value	1	1	1	0	0	0	0
Read/Write	_	_	_	R/W	R/W	R/W	R/W

IEGR is an 8-bit read/write register used to designate whether pins  $\overline{IRQ}_4$  to  $\overline{IRQ}_0$  are s edge sensing or falling edge sensing.

# Bits 7 to 5: Reserved bits

Bits 7 to 5 are reserved: they are always read as 1 and cannot be modified.

**Bit 4:** IRQ<sub>4</sub> edge select (IEG4)

Bit 4 selects the input sensing of the  $\overline{IRQ}_4$  pin and  $\overline{ADTRG}$  pin.

Bit 4 IEG4	Description
0	Falling edge of IRQ <sub>4</sub> and ADTRG pin input is detected
1	Rising edge of IRQ <sub>4</sub> and ADTRG pin input is detected

Rev. 6.00 Aug 04, 2006 pa REJ0

**Bit 2:** IRQ<sub>2</sub> edge select (IEG2)

Bit 2 selects the input sensing of pin  $\overline{IRQ}_2$ .

Bit 2 IEG2	Description	
0	Falling edge of $\overline{IRQ}_2$ pin input is detected	(iı
1	Rising edge of $\overline{IRQ}_2$ pin input is detected	

**Bit 1:** IRQ<sub>1</sub> edge select (IEG1)

Bit 3 selects the input sensing of the  $\overline{IRQ}_1$  pin and TMIC pin.

Bit 1 IEG1	Description	
0	Falling edge of $\overline{IRQ}_1$ and TMIC pin input is detected	(iı
1	Rising edge of $\overline{IRQ}_1$ and TMIC pin input is detected	

**Bit 0:** IRQ<sub>0</sub> edge select (IEG0)

Bit 0 selects the input sensing of pin  $\overline{IRQ}_0$ .

Bit 0 IEG0	Description	
0	Falling edge of $\overline{IRQ}_0$ pin input is detected	(iı
1	Rising edge of $\overline{IRQ}_0$ pin input is detected	

Rev. 6.00 Aug 04, 2006 page 88 of 626 REJ09B0144-0600

Bit 7: Timer A interrupt enable (IENTA)

Bit 7 enables or disables timer A overflow interrupt requests.

Bit 7 IENTA	Description
0	Disables timer A interrupt requests
1	Enables timer A interrupt requests

Bit 6: Reserved bit

Bit 6 is a readable/writable reserved bit. It is initialized to 0 by a reset.

**Bit 5:** Wakeup interrupt enable (IENWP)

Bit 5 enables or disables WKP<sub>7</sub> to WKP<sub>0</sub> interrupt requests.

Bit 5 IENWP	Description
0	Disables $\overline{WKP}_7$ to $\overline{WKP}_0$ interrupt requests
1	Enables $\overline{WKP}_7$ to $\overline{WKP}_0$ interrupt requests

**Bits 4 to 0:** IRQ<sub>4</sub> to IRQ<sub>0</sub> interrupt enable (IEN4 to IEN0)

Bits 4 to 0 enable or disable IRQ<sub>4</sub> to IRQ<sub>0</sub> interrupt requests.

Bit n	
IENn	Description
0	Disables interrupt requests from pin IRQn
1	Enables interrupt requests from pin IRQn

Rev. 6.00 Aug 04, 2006 pa REJ0



Bit 7: Direct transfer interrupt enable (IENDT)

Bit 7 enables or disables direct transfer interrupt requests.

Bit 7 IENDT	Description	
0	Disables direct transfer interrupt requests	(i
1	Enables direct transfer interrupt requests	

Bit 6: A/D converter interrupt enable (IENAD)

Bit 6 enables or disables A/D converter interrupt requests.

Bit 6 IENAD	Description	
0	Disables A/D converter interrupt requests	(iı
1	Enables A/D converter interrupt requests	

### Bit 5: Reserved bit

Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Bit 4: Timer G interrupt enable (IENTG)

Bit 4 enables or disables timer G input capture or overflow interrupt requests.

Bit 4 IENTG	Description	
0	Disables timer G interrupt requests	(ii
1	Enables timer G interrupt requests	

Rev. 6.00 Aug 04, 2006 page 90 of 626 REJ09B0144-0600

Renesas

**Bit 2:** Timer FL interrupt enable (IENTFL)

Bit 2 enables or disables timer FL compare match and overflow interrupt requests.

Bit 2	
IENTFL	Description
0	Disables timer FL interrupt requests
1	Enables timer FL interrupt requests

Bit 1: Timer C interrupt enable (IENTC)

Bit 1 enables or disables timer C overflow and underflow interrupt requests.

Bit 1 IENTC	Description
0	Disables timer C interrupt requests
1	Enables timer C interrupt requests

Bit 0: Asynchronous event counter interrupt enable (IENEC)

Bit 0 enables or disables asynchronous event counter interrupt requests.

Bit 0 IENEC	Description
0	Disables asynchronous event counter interrupt requests
1	Enables asynchronous event counter interrupt requests

For details of SCI3-1 and SCI3-2 interrupt control, see section 10.2.6, Serial Control I (SCR3).

Rev. 6.00 Aug 04, 2006 pa REJ0

IRR1 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a tim  $IRQ_4$  to  $IRQ_0$  interrupt is requested. The flags are not cleared automatically when an in accepted. It is necessary to write 0 to clear each flag.

Bit 7: Timer A interrupt request flag (IRRTA)

Bit 7 IRRTA	Description	
0	Clearing condition:	(ii
	When IRRTA = 1, it is cleared by writing 0	
1	Setting condition:	
	When the timer A counter value overflows from H'FF to H'00	

Bit 6: Reserved bit

Bit 6 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Bit 5: Reserved bit

Bit 5 is reserved; it is always read as 1 and cannot be modified.

Rev. 6.00 Aug 04, 2006 page 92 of 626 REJ09B0144-0600

#### 5. Interrupt Request Register 2 (IRR2)

Bit	7	6	5	4	3	2	1
	IRRDT	IRRAD	—	IRRTG	IRRTFH	IRRTFL	IRRTC
Initial value	0	0	0	0	0	0	0
Read/Write	R/W*	R/W*	R/W	R/W*	R/W*	R/W*	R/W $^{*}$

Note: \* Only a write of 0 for flag clearing is possible

IRR2 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a d transfer, A/D converter, Timer G, Timer FH, Timer FC, or Timer C interrupt is reques flags are not cleared automatically when an interrupt is accepted. It is necessary to we each flag.

Bit 7: Direct transfer interrupt request flag (IRRDT)

Bit 7 IRRDT	Description
0	Clearing condition:
	When IRRDT = 1, it is cleared by writing 0
1	Setting condition:
	When a direct transfer is made by executing a SLEEP instruction while E SYSCR2

Rev. 6.00 Aug 04, 2006 pa REJ0



#### Bit 5: Reserved bit

Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Bit 4: Timer G interrupt request flag (IRRTG)

Bit 4		
IRRTG	Description	
0	Clearing condition:	(iı
	When IRRTG = 1, it is cleared by writing 0	
1	Setting condition:	
	When the TMIG pin is designated for TMIG input and the designated signing input, or when TCG overflows while OVIE is set to 1 in TMG	gna

Bit 3: Timer FH interrupt request flag (IRRTFH)

Bit 3	Description	
IRRTFH	Description	
0	Clearing condition:	(i
	When IRRTFH = 1, it is cleared by writing 0	
1	Setting condition:	
	When TCFH and OCRFH match in 8-bit timer mode, or when TCF (TC and OCRF (OCRFL, OCRFH) match in 16-bit timer mode	FL

Rev. 6.00 Aug 04, 2006 page 94 of 626 REJ09B0144-0600

**Bit 1:** Timer C interrupt request flag (IRRTC)

Bit 1 IRRTC	Description
0	Clearing condition:
	When IRRTC= 1, it is cleared by writing 0
1	Setting condition:
_	When the timer C counter value overflows (from H'FF to H'00) or underfl (from H'00 to H'FF)

Bit 0: Asynchronous event counter interrupt request flag (IRREC)

Bit 0 IRREC	Description
0	Clearing condition:
	When IRREC = 1, it is cleared by writing 0
1	Setting condition:
	When ECH overflows in 16-bit counter mode, or ECH or ECL overflows i counter mode

Rev. 6.00 Aug 04, 2006 pa REJ0

Note. • Only a write of 0 for hay cleaning is possible

IWPR is an 8-bit read/write register containing wakeup interrupt request flags. When  $\overline{WKP}_7$  to  $\overline{WKP}_0$  is designated for wakeup input and a rising or falling edge is input at the corresponding flag in IWPR is set to 1. A flag is not cleared automatically when the corresponding interrupt is accepted. Flags must be cleared by writing 0.

Bits 7 to 0: Wakeup interrupt request flags (IWPF7 to IWPF0)

Bit n		
IWPFn	Description	
0	Clearing condition:	(iı
	When IWPFn= 1, it is cleared by writing 0	
1	Setting condition:	
	When pin $\overline{WKP}_n$ is designated for wakeup input and a rising or falling ect that pin	Jge

Rev. 6.00 Aug 04, 2006 page 96 of 626 REJ09B0144-0600



WEGR is initialized to H'00 by a reset.

Bit n: WKPn edge select (WKEGSn)

Bit n selects  $\overline{WKP}$ n pin input sensing.

Bit n WKEGSn	-	
0	WKPn pin falling edge detected	
1	WKPn pin rising edge detected	

#### 3.3.3 External Interrupts

There are 13 external interrupts: IRQ<sub>4</sub> to IRQ<sub>0</sub> and WKP<sub>7</sub> to WKP<sub>0</sub>.

#### 1. Interrupts WKP<sub>7</sub> to WKP<sub>0</sub>

Interrupts WKP<sub>7</sub> to WKP<sub>0</sub> are requested by either rising or falling edge input to pins  $\overline{W}$ WKP<sub>0</sub>. When these pins are designated as pins  $\overline{WKP_7}$  to  $\overline{WKP_0}$  in port mode register rising or falling edge is input, the corresponding bit in IWPR is set to 1, requesting an Recognition of wakeup interrupt requests can be disabled by clearing the IENWP bit to IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR.

When WKP<sub>7</sub> to WKP<sub>0</sub> interrupt exception handling is initiated, the I bit is set to 1 in C number 9 is assigned to interrupts WKP<sub>7</sub> to WKP<sub>0</sub>. All eight interrupt sources have the vector number, so the interrupt-handling routine must discriminate the interrupt sources

> Rev. 6.00 Aug 04, 2006 pa REJ0



to 0 in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR.

When  $IRQ_4$  to  $IRQ_0$  interrupt exception handling is initiated, the I bit is set to 1 in CCR numbers 8 to 4 are assigned to interrupts  $IRQ_4$  to  $IRQ_0$ . The order of priority is from IR to  $IRQ_4$  (low). Table 3.2 gives details.

#### 3.3.4 Internal Interrupts

There are 23 internal interrupts that can be requested by the on-chip peripheral modules peripheral module requests an interrupt, the corresponding bit in IRR1 or IRR2 is set to Recognition of individual interrupt requests can be disabled by clearing the correspond IENR1 or IENR2. All these interrupts can be masked by setting the I bit to 1 in CCR. We internal interrupt handling is initiated, the I bit is set to 1 in CCR. Vector numbers from are assigned to these interrupts. Table 3.2 shows the order of priority of interrupts from peripheral modules.

Rev. 6.00 Aug 04, 2006 page 98 of 626 REJ09B0144-0600






Figure 3.2 Block Diagram of Interrupt Controller

Interrupt operation is described as follows.

- When an interrupt condition is met while the interrupt enable register bit is set to 1 interrupt request signal is sent to the interrupt controller.
- When the interrupt controller receives an interrupt request, it sets the interrupt requ
- From among the interrupts with interrupt request flags set to 1, the interrupt control the interrupt request with the highest priority and holds the others pending. (Refer for a list of interrupt priorities.)
- The interrupt controller checks the I bit of CCR. If the I bit is 0, the selected interrupt is accepted; if the I bit is 1, the interrupt request is held pending.

Rev. 6.00 Aug 04, 2006 pa REJ0



- Notes: 1. When disabling interrupts by clearing bits in an interrupt enable register, or clearing bits in an interrupt request register, always do so while interrupts an (I = 1).
  - 2. If the above clear operations are performed while I = 0, and as a result a conbetween the clear instruction and an interrupt request, exception processing interrupt will be executed after the clear instruction has been executed.

Rev. 6.00 Aug 04, 2006 page 100 of 626 REJ09B0144-0600







Figure 3.3 Flow Up to Interrupt Acceptance

Rev. 6.00 Aug 04, 2006 pag REJ0



#### Figure 3.4 Stack State after Completion of Interrupt Exception Handlin

Figure 3.5 shows a typical interrupt sequence.

Rev. 6.00 Aug 04, 2006 page 102 of 626 REJ09B0144-0600




Figure 3.5 Interrupt Sequence

Rev. 6.00 Aug 04, 2006 pag REJ09

Saving of PC and CCR to stack	4	
Vector fetch	2	
Instruction fetch	4	
Internal processing	4	
Natar * National dia 5 55040V/ in atmostic a		

Note: \* Not including EEPMOV instruction.

Rev. 6.00 Aug 04, 2006 page 104 of 626 REJ09B0144-0600



Setting an odd address in SP may cause a program to crash. An example is shown in




Figure 3.6 Operation when Odd Address is Set in SP

When CCR contents are saved to the stack during interrupt exception handling or rester RTE is executed, this also takes place in word size. Both the upper and lower bytes of are saved to the stack; on return, the even address contents are restored to CCR while address contents are ignored.



interrupt request flag to 0 after switching pin functions. Table 3.5 shows the conditions which interrupt request flags are set to 1 in this way.

Interrupt	nterrupt Request		
Flags Se	t to 1	Conditions	
IRR1	IRRI4	When PMR1 bit IRQ4 is changed from 0 to 1 while pin $\overline{IRQ}_4$ is low and IE = 0.	
		When PMR1 bit IRQ4 is changed from 1 to 0 while pin $\overline{IRQ}_4$ is low and IE = 1.	
	IRRI3	When PMR1 bit IRQ3 is changed from 0 to 1 while pin $\overline{IRQ}_3$ is low and IE = 0.	
		When PMR1 bit IRQ3 is changed from 1 to 0 while pin $\overline{IRQ}_3$ is low and IE = 1.	
	IRRI2	When PMR1 bit IRQ2 is changed from 0 to 1 while pin $\overline{IRQ}_2$ is low and IE = 0.	
		When PMR1 bit IRQ2 is changed from 1 to 0 while pin $\overline{IRQ}_2$ is low and IE = 1.	
	IRRI1	When PMR1 bit IRQ1 is changed from 0 to 1 while pin $\overline{IRQ}_1$ is low and IE = 0.	
		When PMR1 bit IRQ1 is changed from 1 to 0 while pin $\overline{IRQ}_1$ is low and IE = 1.	
	IRRI0	When PMR3 bit IRQ0 is changed from 0 to 1 while pin $\overline{IRQ}_0$ is low and IE = 0.	
		When PMR3 bit IRQ0 is changed from 1 to 0 while pin $\overline{IRQ}_0$ is low and IE = 1.	
IWPR	IWPF7	When PMR5 bit WKP7 is changed from 0 to 1 while pin $\overline{\text{WKP}}_7$ is low.	
	IWPF6	When PMR5 bit WKP6 is changed from 0 to 1 while pin $\overline{\text{WKP}}_6$ is low.	
	IWPF5	When PMR5 bit WKP5 is changed from 0 to 1 while pin $\overline{\text{WKP}}_5$ is low.	
	IWPF4	When PMR5 bit WKP4 is changed from 0 to 1 while pin $\overline{\text{WKP}}_4$ is low.	
	IWPF3	When PMR5 bit WKP3 is changed from 0 to 1 while pin $\overline{\text{WKP}}_3$ is low.	
	IWPF2	When PMR5 bit WKP2 is changed from 0 to 1 while pin $\overline{\text{WKP}}_2$ is low.	
	IWPF1	When PMR5 bit WKP1 is changed from 0 to 1 while pin $\overline{\text{WKP}}_1$ is low.	
	IWPF0	When PMR5 bit WKP0 is changed from 0 to 1 while pin $\overline{WKP}_0$ is low.	
	-		

 Table 3.5
 Conditions Under which Interrupt Request Flag is Set to 1

Rev. 6.00 Aug 04, 2006 page 106 of 626 REJ09B0144-0600

RENESAS

An alternative method is to avoid the setting of interrupt request flags when pin functi switched by keeping the pins at the high level so that the conditions in table 3.5 do not




Figure 3.7 Port Mode Register Setting and Interrupt Request Flag Clearing I

given below. BCLR #1, @IRR1:8 MOV.B R1L, @IRR1:8 (set the value of R1L to B'11111101)

• Example of a malfunction

When flags are cleared with multiple instructions, other flags might be cleared durin execution of the instructions, even though they are currently set, and this will cause malfunction.

Here is an example in which IRRI0 is cleared and disabled in the process of clearing (bit 1 of IRR1).

```
MOV.B @IRR1:8,R1L ..... IRRI0 = 0 at this time
AND.B #B'11111101,R1L ..... Here, IRRI0 = 1
MOV.B R1L,@IRR1:8 ..... IRRI0 is cleared to 0
```

In the above example, it is assumed that an IRQ0 interrupt is generated while the A instruction is executing.

The IRQ0 interrupt is disabled because, although the original objective is clearing I IRRI0 is also cleared.

Rev. 6.00 Aug 04, 2006 page 108 of 626 REJ09B0144-0600



consists of a subclock oscillator circuit and a subclock divider.

#### 4.1.1 Block Diagram

Figure 4.1 shows a block diagram of the clock pulse generators.




Figure 4.1 Block Diagram of Clock Pulse Generators


#### 4.1.2 System Clock and Subclock


The basic clock signals that drive the CPU and on-chip peripheral modules are  $\phi$  and  $\phi$  of the clock signals have names:  $\phi$  is the system clock,  $\phi_{SUB}$  is the subclock,  $\phi_{OSC}$  is the clock, and  $\phi_W$  is the watch clock.

The clock signals available for use by peripheral modules are  $\phi/2$ ,  $\phi/4$ ,  $\phi/8$ ,  $\phi/16$ ,  $\phi/32$ ,  $\phi/128$ ,  $\phi/256$ ,  $\phi/512$ ,  $\phi/1024$ ,  $\phi/2048$ ,  $\phi/4096$ ,  $\phi/8192$ ,  $\phi_W$ ,  $\phi_W/2$ ,  $\phi_W/4$ ,  $\phi_W/8$ ,  $\phi_W/16$ ,  $\phi_W$  and  $\phi_W/128$ . The clock requirements differ from one module to another.

Rev. 6.00 Aug 04, 2006 pag REJ0


Characteristics. Please consult with the resonator manufacturer when selecting a resona






#### 2. Connecting a Ceramic Oscillator

Figure 4.3 shows a typical method of connecting a ceramic oscillator. For information or recommended resonators, see the product AC characteristics listed in section 15, Electric Characteristics. Please consult with the resonator manufacturer when selecting a resonator manufacturer whe





#### 3. Notes on Board Design

When generating clock pulses by connecting a crystal or ceramic oscillator, pay careful to the following points.

Avoid running signal lines close to the oscillator circuit, since the oscillator may be adv affected by induction currents. (See figure 4.4.)

```
Rev. 6.00 Aug 04, 2006 page 110 of 626
REJ09B0144-0600
```




Figure 4.4 Board Design of Oscillator Circuit

#### 4. External Clock Input Method

Connect an external clock signal to pin  $OSC_1$ , and leave pin  $OSC_2$  open. Figure 4.5 st typical connection.





Figure 4.5 External Clock Input (Example)

Frequency	Oscillator Clock ( <sub>\$\phi_0sc</sub> )
Duty cycle	45% to 55%

Note: The circuit parameters above are recommended by the crystal or ceramic oscil manufacturer.

The circuit parameters are affected by the crystal or ceramic oscillator and flo capacitance when designing the board. When using the oscillator, consult wit or ceramic oscillator manufacturer to determine the circuit parameters.





#### Figure 4.6 Typical Connection to 32.768 kHz/38.4 kHz Crystal Oscillator (Su

Figure 4.7 shows the equivalent circuit of the 32.768 kHz/38.4 kHz crystal oscillator.




Figure 4.7 Equivalent Circuit of 32.768 kHz/38.4 kHz Crystal Oscillato






Figure 4.8 Pin Connection when not Using Subclock

#### 3. External Clock Input

## • H8/3827R Group and H8/3827S Group

Connect the external clock to the  $X_1$  pin and leave the  $X_2$  pin open, as shown in fig




Figure 4.9 (a) Pin Connection when Inputting External Clock

Frequency	Subclock (øw)
Duty	45% to 55%

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 4.9 (b) Pin Connection when Inputting External Clock (H8/38327 Group and H8/38427 Group)

Frequency	Subclock ( <b>þ</b> w)
Duty	45% to 55%

Rev. 6.00 Aug 04, 2006 page 114 of 626 REJ09B0144-0600

#### 1. Prescaler S (PSS)

Prescaler S is a 13-bit counter using the system clock ( $\phi$ ) as its input clock. It is increper clock period.

Prescaler S is initialized to H'0000 by a reset, and starts counting on exit from the rese

In standby mode, watch mode, subactive mode, and subsleep mode, the system clock generator stops. Prescaler S also stops and is initialized to H'0000.

The CPU cannot read or write prescaler S.

The output from prescaler S is shared by timer A, timer C, timer F, timer G, SCI3-1, S A/D converter, the LCD controller, the watchdog timer, and the 14-bit PWM. The div can be set separately for each on-chip peripheral function.

In active (medium-speed) mode the clock input to prescaler S is  $\phi$ osc/16,  $\phi$ osc/32,  $\phi$ os  $\phi$ osc/128.

#### 2. Prescaler W (PSW)

Prescaler W is a 5-bit counter using a 32.768 kHz/38.4 kHz signal divided by 4 ( $\phi_W/4$ ) clock.

Prescaler W is initialized to H'00 by a reset, and starts counting on exit from the reset

Even in standby mode, watch mode, subactive mode, or subsleep mode, prescaler W of functioning so long as clock signals are supplied to pins X1 and X2.

Prescaler W can be reset by setting 1s in bits TMA3 and TMA2 of timer mode registe

Output from prescaler W can be used to drive timer A, in which case timer A function base for timekeeping.






Figure 4.10 Example of Crystal and Ceramic Oscillator Element Arranger

Figure 4.11 (1) shows an example measuring circuit with the negative resistance sugge oscillator manufacturer. Note that if the negative resistance of the circuit is less than the by the oscillator manufacturer, it may be difficult to start the main oscillator.

If it is determined that oscillation is not occurring because the negative resistance is low level suggested by the oscillator manufacturer, the circuit may be modified as shown in (2) through (4). Which of the modification suggestions to use and the capacitor capacit be decided based upon an evaluation of factors such as the negative resistance and the f deviation.

Rev. 6.00 Aug 04, 2006 page 116 of 626 REJ09B0144-0600




Figure 4.11 Negative Resistance Measurement and Circuit Modification Sug

#### 4.5.1 Definition of Oscillation Stabilization Wait Time

Figure 4.12 shows the oscillation waveform (OSC<sub>2</sub>), system clock ( $\phi$ ), and microcomp operating mode when a transition is made from standby mode, watch mode, or subact active (high-speed/medium-speed) mode, with an oscillator element connected to the oscillator.

As shown in figure 4.12, as the system clock oscillator is halted in standby mode, wate and subactive mode, when a transition is made to active (high-speed/medium-speed) r sum of the following two times (oscillation stabilization time and wait time) is require



waveform frequency and system clock have stabilized.

The wait time setting is selected with standby timer select bits 2 to 0 (STS2 to STS0) (b system control register 1 (SYSCR1)).




Figure 4.12 Oscillation Stabilization Wait Time

When standby mode, watch mode, or subactive mode is cleared by an interrupt or reset transition is made to active (high-speed/medium-speed) mode, the oscillation waveform change at the point at which the interrupt is accepted. Therefore, when an oscillator electron connected in standby mode, watch mode, or subactive mode, since the system clock oscillated, the time from the point at which this oscillation waveform starts to change until amplitude of the oscillation waveform increases and the oscillation frequency stabilizes the oscillation stabilization time—is required.

Rev. 6.00 Aug 04, 2006 page 118 of 626 REJ09B0144-0600

functions is the sum of the above described oscillation stabilization time and wait time time is called the oscillation stabilization wait time, and is expressed by equation (1) b

Oscillation stabilization wait time = oscillation stabilization time + wait time =  $t_{rc}$  + (8 to 131,072 states) .....

Therefore, when a transition is made from standby mode, watch mode, or subactive m active (high-speed/medium-speed) mode, with an oscillator element connected to the oscillator, careful evaluation must be carried out on the installation circuit before deci oscillation stabilization wait time. In particular, since the oscillation stabilization time by installation circuit constants, stray capacitance, and so forth, suitable constants sho determined in consultation with the oscillator element manufacturer.

## 4.5.2 Notes on Use of Crystal Oscillator Element (Excluding Ceramic Oscilla Element)

When a microcomputer operates, the internal power supply potential fluctuates slightl synchronization with the system clock. Depending on the individual crystal oscillator characteristics, the oscillation waveform amplitude may not be sufficiently large imme the oscillation stabilization wait time, making the oscillation waveform susceptible to fluctuations in the power supply potential. In this state, the oscillation waveform may disrupted, leading to an unstable system clock and erroneous operation of the microco

If erroneous operation occurs, change the setting of standby timer select bits 2 to 0 (S' STS0) (bits 6 to 4 in system control register 1 (SYSCR1)) to give a longer wait time.

For example, if erroneous operation occurs with a wait time setting of 16 states, check operation with a wait time setting of 8,192 states or more.

If the same kind of erroneous operation occurs after a reset as after a state transition, h pin low for a longer period.



Rev. 6.00 Aug 04, 2006 page 120 of 626 REJ09B0144-0600



Operating Mode	Description
Active (high-speed) mode	The CPU and all on-chip peripheral functions are the system clock in high-speed operation
Active (medium-speed) mode	The CPU and all on-chip peripheral functions are the system clock in low-speed operation
Subactive mode	The CPU is operable on the subclock in low-speed
Sleep (high-speed) mode	The CPU halts. On-chip peripheral functions are c the system clock
Sleep (medium-speed) mode	The CPU halts. On-chip peripheral functions oper frequency of 1/64, 1/32, 1/16, or 1/8 of the system frequency
Subsleep mode	The CPU halts. The time-base function of timer A, timer G, timer F,WDT, SCI3-1, SCI3-2, AEC, and controller/driver are operable on the subclock
Watch mode	The CPU halts. The time-base function of timer A, timer G, AEC, and LCD controller/driver are opera subclock
Standby mode	The CPU and all on-chip peripheral functions halt
Module standby mode	Individual on-chip peripheral functions specified by enter standby mode and halt

#### Table 5.1Operating Modes

Of these nine operating modes, all but the active (high-speed) mode are power-down in this section the two active modes (high-speed and medium speed) will be referred to c as active mode.

Figure 5.1 shows the transitions among these operation modes. Table 5.2 indicates th states in each mode.






Figure 5.1 Mode Transition Diagram

Rev. 6.00 Aug 04, 2006 page 122 of 626 REJ09B0144-0600

	I/O ports							
External	IRQ₀	Functions	Functions	Functions	Functions	Functions	Functions	Function
interrupts	IRQ <sub>1</sub>	-				Retained*6	_	
	IRQ <sub>2</sub>	-						
	IRQ <sub>3</sub>							
	IRQ <sub>4</sub>	-						
	WKP <sub>0</sub>	Functions	Functions	Functions	Functions	Functions	Functions	Function
	WKP <sub>1</sub>	_						
	WKP <sub>2</sub>	-						
	WKP <sub>3</sub>	-						
	WKP <sub>4</sub>	-						
	WKP <sub>5</sub>	-						
	WKP <sub>6</sub>	-						
	WKP7							
Peripheral	Timer A	Functions	Functions	Functions	Functions	Functions <sup>*5</sup>	Functions <sup>*5</sup>	Function
functions	Asynchronous counter	-				Functions*8	Functions	Function
	Timer C	-				Retained	Functions/ Retained <sup>*2</sup>	Function Retained
	WDT						Functions/ Retained <sup>*7</sup>	Retained
	Timer G, Timer F	-				Functions/ Retained <sup>*9</sup>	Functions/ Retained <sup>*2</sup>	Function Retained
	SCI3-1	-				Reset	Functions/	Function
	SCI3-2	-					Retained*3	Retained
	PWM	-				Retained	Retained	Retained
	A/D converter	-				Retained	Retained	Retained
	LCD	-				Functions/ Retained <sup>*4</sup>	Functions/ Retained <sup>*4</sup>	Function Retained

Notes: 1. Register contents are retained, but output is high-impedance state.

2. Functions if an external clock or the  $\phi_W/4$  internal clock is selected; otherwise halted and retained

3. Functions if  $\phi_W/2$  is selected as the internal clock; otherwise halted and retained.

- 4. Functions if  $\phi_W$ ,  $\phi_W/2$  or  $\phi_W/4$  is selected as the operating clock; otherwise halted and retained.
- 5. Functions if the timekeeping time-base function is selected.
- 6. External interrupt requests are ignored. Interrupt request register contents are not altered.
- 7. Functions if  $\phi_W/32$  is selected as the internal clock; otherwise halted and retained.
- 8. Incrementing is possible, but interrupt generation is not.

9. Functions if the  $\phi_W/4$  internal clock is selected; otherwise halted and retained.



#### 1. System Control Register 1 (SYSCR1)

Bit	7	6	5	4	3	2	1
	SSBY	STS2	STS1	STS0	LSON	_	MA1
Initial value	0	0	0	0	0	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	—	R/W

SYSCR1 is an 8-bit read/write register for control of the power-down modes.

Upon reset, SYSCR1 is initialized to H'07.

**Bit 7:** Software standby (SSBY)

This bit designates transition to standby mode or watch mode.

Bit 7 SSBY	Description
0	<ul> <li>When a SLEEP instruction is executed in active mode, (in a transition is made to sleep mode</li> <li>When a SLEEP instruction is executed in subactive mode, a transition subsleep mode</li> </ul>
1	<ul> <li>When a SLEEP instruction is executed in active mode, a transition is r standby mode or watch mode</li> <li>When a SLEEP instruction is executed in subactive mode, a transition watch mode</li> </ul>

Rev. 6.00 Aug 04, 2006 page 124 of 626 REJ09B0144-0600

0	0	0	Wait time = 8,192 states	(
0	0	1	Wait time = 16,384 states	
0	1	0	Wait time = 32,768 states	
0	1	1	Wait time = 65,536 states	
1	0	0	Wait time = 131,072 states	
1	0	1	Wait time = 2 states	(External
1	1	0	Wait time = 8 states	
1	1	1	Wait time = 16 states	

Note: In the case that external clock is input, set up the "Standby timer select" selecti External clock mode before Mode Transition. Also, do not set up to external clock the case that it does not use external clock.

Bit 3: Low speed on flag (LSON)

This bit chooses the system clock ( $\phi$ ) or subclock ( $\phi_{SUB}$ ) as the CPU operating clock will mode is cleared. The resulting operation mode depends on the combination of other candinterrupt input.

Bit 3 LSON	Description
0	The CPU operates on the system clock ( $\phi$ )
1	The CPU operates on the subclock ( $\phi_{SUB}$ )

Bits 2: Reserved bits

Bit 2 is reserved: it is always read as 1 and cannot be modified.



0	1	φ <sub>OSC</sub> /32	
1	0	φ <sub>OSC</sub> /64	
1	1	φ <sub>OSC</sub> /128	(iı

#### 2. System Control Register 2 (SYSCR2)

Bit	7	6	5	4	3	2	1
		_	_	NESEL	DTON	MSON	SA1
Initial value	1	1	1	1	0	0	0
Read/Write	_			R/W	R/W	R/W	R/W

SYSCR2 is an 8-bit read/write register for power-down mode control.

Bits 7 to 5: Reserved bits

These bits are reserved; they are always read as 1, and cannot be modified.

Bit 4: Noise elimination sampling frequency select (NESEL)

This bit selects the frequency at which the watch clock signal  $(\phi_W)$  generated by the sub pulse generator is sampled, in relation to the oscillator clock  $(\phi_{OSC})$  generated by the sy pulse generator. When  $\phi_{OSC} = 2$  to 16 MHz, clear NESEL to 0.

Bit 4 NESEL	Description	
0	Sampling rate is $\phi_{OSC}/16$	
1	Sampling rate is $\phi_{OSC}/4$	(iı

Rev. 6.00 Aug 04, 2006 page 126 of 626 REJ09B0144-0600

0	When a SLEEP instruction is executed in active mode, a transition is made to standby mode, watch mode, or sleep mode
	<ul> <li>When a SLEEP instruction is executed in subactive mode, a transitio watch mode or subsleep mode</li> </ul>
1	<ul> <li>When a SLEEP instruction is executed in active (high-speed) mode, transition is made to active (medium-speed) mode if SSBY = 0, MSC LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON =</li> </ul>
	<ul> <li>When a SLEEP instruction is executed in active (medium-speed) mo transition is made to active (high-speed) mode if SSBY = 0, MSON = LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON =</li> </ul>
	<ul> <li>When a SLEEP instruction is executed in subactive mode, a direct transaction and the subactive (high-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0</li> <li>= 0, or to active (medium-speed) mode if SSBY = 1, TMA3 = 1, LSO</li> <li>MSON = 1</li> </ul>

Bit 2: Medium speed on flag (MSON)

After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or a (medium-speed) mode.

Bit 2	
MSON	Description
0	Operation in active (high-speed) mode
1	Operation in active (medium-speed) mode

Rev. 6.00 Aug 04, 2006 pag REJ0

1	*	φ <sub>w</sub> /2

### 5.2 Sleep Mode

#### 5.2.1 Transition to Sleep Mode

#### 1. Transition to Sleep (High-Speed) Mode

The system goes from active mode to sleep (high-speed) mode when a SLEEP instructi executed while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON and I in SYSCR2 are cleared to 0. In sleep mode CPU operation is halted but the on-chip per functions. CPU register contents are retained.

#### 2. Transition to Sleep (Medium-Speed) Mode

The system goes from active mode to sleep (medium-speed) mode when a SLEEP instr executed while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in is set to 1, and the DTON bit in SYSCR2 is cleared to 0. In sleep (medium-speed) mode sleep (high-speed) mode, CPU operation is halted but the on-chip peripheral functions a operational. The clock frequency in sleep (medium-speed) mode is determined by the M MA0 bits in SYSCR1. CPU register contents are retained.

Furthermore, it sometimes acts with half state early timing at the time of transition to sl (medium-speed) mode.

Rev. 6.00 Aug 04, 2006 page 128 of 626 REJ09B0144-0600

(medium-speed) mode to active (medium-speed) mode. Sleep mode is not cleared the condition code register (CCR) is set to 1 or the particular interrupt is disabled i interrupt enable register.

Interrupt signal and system clock are mutually asynchronous. Synchronization err maximum is  $2/\phi$  (s).

• Clearing by **RES** input

When the  $\overline{\text{RES}}$  pin goes low, the CPU goes into the reset state and sleep mode is c

#### 5.2.3 Clock Frequency in Sleep (Medium-Speed) Mode

Operation in sleep (medium-speed) mode is clocked at the frequency designated by th MA0 bits in SYSCR1.

## 5.3 Standby Mode

#### 5.3.1 Transition to Standby Mode

The system goes from active mode to standby mode when a SLEEP instruction is exec the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and bit TMA is cleared to 0. In standby mode the clock pulse generator stops, so the CPU and peripheral modules stop functioning, but as long as the rated voltage is supplied, the c CPU registers, on-chip RAM, and some on-chip peripheral module registers are retain RAM contents will be further retained down to a minimum RAM data retention voltage ports go to the high-impedance state.



entire chip, standby mode is cleared, and interrupt exception handling starts. Opera resumes in active (high-speed) mode if MSON = 0 in SYSCR2, or active (medium-mode if MSON = 1. Standby mode is not cleared if the I bit of CCR is set to 1 or the interrupt is disabled in the interrupt enable register.

• Clearing by RES input

When the  $\overline{\text{RES}}$  pin goes low, the system clock pulse generator starts. After the pulse output has stabilized, if the  $\overline{\text{RES}}$  pin is driven high, the CPU starts reset exception here system clock signals are supplied to the entire chip as soon as the system clock generator starts functioning, the  $\overline{\text{RES}}$  pin should be kept at the low level until the pulse generator output stabilizes.

Rev. 6.00 Aug 04, 2006 page 130 of 626 REJ09B0144-0600



STS2	STS1	STS0	Waiting Time	2 MHz
0	0	0	8,192 states	4.1
0	0	1	16,384 states	8.2
0	1	0	32,768 states	16.4
0	1	1	65,536 states	32.8
1	0	0	131,072 states	65.5
1	0	1	2 states (Use prohibited)	0.001
1	1	0	8 states	0.004
1	1	1	16 states	0.008

 Table 5.4
 Clock Frequency and Settling Time (Times are in ms)

• When an external clock is used

STS2 = 1, STS1 = 0, and STS0 = 1 should be set. Other values possible use, but C sometimes will start operation before waiting time completion.

#### 5.3.4 Standby Mode Transition and Pin States

When a SLEEP instruction is executed in active (high-speed) mode or active (medium mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, and bit TM cleared to 0 in TMA, a transition is made to standby mode. At the same time, pins go impedance state (except pins for which the pull-up MOS is designated as on). Figure the timing in this case.



## Figure 5.2 Standby Mode Transition and Pin States

## 5.3.5 Notes on External Input Signal Changes before/after Standby Mode

- When external input signal changes before/after standby mode or watch mode When an external input signal such as IRQ or WKP is input, both the high- and low widths of the signal must be at least two cycles of system clock \$\ophi\$ or subclock \$\ophi\_{SUF}\$ to together in this section as the internal clock). As the internal clock stops in stand and watch mode, the width of external input signals requires careful attention when is made via these operating modes. Ensure that external input signals conform to the
- stated in 3, Recommended timing of external input signals, below
- 2. When external input signals cannot be captured because internal clock stops The case of falling edge capture is illustrated in figure 5.3

As shown in the case marked "Capture not possible," when an external input signal immediately after a transition to active (high-speed or medium-speed) mode or suba mode, after oscillation is started by an interrupt via a different signal, the external in cannot be captured if the high-level width at that point is less than 2  $t_{cyc}$  or 2  $t_{subcyc}$ .

3. Recommended timing of external input signals

To ensure dependable capture of an external input signal, high- and low-level signal at least 2  $t_{cyc}$  or 2  $t_{subcyc}$  are necessary before a transition is made to standby mode or mode, as shown in "Capture possible: case 1."

External input signal capture is also possible with the timing shown in "Capture poss2" and "Capture possible: case 3," in which a 2  $t_{cyc}$  or 2  $t_{subcyc}$  level width is secured.

Rev. 6.00 Aug 04, 2006 page 132 of 626 REJ09B0144-0600

Renesas




Figure 5.3 External Input Signal Capture when Signal Changes before/s Standby Mode or Watch Mode

4. Input pins to which these notes apply:  $\overline{IRQ}_4$  to  $\overline{IRQ}_0$ ,  $\overline{WKP}_7$  to  $\overline{WKP}_0$ ,  $\overline{ADTRG}$ , TMIC, TMIF, TMIG

> Rev. 6.00 Aug 04, 2006 pag REJ0

timer G, AEC and the LCD controller/driver (for which operation or halting can be set) As long as a minimum required voltage is applied, the contents of CPU registers, the or RAM and some registers of the on-chip peripheral modules, are retained. I/O ports kee states as before the transition.

#### 5.4.2 Clearing Watch Mode

Watch mode is cleared by an interrupt (timer A, timer F, timer G,  $IRQ_0$ , or  $WKP_7$  to W input at the  $\overline{RES}$  pin.

• Clearing by interrupt

When watch mode is cleared by interrupt, the mode to which a transition is made do the settings of LSON in SYSCR1 and MSON in SYSCR2. If both LSON and MSO cleared to 0, transition is to active (high-speed) mode; if LSON = 0 and MSON = 1, is to active (medium-speed) mode; if LSON = 1, transition is to subactive mode. We transition is to active mode, after the time set in SYSCR1 bits STS2 to STS0 has ela stable clock signal is supplied to the entire chip, watch mode is cleared, and interrup handling starts. Watch mode is not cleared if the I bit of CCR is set to 1 or the part interrupt is disabled in the interrupt enable register.

• Clearing by  $\overline{\text{RES}}$  input

Clearing by  $\overline{\text{RES}}$  pin is the same as for standby mode; see 2. Clearing by  $\overline{\text{RES}}$  pin in 5.3.2, Clearing Standby Mode.

#### 5.4.3 Oscillator Settling Time after Watch Mode is Cleared

The waiting time is the same as for standby mode; see section 5.3.3, Oscillator Settling Standby Mode is Cleared.

Rev. 6.00 Aug 04, 2006 page 134 of 626 REJ09B0144-0600

Renesas

The system goes from subactive mode to subsleep mode when a SLEEP instruction is while the SSBY bit in SYSCR1 is cleared to 0, LSON bit in SYSCR1 is set to 1, and 7 TMA is set to 1. In subsleep mode, operation of on-chip peripheral modules other that converter WDT and PWM is halted. As long as a minimum required voltage is applie contents of CPU registers, the on-chip RAM and some registers of the on-chip peripheral are retained. I/O ports keep the same states as before the transition.

#### 5.5.2 Clearing Subsleep Mode

Subsleep mode is cleared by an interrupt (timer A, timer C, timer F, timer G, asynchrocounter, SCI3-2, SCI3-1, IRQ<sub>4</sub> to IRQ<sub>0</sub>, WKP<sub>7</sub> to WKP<sub>0</sub>) or by a low input at the  $\overline{\text{RES}}$ 

• Clearing by interrupt

When an interrupt is requested, subsleep mode is cleared and interrupt exception h starts. Subsleep mode is not cleared if the I bit of CCR is set to 1 or the particular disabled in the interrupt enable register.

Interrupt signal and system clock are mutually asynchronous. Synchronization err maximum is  $2/\phi_{SUB}$  (s).

• Clearing by  $\overline{\text{RES}}$  input

Clearing by  $\overline{\text{RES}}$  pin is the same as for standby mode; see 2. Clearing by  $\overline{\text{RES}}$  pin 5.3.2, Clearing Standby Mode.

Rev. 6.00 Aug 04, 2006 pag REJ0

does not take place if the I bit of CCR is set to 1 or the particular interrupt is disabled ir interrupt enable register.

#### 5.6.2 Clearing Subactive Mode

Subactive mode is cleared by a SLEEP instruction or by a low input at the RES pin.

• Clearing by SLEEP instruction

If a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1 and T TMA is set to 1, subactive mode is cleared and watch mode is entered. If a SLEEP is executed while SSBY = 0 and LSON = 1 in SYSCR1 and TMA3 = 1 in TMA, su mode is entered. Direct transfer to active mode is also possible; see section 5.8, Dir Transfer, below.

• Clearing by RES pin

Clearing by  $\overline{\text{RES}}$  pin is the same as for standby mode; see 2. Clearing by  $\overline{\text{RES}}$  pin in 5.3.2.

#### 5.6.3 Operating Frequency in Subactive Mode

The operating frequency in subactive mode is set in bits SA1 and SA0 in SYSCR2. The are  $\phi_W/2$ ,  $\phi_W/4$ , and  $\phi_W/8$ .

Rev. 6.00 Aug 04, 2006 page 136 of 626 REJ09B0144-0600

transition to active (medium-speed) mode does not take place if the I bit of CCR is set particular interrupt is disabled in the interrupt enable register.

Furthermore, it sometimes acts with half state early timing at the time of transition to (medium-speed) mode.

#### 5.7.2 Clearing Active (Medium-Speed) Mode

Active (medium-speed) mode is cleared by a SLEEP instruction.

• Clearing by SLEEP instruction

A transition to standby mode takes place if the SLEEP instruction is executed whi bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and the TMA3 is cleared to 0. The system goes to watch mode if the SSBY bit in SYSCR1 is set to TMA3 in TMA is set to 1 when a SLEEP instruction is executed.

When both SSBY and LSON are cleared to 0 in SYSCR1 and a SLEEP instruction sleep mode is entered. Direct transfer to active (high-speed) mode or to subactive possible. See section 5.8, Direct Transfer, below for details.

• Clearing by  $\overline{\text{RES}}$  pin

When the  $\overline{\text{RES}}$  pin is driven low, a transition is made to the reset state and active (speed) mode is cleared.

#### 5.7.3 Operating Frequency in Active (Medium-Speed) Mode

Operation in active (medium-speed) mode is clocked at the frequency designated by the MA0 bits in SYSCR1.

exception handling starts.

If the direct transfer interrupt is disabled in interrupt enable register 2, a transition is matter to sleep mode or watch mode. Note that if a direct transition is attempted while the I be set to 1, sleep mode or watch mode will be entered, and it will be impossible to clear the mode by means of an interrupt.

- Direct transfer from active (high-speed) mode to active (medium-speed) mode
   When a SLEEP instruction is executed in active (high-speed) mode while the SSBY LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and the bit in SYSCR2 is set to 1, a transition is made to active (medium-speed) mode via set to 1, a transition is made to active (medium-speed) mode via set to 1.
- Direct transfer from active (medium-speed) mode to active (high-speed) mode When a SLEEP instruction is executed in active (medium-speed) mode while the SS LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is cleared to 0, a DTON bit in SYSCR2 is set to 1, a transition is made to active (high-speed) mode v mode.
- Direct transfer from active (high-speed) mode to subactive mode When a SLEEP instruction is executed in active (high-speed) mode while the SSBY LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the TI TMA is set to 1, a transition is made to subactive mode via watch mode.
- Direct transfer from subactive mode to active (high-speed) mode
   When a SLEEP instruction is executed in subactive mode while the SSBY bit in SY set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is clear the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transit directly to active (high-speed) mode via watch mode after the waiting time set in SY STS2 to STS0 has elapsed.

Rev. 6.00 Aug 04, 2006 page 138 of 626 REJ09B0144-0600

directly to active (medium-speed) mode via watch mode after the waiting time set bits STS2 to STS0 has elapsed.

#### 5.8.2 Direct Transition Times

# 1. Time for Direct Transition from Active (High-Speed) Mode to Active (Medium-Speed) Mode

A direct transition from active (high-speed) mode to active (medium-speed) mode is p executing a SLEEP instruction in active (high-speed) mode while bits SSBY and LSC cleared to 0 in SYSCR1, and bits MSON and DTON are both set to 1 in SYSCR2. The execution of the SLEEP instruction to the end of interrupt exception handling (the direct time) is given by equation (1) below.

```
Direct transition time = { (Number of SLEEP instruction execution states) + (number
processing states) } × (tcyc before transition) + (number of in
exception handling execution states) × (tcyc after transition)
```

.....

Example: Direct transition time =  $(2 + 1) \times 2$ tosc +  $14 \times 16$ tosc = 230tosc (when  $\phi/8$  as the CPU operating clock)

Notation:

tosc: OSC clock cycle time

tcyc: System clock ( $\phi$ ) cycle time

Rev. 6.00 Aug 04, 2006 pag REJ0

Direct transition time =	{ (Number of SLEEP instruction execution states) + (number
	processing states) $\} \times (tcyc before transition) + (number of int$
	exception handling execution states) $\times$ (tcyc after transition)

Example: Direct transition time =  $(2 + 1) \times 16$ tosc +  $14 \times 2$ tosc = 76tosc (when  $\phi/8$  is the CPU operating clock)

Notation: tosc: OSC clock cycle time tcyc: System clock ( $\phi$ ) cycle time

#### 3. Time for Direct Transition from Subactive Mode to Active (High-Speed) Mode

A direct transition from subactive mode to active (high-speed) mode is performed by ex SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared SYSCR1, bit MSON is cleared to 0 and bit DTON is set to 1 in SYSCR2, and bit TMA in TMA. The time from execution of the SLEEP instruction to the end of interrupt exc handling (the direct transition time) is given by equation (3) below.

Direct transition time =	{ (Number of SLEEP instruction execution states) + (number
	processing states) } × (tsubcyc before transition) + { (wait tim
	STS2 to STS0) + (number of interrupt exception handling exe
	states) $\} \times (tcyc after transition)$

Example: Direct transition time =  $(2 + 1) \times 8$ tw +  $(8192 + 14) \times 2$ tosc = 24tw + 16412 $\phi$ w/8 is selected as the CPU operating clock, and wait time = 8192 states)

Notation:

tosc:	OSC clock cycle time
tw:	Watch clock cycle time
tcyc:	System clock ( $\phi$ ) cycle time
tsubcyc:	Subclock ( $\phi_{SUB}$ ) cycle time

Rev. 6.00 Aug 04, 2006 page 140 of 626 REJ09B0144-0600

processing states) } × (tsubcyc before transition) + { (wait tim STS2 to STS0) + (number of interrupt exception handling exstates) } × (tcyc after transition)

Example: Direct transition time =  $(2 + 1) \times 8$ tw +  $(8192 + 14) \times 16$ tosc = 24tw + 131(when  $\phi$ w/8 or  $\phi$ 8 is selected as the CPU operating clock, and wait time = 8

Notation:

tosc:	OSC clock cycle time
tw:	Watch clock cycle time
tcyc:	System clock ( $\phi$ ) cycle time
tsubcyc:	Subclock ( $\phi_{SUB}$ ) cycle time

#### 5.8.3 Notes on External Input Signal Changes before/after Direct Transition

- Direct transition from active (high-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes of Input Signal Changes before/after Standby Mode.
- Direct transition from active (medium-speed) mode to subactive mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes of Input Signal Changes before/after Standby Mode.
- Direct transition from subactive mode to active (high-speed) mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes o Input Signal Changes before/after Standby Mode.
- Direct transition from subactive mode to active (medium-speed) mode Since the mode transition is performed via watch mode, see section 5.3.5, Notes or Input Signal Changes before/after Standby Mode.



incut to stando j mout.

Module standby mode is set for a particular module by setting the corresponding bit to stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.)

#### 5.9.2 Clearing Module Standby Mode

Module standby mode is cleared for a particular module by setting the corresponding b clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.)

Following a reset, clock stop register 1 (CKSTPR1) and clock stop register 2 (CKSTPR initialized to H'FF.

Rev. 6.00 Aug 04, 2006 page 142 of 626 REJ09B0144-0600



		0	Timer F is set to module standby mode
	TGCKSTP	1	Timer G module standby mode is cleared
		0	Timer G is set to module standby mode
	ADCKSTP	1	A/D converter module standby mode is c
		0	A/D converter is set to module standby n
	S32CKSTP	1	SCI3-2 module standby mode is cleared
		0	SCI3-2 is set to module standby mode
	S31CKSTP	1	SCI3-1 module standby mode is cleared
		0	SCI3-1 is set to module standby mode
CKSTPR2	LDCKSTP	1	LCD module standby mode is cleared
		0	LCD is set to module standby mode
	PWCKSTP	1	PWM module standby mode is cleared
		0	PWM is set to module standby mode
	WDCKSTP	1	Watchdog timer module standby mode is
		0	Watchdog timer is set to module standby
	AECKSTP	1	Asynchronous event counter module star is cleared
		0	Asynchronous event counter is set to mo mode

Note: For details of module operation, see the sections on the individual modules.

Rev. 6.00 Aug 04, 2006 pag REJ0

standby mode. The surest way to do this is to specify the module standby mode setting interrupts are prohibited (interrupts prohibited using the interrupt enable register or intermasked using bit CCR-I).

Rev. 6.00 Aug 04, 2006 page 144 of 626 REJ09B0144-0600




H8/3820K, H8/3820S, H8/3820S, H8/38320, and H8/38420 have 48 Kbytes, and the H8/3827K, H H8/38327, and H8/38427 have 60 Kbytes. The ROM is connected to the CPU by a 16 bus, allowing high-speed two-state access for both byte data and word data. The H8/3 ZTAT<sup>TM</sup> version with 60-Kbyte PROM.


The H8/3827S Group does not have a ZTAT<sup>™</sup> version. The H8/3827R ZTAT<sup>™</sup> versused.

The F-ZTAT<sup>TM</sup> versions of the H8/38327 and H8/38427 are equipped with 60 Kbytes memory. The F-ZTAT<sup>TM</sup> versions of the H8/38324 and H8/38424 are equipped with 3 flash memory.

#### 6.1.1 Block Diagram

Figure 6.1 shows a block diagram of the on-chip ROM.







Pin Name	Setting	
TEST	High level	
PB <sub>4</sub> /AN <sub>4</sub>	Low level	
PB <sub>5</sub> /AN <sub>5</sub>		
PB <sub>6</sub> /AN <sub>6</sub>	High level	

#### Table 6.1Setting to PROM Mode

#### 6.2.2 Socket Adapter Pin Arrangement and Memory Map

A standard PROM programmer can be used to program the PROM. A socket adapter is for conversion to 32 pins, as listed in table 6.2.

Figure 6.2 shows the pin-to-pin wiring of the socket adapter. Figure 6.3 shows a memory

#### Table 6.2Socket Adapter

Package	Socket Adapters (Manufacturer)
80-pin (FP-80B)	ME3867ESFS1H (MINATO) H7386BQ080D3201 (DATA-I/O)
80-pin (FP-80A)	ME3867ESHS1H (MINATO) H7386AQ080D3201 (DATA-I/O)
80-pin (TFP-80C)	ME3867ESNS1H (MINATO) H7386CT080D3201 (DATA-I/O)

Rev. 6.00 Aug 04, 2006 page 146 of 626 REJ09B0144-0600

	51	53	P66		EO6	20
	52	54	P67		EO7	21
	68	70	P87		EA0	12
	67	69	P86		EA1	11
	66	68	P8₅		EA2	10
	65	67	P84		EA3	ç
	64	66	P83		EA4	8
	63	65	P82		EA5	7
	62	64	P81		EA6	6
	61	63	P80		EA7	5
	53	55	P70		EA8	27
	72	74	P43		EA9	26
	55	57	P72			23
	56	58	P73		EA11	25
	57	59	P74			4
	58	60	P7₅		EA13	28
	59	61	P76		EA14	29
	14	16	P14		EA15	3
	15	17	P1₅		EA16	2
	60	62	P77		- CE	22
	54	56	P71		- OE	24
	13	15	P13		PGM	31
3	32, 26	34, 28	Vcc, CVcc		- Vcc	32
	73	75	AVcc			
	8	10	TEST			
	3	5	X1			
	80	2	PB6			
	11	13	P11			
	12	14	P12			
	16	18	P16			
	5, 27	7, 29	Vss	1		16
	2	4	AVss			
	78	80	PB4			
	79	1	PB₅			

#### Figure 6.2 Socket Adapter Pin Correspondence (with HN27C101)






Figure 6.3 H8/3827R Memory Map in PROM Mode

Rev. 6.00 Aug 04, 2006 page 148 of 626 REJ09B0144-0600

Write	L	Н	L	V <sub>PP</sub>	Vcc	Data input	Ad
Verify	L	L	Н	$V_{PP}$	$V_{CC}$	Data output	Ad
Programming	L	L	L	$V_{PP}$	$V_{CC}$	High impedance	Ad
disabled	L	Н	Н				
	Н	L	L				
	Н	Н	Н				
Notation							

L: Low level

H: High level

VPP: V<sub>PP</sub> level

V<sub>cc</sub>: V<sub>CC</sub> level

The specifications for writing and reading are identical to those for the standard HN2' EPROM. However, page programming is not supported, and so page programming m be set. A PROM programmer that only supports page programming mode cannot be selecting a PROM programmer, ensure that it supports high-speed, high-reliability by programming. Also, be sure to specify addresses from H'0000 to H'EDFF.

#### 6.3.1 Writing and Verifying

An efficient, high-speed, high-reliability method is available for writing and verifying data. This method achieves high speed without voltage stress on the device and witho the reliability of written data. The basic flow of this high-speed, high-reliability progr method is shown in figure 6.4.






Figure 6.4 High-Speed, High-Reliability Programming Flow Chart

Rev. 6.00 Aug 04, 2006 page 150 of 626 REJ09B0144-0600

level voltage	OE, CE, PGM						
Input low- level voltage	$\frac{EO_7}{OE} \frac{\text{to EO}_0, \text{ EA}_{16}}{\text{to EA}_0}$	V <sub>IL</sub>	-0.3	_	0.8	V	
Output high- level voltage	EO <sub>7</sub> to EO <sub>0</sub>	V <sub>OH</sub>	2.4	—	_	V	l
Output low- level voltage	EO <sub>7</sub> to EO <sub>0</sub>	V <sub>OL</sub>	—	—	0.45	V	l
Input leakage current	$\frac{EO_7 \text{ to } EO_0, \text{ EA}_{16} \text{ to } EA_0}{\overline{OE}, \overline{CE}, \overline{PGM}}$	IL <sub>I</sub>	_	—	2	μA	۷ 0
V <sub>CC</sub> current		I <sub>CC</sub>	_	_	40	mA	
V <sub>PP</sub> current		I <sub>PP</sub>	—	—	40	mA	

Rev. 6.00 Aug 04, 2006 pag REJ0

Address hold time	τ <sub>AH</sub>	0	_	_	μs
Data hold time	t <sub>DH</sub>	2	_	_	μs
Data output disable time	t <sub>DF</sub> *2		_	130	ns
V <sub>PP</sub> setup time	t <sub>VPS</sub>	2	_	_	μs
Programming pulse width	t <sub>PW</sub>	0.19	0.20	0.21	ms
PGM pulse width for overwrite programming	t <sub>OPW</sub> *3	0.19	_	5.25	ms
CE setup time	t <sub>CES</sub>	2	—	_	μs
V <sub>CC</sub> setup time	t <sub>vcs</sub>	2	_	_	μs
Data output delay time	t <sub>OE</sub>	0	_	200	ns

Notes: 1. Input pulse level: 0.45 V to 2.2 V

Input rise time/fall time  $\leq$  20 ns

Timingreference levels Input: 0.8 V, 2.0 V

Output: 0.8 V, 2.0 V

t<sub>DF</sub> is defined at the point at which the output is floating and the output level or read.

3. t<sub>OPW</sub> is defined by the value given in figure 6.4, High-Speed, High-Reliability Programming Flow Chart.

Rev. 6.00 Aug 04, 2006 page 152 of 626 REJ09B0144-0600




Figure 6.5 PROM Write/Verify Timing

Rev. 6.00 Aug 04, 2006 pag REJ09

- 11
- Make sure the index marks on the PROM programmer socket, socket adapter, and c properly aligned. If they are not, the chip may be destroyed by excessive current flo programming, be sure that the chip is properly mounted in the PROM programmer.
- Avoid touching the socket adapter or chip while programming, since this may cause faults and write errors.
- Take care when setting the programming mode, as page programming is not suppor
- When programming with a PROM programmer, be sure to specify addresses from I H'EDFF. If programming is inadvertently performed from H'EE00 onward, it may possible to continue PROM programming and verification. When programming, H be set as the data in address area H'EE00 to H'1FFFF.

Rev. 6.00 Aug 04, 2006 page 154 of 626 REJ09B0144-0600






Figure 6.6 Recommended Screening Procedure

If a series of programming errors occurs while the same PROM programmer is in use, programming and check the PROM programmer and socket adapter for defects. Pleas Renesas Technology of any abnormal conditions noted during or after programming of screening of program data after high-temperature baking.



- The 60-Kbyte flash memory is programmed 128 bytes at a time. Erase is perfor single-block units. The flash memory is configured as follows: 1 Kbyte × 4 bloc 28 Kbytes × 1 block, 16 Kbytes × 1 block, 8 Kbytes × 1 block, 4 Kbytes × 1 blo The 32-Kbyte flash memory is configured as follows: 1 Kbyte × 4 blocks, 28 Kb block. To erase the entire flash memory, each block must be erased in turn.
- Reprogramming capability
  - The flash memory can be reprogrammed up to 1,000 times.
- On-board programming
  - On-board programming/erasing can be done in boot mode, in which the boot prointo the chip is started to erase or program of the entire flash memory. In norma program mode, individual blocks can be erased or programmed.
- Programmer mode
  - Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment
  - For data transfer in boot mode, this LSI's bit rate can be automatically adjusted t the transfer bit rate of the host.
- Programming/erasing protection
  - Sets software protection against flash memory programming/erasing.
- Power-down mode
  - The power supply circuit is partly halted in the subactive mode and can be read power-down mode.

Rev. 6.00 Aug 04, 2006 page 156 of 626 REJ09B0144-0600




Figure 6.7 Block Diagram of Flash Memory

#### 6.5.3 Block Configuration

Figure 6.8 shows the block configuration of flash memory. The thick lines indicate end the narrow lines indicate programming units, and the values are addresses. The flash divided into 1 Kbyte  $\times$  4 blocks, 28 Kbytes  $\times$  1 block, 16 Kbytes  $\times$  1 block, 8 Kbytes  $\times$  and 4 Kbytes  $\times$  1 block. Erasing is performed in these units. Programming is perform 128-byte units starting from an address with lower eight bits H'00 or H'80.



I KDyte			1	1	1
	H'0780	H'0781	H'0782		H'(
	H'0800	H'0801	H'0802	← Programming unit: 128 bytes →	H'(
	H'0880	H'0881	H'0882		H'(
Erase unit 1 Kbyte			       		
	H'0B80	H'0B81	H'0B82		H'(
	H'0C00	H'0C01	H'0C02	<ul> <li>Programming unit: 128 bytes</li> </ul>	H'(
	H'0C80	H'0C81	H'0C82		H'(
Erase unit 1 Kbyte					
	H'0F80	H'0F81	H'0F82		H'(
	H'1000	H'1001	H'1002	← Programming unit: 128 bytes →	H'
	H'1080	H'1081	H'1082		H'
Erase unit 28 Kbytes					
-	H'7F80	H'7F81	H'7F82	     	H'7
	H'8000	H'8001	H'8002	← Programming unit: 128 bytes →	H'8
	H'8080	H'8081	H'8082		H'8
Erase unit 16 Kbytes					
	H'BF80	H'BF81	H'BF82	1 1 1	H'E
	H'C000	H'C001	H'C002	← Programming unit: 128 bytes →	H'(
	H'C080	H'C081	H'C082		H'(
Erase unit 8 Kbytes					
	H'DF80	H'DF81	H'DF82		H'
	H'E000	H'E001	H'E002	← Programming unit: 128 bytes →	H'E
	H'E080	H'E081	H'E082		H'E
Erase unit 4 Kbytes					
	H'EF80	H'EF81	H'EF82		H'E

## Figure 6.8 Flash Memory Block Configuration

Rev. 6.00 Aug 04, 2006 page 158 of 626 REJ09B0144-0600

Flash memory control register 2	FLMCR2	R	H'00
Flash memory power control register	FLPWCR	R/W	H'00
Erase block register	EBR	R/W	H'00
Flash memory enable register	FENR	R/W	H'00

Note: FLMCR1, FLMCR2, FLPWCR, EBR, and FENR are 8 bit registers. Only byte a enabled which are two-state access. These registers are dedicated to the proce flash memory is included. The product in which PROM or ROM is included doe these registers. When the corresponding address is read in these products, the undefined. A write is disabled.

FLMCR1 is a register that makes the flash memory change to program mode, programmode, erase mode, or erase-verify mode. For details on register setting, refer to section Memory Programming/Erasing. By setting this register, the flash memory enters progra erase mode, program-verify mode, or erase-verify mode. Read the data in the state that of this register are cleared when using flash memory as normal built-in ROM.

#### Bit 7—Reserved

This bit is always read as 0 and cannot be modified.

#### Bit 6—Software Write Enable (SWE)

This bit is to set enabling/disabling of programming/enabling of flash memory (set whe 0 and the EBR register are to be set).

Bit 6 SWE	Description
0	Programming/erasing is disabled. Other FLMCR1 register bits and all EB cannot be set.
1	Flash memory programming/erasing is enabled.

#### Bit 5—Erase Setup (ESU)

This bit is to prepare for changing to erase mode. Set this bit to 1 before setting the E b FLMCR1 (do not set SWE, PSU, EV, PV, E, and P bits at the same time).

Bit 5 ESU	Description	
0	The erase setup state is cancelled	(ir
1	The flash memory changes to the erase setup state. Set this bit to 1 the E bit to 1 in FLMCR1.	befo

Rev. 6.00 Aug 04, 2006 page 160 of 626 REJ09B0144-0600

RENESAS

#### Bit 3—Erase-Verify (EV)

This bit is to set changing to or cancelling erase-verify mode (do not set SWE, ESU, F and P bits at the same time).

Bit 3 EV	Description
0	Erase-verify mode is cancelled
1	The flash memory changes to erase-verify mode

#### Bit 2—Program-Verify (PV)

This bit is to set changing to or cancelling program-verify mode (do not set SWE, ESE, and P bits at the same time).

Bit 2 PV	Description
0	Program-verify mode is cancelled (
1	The flash memory changes to program-verify mode

#### Bit 1—Erase (E)

This bit is to set changing to or cancelling erase mode (do not set SWE, ESU, PSU, E bits at the same time).

Rev. 6.00 Aug 04, 2006 pag REJ0

This bit is to set changing to or cancelling program mode (do not set SWE, ESU, PSU, and E bits at the same time).

Bit 0 P	Description
0	Program mode is cancelled (i
1	When this bit is set to 1, while the SWE = 1 and PSU = 1, the flash men changes to program mode.

#### 6.6.2 Flash Memory Control Register 2 (FLMCR2)

Bit	7	6	5	4	3	2	1
	FLER			_	_	_	
Initial value	0	0	0	0	0	0	0
Read/Write	R	—	—	_	_	_	_

FLMCR2 is a register that displays the state of flash memory programming/erasing. Fl read-only register, and should not be written to.

#### Bit 7—Flash Memory Error (FLER)

This bit is set when the flash memory detects an error and goes to the error-protection s programming or erasing to the flash memory. See section 6.9.3, Error Protection, for d

Bit 7 FLER	Description	
0	The flash memory operates normally.	(ir
1	Indicates that an error has occurred during an operation on flash mer (programming or erasing).	nor

Rev. 6.00 Aug 04, 2006 page 162 of 626 REJ09B0144-0600

Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

EBR specifies the flash memory erase area block. EBR is initialized to H'00 when the FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in automatically cleared to 0. When each bit is set to 1 in EBR, the corresponding block erased. Other blocks change to the erase-protection state. See table 6.7 for the metho blocks of the flash memory. When the whole bits are to be erased, erase them in turn block.

Bit Name	Block (Size)	Address
EB0	EB0 (1 Kbyte)	H'0000 to H'03FF
EB1	EB1 (1 Kbyte)	H'0400 to H'07FF
EB2	EB2 (1 Kbyte)	H'0800 to H'0BFF
EB3	EB3 (1 Kbyte)	H'0C00 to H'0FFI
EB4	EB4 (28 Kbytes)	H'1000 to H'7FFF
EB5	EB5 (16 Kbytes)	H'8000 to H'BFFF
EB6	EB6 (8 Kbytes)	H'C000 to H'DFF
EB7	EB7 (4 Kbytes)	H'E000 to H'EFFI
	EB0 EB1 EB2 EB3 EB4 EB5 EB6	EB0EB0 (1 Kbyte)EB1EB1 (1 Kbyte)EB2EB2 (1 Kbyte)EB3EB3 (1 Kbyte)EB4EB4 (28 Kbytes)EB5EB5 (16 Kbytes)EB6EB6 (8 Kbytes)

#### Table 6.7Division of Blocks to Be Erased

Rev. 6.00 Aug 04, 2006 pag REJ0

FLPWCR enables or disables a transition to the flash memory power-down mode when switches to subactive mode. The power supply circuit can be read in the subactive mod it is partly halted in the power-down mode.

#### Bit 7—Power-down Disable (PDWND)

This bit selects the power-down mode of the flash memory when a transition to the sub mode is made.

Bit 7 PDWND	Description
0	When this bit is 0 and a transition is made to the subactive mode, the fla enters the power-down mode. (ir
1	When this bit is 1, the flash memory remains in the normal mode even at transition is made to the subactive mode.

#### Bits 6 to 0—Reserved

These bits are always read as 0 and cannot be modified.

Rev. 6.00 Aug 04, 2006 page 164 of 626 REJ09B0144-0600

FENR controls CPU access to the flash memory control registers, FLMCR1, FLMCR1, FLPWCR.

#### Bit 7—Flash Memory Control Register Enable (FLSHE)

This bit controls access to the flash memory control registers.

Bit 7 FLSHE	Description
0	Flash memory control registers cannot be accessed (
1	Flash memory control registers can be accessed

#### Bits 6 to 0—Reserved

These bits are always read as 0 and cannot be modified.

When changing to boot mode, the boot program built into this LSI is initiated. The boot transfers the programming control program from the externally-connected host to on-chivia SCI32. After erasing the entire flash memory, the programming control program is This can be used for programming initial values in the on-board state or for a forcible reprogramming/erasing can no longer be done in user program mode. In user program mindividual blocks can be erased and programmed by branching to the user program/erase program prepared by the user.

TEST	P32	P86	PB0	PB1	PB2	LSI State after Reset En
0	1	Х	Х	Х	Х	User Mode
0	0	1	Х	Х	Х	Boot Mode
1	Х	Х	0	0	0	Programmer Mode

Table 6.8	Setting	<b>Programming Modes</b>	
-----------	---------	--------------------------	--

X: Don't care

#### 6.7.1 Boot Mode

Table 6.9 shows the boot mode operations between reset end and branching to the prog control program. The device uses SCI32 in the boot mode.


- 1. When boot mode is used, the flash memory programming control program must be the host beforehand. Prepare a programming control program in accordance with the description in section 6.8, Flash Memory Programming/Erasing.
- SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit bit, and no parity. The inversion function of TXD and RXD pins by the SPCR regis "Not to be inverted," so do not put the circuit for inverting a value between the host LSI.
- 3. When the boot program is initiated, the chip measures the low-level period of async SCI communication data (H'00) transmitted continuously from the host. The chip the

Rev. 6.00 Aug 04, 2006 page 166 of 626 REJ09B0144-0600

RENESAS

- the bit rate and system clock frequency of this LSI, there will be a discrepancy the bit rates of the host and the chip. To operate the SCI properly, set the host's trarate and system clock frequency of this LSI within the ranges listed in table 6.10.
- 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The are H'FEEF is the area to which the programming control program is transferred from The boot program area cannot be used until the execution state in boot mode switc programming control program.
- 6. Before branching to the programming control program, the chip terminates transfe by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rar remains set in BRR. Therefore, the programming control program can still use it f of write data or verify data with the host. The TXD pin is high (PCR42 = 1, P42 = contents of the CPU general registers are undefined immediately after branching to programming control program. These registers must be initialized at the beginning programming control program, as the stack pointer (SP), in particular, is used implisubroutine calls, etc.
- Boot mode can be cleared by a reset. End the reset after driving the reset pin low, least 20 states, and then setting the TEST pin and P32 pin. Boot mode is also clea WDT overflow occurs.
- 8. Do not change the TEST pin and P32 pin input levels in boot mode.

Rev. 6.00 Aug 04, 2006 pag REJ09



# Table 6.10 Oscillating Frequencies (f<sub>OSC</sub>) for which Automatic Adjustment of LS Is Possible Is Possible

Product Group	Host Bit Rate	Oscillating Frequencies (f <sub>osc</sub> ) Range o
H8/38327F-ZTAT	19,200 bps	16 MHz
H8/38324F-ZTAT	9,600 bps	8 to 16 MHz
H8/38427F-ZTAT	4,800 bps	6 to 16 MHz
H8/38424F-ZTAT	2,400 bps	2 to 16 MHz
	1,200 bps	2 to 16 MHz

Rev. 6.00 Aug 04, 2006 page 168 of 626 REJ09B0144-0600

mode. Figure 6.9 shows a sample procedure for programming/erasing in user program Prepare a user program/erase control program in accordance with the description in se Flash Memory Programming/Erasing.




Figure 6.9 Programming/Erasing Flowchart Example in User Program

## 6.8 Flash Memory Programming/Erasing

A software method using the CPU is employed to program and erase flash memory in board programming modes. Depending on the FLMCR1 setting, the flash memory op of the following four modes: Program mode, program-verify mode, erase mode, and e mode. The programming control program in boot mode and the user program/erase co



In figure 6.10 should be followed. Performing programming operations according to the flowchart will enable data or programs to be written to the flash memory without subjective to voltage stress or sacrificing program data reliability.

- 1. Programming must be done to an empty address. Do not reprogram an address to v programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer m performed even if writing fewer than 128 bytes. In this case, H'FF data must be write extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area byte reprogramming data area, and a 128-byte additional-programming data area. I reprogramming data computation according to table 6.11, and additional programm computation according to table 6.12.
- 4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data additional-programming data area to the flash memory. The program address and 1 data are latched in the flash memory. The lower 8 bits of the start address in the fla destination area must be H'00 or H'80.
- 5. The time during which the P bit is set to 1 is the programming time. Figure 6.12 sh allowable programming times.
- 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runa An overflow cycle of approximately 6.6 ms is allowed.
- For a dummy write to a verify address, write 1-byte data H'FF to an address whose is b'0. Verify data can be read in word size from the address to which a dummy write performed.
- 8. The maximum number of repetitions of the program/program-verify sequence of the is 1,000.

Rev. 6.00 Aug 04, 2006 page 170 of 626 REJ09B0144-0600




Figure 6.10 Program/Program-Verify Flowchart



Reprogram Data	Verify Data	Additional-Program Data	Comments
0	0	0	Additional-program
0	1	1	No additional prog
1	0	1	No additional prog
1	1	1	No additional prog

#### Table 6.12 Additional-Program Data Computation Table

### Table 6.13Programming Time

n (Number of Writes)	Programming Time	In Additional Programming	Comments
1 to 6	30	10	
7 to 1,000	200	_	

Note: Time shown in µs.

Rev. 6.00 Aug 04, 2006 page 172 of 626 REJ09B0144-0600

- 5. The time during which the E bit is set to 1 is the hash memory erase time.
- 4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, overflow cycle of approximately 19.8 ms is allowed.
- For a dummy write to a verify address, write 1-byte data H'FF to an address whose is b'0. Verify data can be read in word size from the address to which a dummy w performed.
- 6. If the read data is not erased successfully, set erase mode again, and repeat the erast verify sequence as before. The maximum number of repetitions of the erase/erase sequence is 100.

#### 6.8.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, are disabled while flash memory is being programmed or erased, or wh program is executing, for the following three reasons:

- 1. Interrupt during programming/erasing may cause a violation of the programming of algorithm, with the result that normal operation cannot be assured.
- 2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunction
- 3. If an interrupt occurs during boot program execution, normal boot mode sequence carried out.

Rev. 6.00 Aug 04, 2006 pag REJ09




Figure 6.11 Erase/Erase-Verify Flowchart

Rev. 6.00 Aug 04, 2006 page 174 of 626 REJ09B0144-0600

or standby mode. Flash memory control register 1 (FLMCR1), flash memory control (FLMCR2), and erase block register (EBR) are initialized. In a reset via the  $\overline{\text{RES}}$  pin, state is not entered unless the  $\overline{\text{RES}}$  pin is held low until oscillation stabilizes after pow the case of a reset during operation, hold the  $\overline{\text{RES}}$  pin low for the  $\overline{\text{RES}}$  pulse width spe AC Characteristics section.

#### 6.9.2 Software Protection

Software protection can be implemented against programming/erasing of all flash mer by clearing the SWE bit in FLMCR1. When software protection is in effect, setting th in FLMCR1 does not cause a transition to program mode or erase mode. By setting th block register (EBR), erase protection can be set for individual blocks. When EBR is erase protection is set for all blocks.

#### 6.9.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memo programming/erasing, or operation is not performed in accordance with the program/er algorithm, and the program/erase operation is aborted. Aborting the program/erase opprevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/e (including vector read and instruction fetch)
- Immediately after exception handling excluding a reset during programming/erasin
- When a SLEEP instruction is executed during programming/erasing

The FLMCR1, FLMCR2, and EBR settings are retained, however program mode or e aborted at the point at which the error occurred. Program mode or erase mode cannot



(F-ZTAT64V3). A 10-MHz input clock is required. For the conditions for transition to programmer mode, see table 6.8.

#### 6.10.1 Socket Adapter

The socket adapter converts the pin allocation of the F-ZTAT device to that of the disc memory HN28F101. The address of the on-chip flash memory is H'0000 to H'EFFF. Fi shows a socket-adapter-pin correspondence diagram.

#### 6.10.2 Programmer Mode Commands

The following commands are supported in programmer mode.

- Memory Read Mode
- Auto-Program Mode
- Auto-Erase Mode
- Status Read Mode

Status polling is used for auto-programming, auto-erasing, and status read modes. In status mode, detailed internal information is output after the execution of auto-programming of erasing. Table 6.14 shows the sequence of each command. In auto-programming mode, are required since 128 bytes are written at the same time. In memory read mode, the nuccycles depends on the number of address write cycles (n).

Rev. 6.00 Aug 04, 2006 page 176 of 626 REJ09B0144-0600

n: the number of address write cycles

Rev. 6.00 Aug 04, 2006 pag REJ09

-10	1.00				1/00	10	
46	P61	H		÷	I/01	14	
47	P62	÷			I/O2	15	
48	P63	+		÷	I/O3	17	
49	P64	÷		÷	I/O4	18	
50	P65	H		+	I/O5	19	
51	P66	H		÷	I/O6	20	
52	P67	H		÷	I/07	21	
68	P87	H		÷	A0	12	
67	P86	÷		+	A1	11	
66	P85	÷		÷	A2	10	
65	P84	i			A3	9	
64	P83	ł			A4	8	
63	P82	÷			A5	7	
62	P81	H		-	A6	6	
61	P80	+		÷	A7	5	
53	P70	H		+	A8	27	
71	P42	÷			ŌE	24	
55	P72	H		+	A10	23	
56	P73	H		÷	A11	25	
57	P74	H			A12	4	
58	P75	÷		-i-	A13	28	
59	P76	H			A14	29	
72	P43	÷		-	CE	22	
26, 32	CVcc, Vcc	+	•	+	Vcc	32	
73	AVcc	H	г	-	Vss	16	
3	X1	÷	•				•
8	TEST	H	•		Lanandi		
30	V1	÷	<b>•</b>	1	Legend: FWE:	Flash-write e	nable
14	P14	÷	<b> </b>	1	I/O7 to I/O0:	Data input/ou	utput
		÷		1	A16 to A0:	Address inpu	ıt
2, 5	AVss, Vss	÷				Chip enable Output enabl	۵
27	Vss	÷		1		Write enable	
74	PB0	÷					
75	PB1	H		÷	Note: The os		
76	PB2	H				scillator circu be 10 MHz.	lit
7,6	OSC1,OSC2	H	Oscillator circuit		onodiu		
9	RES	H	Power-on	11			
Other than the above	(OPEN)		reset circuit	ı:			
				- '			

Figure 6.12 Socket Adapter Pin Correspondence Diagram


Rev. 6.00 Aug 04, 2006 page 178 of 626 REJ09B0144-0600

- 3. After powering on, memory read mode is entered.
- 4. Tables 6.15 to 6.17 show the AC characteristics.

#### Table 6.15 AC Characteristics in Transition to Memory Read Mode

Conditions:  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = 25^{\circ}C \pm 5^{\circ}C$ 

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t <sub>nxtc</sub>	20	—	μs	Figure
CE hold time	t <sub>ceh</sub>	0	_	ns	
CE setup time	t <sub>ces</sub>	0	—	ns	
Data hold time	t <sub>dh</sub>	50	_	ns	
Data setup time	t <sub>ds</sub>	50	_	ns	
Write pulse width	t <sub>wep</sub>	70	—	ns	
WE rise time	tr	_	30	ns	
WE fall time	t <sub>f</sub>	_	30	ns	





Rev. 6.00 Aug 04, 2006 pag REJ0

Data hold time	τ <sub>dh</sub>	50	_	ns	
Data setup time	t <sub>ds</sub>	50	_	ns	
Write pulse width	t <sub>wep</sub>	70	_	ns	
WE rise time	tr		30	ns	
WE fall time	t <sub>f</sub>		30	ns	





Figure 6.14 Timing Waveforms in Transition from Memory Read Mode to Anot

Rev. 6.00 Aug 04, 2006 page 180 of 626 REJ09B0144-0600

Output disable delay time	<b>L</b> df	_	100	ns
Data output hold time	t <sub>oh</sub>	5	_	ns








Figure 6.16 CE and OE Clock System Read Timing Waveforms

Rev. 6.00 Aug 04, 2006 pag REJ0

- programming fewer than 128 bytes. In this case, H'FF data must be written to the exaddresses.
- 4. The lower 7 bits of the transfer address must be low. If a value other than an effecti is input, processing will switch to a memory write operation but a write error will b
- 5. Memory address transfer is performed in the second cycle (figure 6.17). Do not per transfer after the third cycle.
- 6. Do not perform a command write during a programming operation.
- Perform one auto-program operation for a 128-byte block for each address. Two or additional programming operations cannot be performed on a previously programm block.
- Confirm normal end of auto-programming by checking I/O6. Alternatively, status recan also be used for this purpose (I/O7 status polling uses the auto-program operation decision pin).
- Status polling I/O6 and I/O7 pin information is retained until the next command write as the next command write has not been performed, reading is possible by enabling <u>OE</u>.
- 10. Table 6.18 shows the AC characteristics.

Rev. 6.00 Aug 04, 2006 page 182 of 626 REJ09B0144-0600

Data hold time	<b>t</b> dh	50	_	ns
Data setup time	t <sub>ds</sub>	50	_	ns
Write pulse width	t <sub>wep</sub>	70	_	ns
Status polling start time	t <sub>wsts</sub>	1	_	ms
Status polling access time	t <sub>spa</sub>	_	150	ns
Address setup time	t <sub>as</sub>	0	_	ns
Address hold time	t <sub>ah</sub>	60	_	ns
Memory write time	t <sub>write</sub>	1	3000	ms
WE rise time	tr	_	30	ns
WE fall time	t <sub>f</sub>	_	30	ns




Figure 6.17 Auto-Program Mode Timing Waveforms

Rev. 6.00 Aug 04, 2006 pag REJ09

- ŌĒ.
- 5. Table 6.19 shows the AC characteristics.

### Table 6.19 AC Characteristics in Auto-Erase Mode

Conditions:  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $V_{SS} = 0 \text{ V}$ ,  $T_a = 25^{\circ}C \pm 5^{\circ}C$ 

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t <sub>nxtc</sub>	20	_	μs	Figure 6
CE hold time	t <sub>ceh</sub>	0	_	ns	_
CE setup time	t <sub>ces</sub>	0	_	ns	_
Data hold time	t <sub>dh</sub>	50	_	ns	_
Data setup time	t <sub>ds</sub>	50	_	ns	_
Write pulse width	t <sub>wep</sub>	70	_	ns	_
Status polling start time	t <sub>ests</sub>	1	_	ms	_
Status polling access time	t <sub>spa</sub>	_	150	ns	_
Memory erase time	t <sub>erase</sub>	100	40000	ms	_
WE rise time	tr	_	30	ns	_
WE fall time	t <sub>f</sub>		30	ns	_

Rev. 6.00 Aug 04, 2006 page 184 of 626 REJ09B0144-0600




Figure 6.18 Auto-Erase Mode Timing Waveforms

#### 6.10.6 Status Read Mode

- 1. Status read mode is provided to identify the kind of abnormal end. Use this mode abnormal end occurs in auto-program mode or auto-erase mode.
- 2. The return code is retained until a command write other than a status read mode cowrite is executed.
- 3. Table 6.20 shows the AC characteristics and 6.21 shows the return codes.

Data hold time	<b>I</b> dh	50	—	ns
Data setup time	t <sub>ds</sub>	50		ns
Write pulse width	t <sub>wep</sub>	70	_	ns
OE output delay time	t <sub>oe</sub>	_	150	ns
Disable delay time	t <sub>df</sub>	_	100	ns
CE output delay time	t <sub>ce</sub>	_	150	ns
WE rise time	tr	_	30	ns
WE fall time	t <sub>f</sub>	_	30	ns




Figure 6.19 Status Read Mode Timing Waveforms

Rev. 6.00 Aug 04, 2006 page 186 of 626 REJ09B0144-0600

		0: Otherwise
I/O4	0	1: Erasing error
		0: Otherwise
I/O3	0	—
I/O2	0	—
I/O1	0	1: Over counting of writing or erasing
		0: Otherwise
I/O0	0	1: Effective address error
		0: Otherwise

### 6.10.7 Status Polling


- 1. The I/O7 status polling flag indicates the operating status in auto-program/auto-era
- 2. The I/O6 status polling flag indicates a normal or abnormal end in auto-program/a mode.


#### Table 6.22 Status Polling Output Truth Table

I/O7	I/O6	I/O0 to 5	Status
0	0	0	During internal operati
1	0	0	Abnormal end
1	1	0	Normal end
0	1	0	_

Rev. 6.00 Aug 04, 2006 pag REJ0

Oscillation stabilization time(ceramic oscillator)	T <sub>osc1</sub>	5	_	ms
Programmer mode setup time	$T_{bmv}$	10	_	ms
Vcc hold time	$T_{dwn}$	0	_	ms





#### 6.10.9 Notes on Memory Programming

- When performing programming using programmer mode on a chip that has been programmed/erased in an on-board programming mode, auto-erasing is recommend carrying out auto-programming.
- 2. The flash memory is initially in the erased state when the device is shipped by Rene Technology. For other chips for which the erasure history is unknown, it is recomm auto-erasing be executed to check and supplement the initialization (erase) level.

Rev. 6.00 Aug 04, 2006 page 188 of 626 REJ09B0144-0600

- consumption.
- Standby mode

All flash memory circuits are halted.

Table 6.24 shows the correspondence between the operating modes of this LSI and the memory. In subactive mode, the flash memory can be set to operate in power-down m PDWND bit in FLPWCR. When the flash memory returns to its normal operating state power-down mode or standby mode, a period to stabilize the power supply circuits that stopped is needed. When the flash memory returns to its normal operating state, bits S STS0 in SYSCR1 must be set to provide a wait time of at least 20 µs, even when the e clock is being used.

	Flash Memory Operating State			
LSI Operating State	PDWND = 0 (Initial value)	PDWND = 1		
Active mode	Normal operating mode	Normal operating mo		
Subactive mode	Power-down mode	Normal operating mo		
Sleep mode	Normal operating mode	Normal operating mo		
Subsleep mode	Standby mode	Standby mode		
Standby mode	Standby mode	Standby mode		
Watch mode	Standby mode	Standby mode		

### Table 6.24 Flash Memory Operating States

Rev. 6.00 Aug 04, 2006 pag REJ0

Rev. 6.00 Aug 04, 2006 page 190 of 626 REJ09B0144-0600



bit data bus, allowing high-speed 2-state access for both byte data and word data.

### 7.1.1 Block Diagram

Figure 7.1 shows a block diagram of the on-chip RAM.




Figure 7.1 RAM Block Diagram (H8/3824R, H8/3824S, H8/38324, and H8/

Rev. 6.00 Aug 04, 2006 page 192 of 626 REJ09B0144-0600



Each port has of a port control register (PCR) that controls input and output, and a por register (PDR) for storing output data. Input or output can be assigned to individual b See section 2.9.2, Notes on Bit Manipulation, for information on executing bit-manipulations to write data in PCR or PDR.

Ports 5, 6, 7, 8, and A are also used as liquid crystal display segment and common pin in 8-bit units.

Block diagrams of each port are given in Appendix C, I/O Port Block Diagrams.

				F
Port	Description	Pins	Other Functions	F
Port 1	<ul> <li>8-bit I/O port</li> <li>MOS input pull-up option</li> </ul>	$\frac{P1_7 \text{ to } P1_5}{IRQ_3 \text{ to } IRQ_1}/$ TMIF, TMIC	External interrupts 3 to 1 Timer event interrupts TMIF, TMIC	F T T
	option	P1 <sub>4</sub> /IRQ <sub>4</sub> /ADTRG	External interrupt 4 and A/D converter external trigger	F
		P1 <sub>3</sub> /TMIG	Timer G input capture input	F
		P1 <sub>2</sub> , P1 <sub>1</sub> / TMOFH, TMOFL	Timer F output compare output	F
		P1 <sub>0</sub> /TMOW	Timer A clock output	F

#### Table 8.1Port Functions

Rev. 6.00 Aug 04, 2006 pag REJ0


	H8/38427 Group)	P3₁/UD/EXCL <sup>*2</sup> P3₀/PWM	count-up/down select input, 14-bit PWM output, and external subclock input <sup>*2</sup>	PI
Port 4	<ul> <li>1-bit input port</li> </ul>	P4 <sub>3</sub> /IRQ <sub>0</sub>	External interrupt 0	Ы
	• 3-bit I/O port	P4 <sub>2</sub> /TXD <sub>32</sub> P4 <sub>1</sub> /RXD <sub>32</sub> P4 <sub>0</sub> /SCK <sub>32</sub>	SCI3-2 data output (TXD <sub>32</sub> ), data input (RXD <sub>32</sub> ), clock input/output (SCK <sub>32</sub> )	S( SI
Port 5	• 8-bit I/O port	P57 to P50/	Wakeup input (WKP7 to	PI
	<ul> <li>MOS input pull-up option</li> </ul>	$\overline{WKP}_7$ to $\overline{WKP}_0$ / SEG <sub>8</sub> to SEG <sub>1</sub>	$\overline{WKP}_0$ ), segment output (SEG <sub>8</sub> to SEG <sub>1</sub> )	LF
Port 6	8-bit I/O port	P67 to P60/	Segment output (SEG <sub>16</sub> to	LF
	<ul> <li>MOS input pull-up option</li> </ul>	SEG <sub>16</sub> to SEG <sub>9</sub>	SEG₀)	
Port 7	• 8-bit I/O port	$P7_7$ to $P7_0/$ SEG <sub>24</sub> to SEG <sub>17</sub>	Segment output (SEG <sub>24</sub> to SEG <sub>17</sub> )	LF
Port 8	• 8-bit I/O port	P87/SEG32/CL1 <sup>*3</sup> P86/SEG31/CL2 <sup>*3</sup> P85/SEG30/DO <sup>*3</sup> P84/SEG29/M <sup>*3</sup> P83 to P80/ SEG28 to SEG25	Segment output (SEG <sub>32</sub> to SEG <sub>25</sub> ) Segment external expansion latch clock (CL <sub>1</sub> ) <sup>*3</sup> , shift clock (CL <sub>2</sub> ) <sup>*3</sup> , display data (DO) <sup>*3</sup> , alternation signal (M) <sup>*3</sup>	LF
Port A	4-bit I/O port	PA <sub>3</sub> to PA <sub>0</sub> / COM <sub>4</sub> to COM <sub>1</sub>	Common output (COM <sub>4</sub> to COM <sub>1</sub> )	LF
Port B	8-bit input port	PB <sub>7</sub> to PB <sub>0</sub> / AN <sub>7</sub> to AN <sub>0</sub>	A/D converter analog input	A

Notes: 1. The RESO function is not implemented in the H8/38327 Group and H8/3842

2. The EXCL function is only implemented in the H8/38327 Group and H8/3842

 The external expansion function for LCD segments is not implemented in the Group and H8/38427 Group.

Rev. 6.00 Aug 04, 2006 page 194 of 626 REJ09B0144-0600





### 8.2.2 Register Configuration and Description

Table 8.2 shows the port 1 register configuration.

#### Table 8.2 Port 1 Registers

Name	Abbr.	R/W	Initial Value
Port data register 1	PDR1	R/W	H'00
Port control register 1	PCR1	W	H'00
Port pull-up control register 1	PUCR1	R/W	H'00
Port mode register 1	PMR1	R/W	H'00

Rev. 6.00 Aug 04, 2006 pag REJ0

bits are set to 1, the values stored in PDR1 are read, regardless of the actual pin states. read while PCR1 bits are cleared to 0, the pin states are read.

Upon reset, PDR1 is initialized to H'00.

#### 2. Port Control Register 1 (PCR1)

Bit	7	6	5	4	3	2	1
	PCR17	PCR1 <sub>6</sub>	PCR15	PCR1 <sub>4</sub>	PCR1 <sub>3</sub>	PCR1 <sub>2</sub>	PCR11
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR1 is an 8-bit register for controlling whether each of the port 1 pins  $P1_7$  to  $P1_0$  func input pin or output pin. Setting a PCR1 bit to 1 makes the corresponding pin an output clearing the bit to 0 makes the pin an input pin. The settings in PCR1 and in PDR1 are when the corresponding pin is designated in PMR1 as a general I/O pin.

Upon reset, PCR1 is initialized to H'00.

PCR1 is a write-only register, which is always read as all 1s.

Rev. 6.00 Aug 04, 2006 page 196 of 626 REJ09B0144-0600

a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR1 is initialized to H'00.

#### 4. Port Mode Register 1 (PMR1)

Bit	7	6	5	4	3	2	1
	IRQ3	IRQ2	IRQ1	IRQ4	TMIG	TMOFH	TMOFL
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PMR1 is an 8-bit read/write register, controlling the selection of pin functions for port

Upon reset, PMR1 is initialized to H'00.

**Bit 7:** P1<sub>7</sub>/IRQ<sub>3</sub>/TMIF pin function switch (IRQ3)

This bit selects whether pin  $P1_7/\overline{IRQ_3}/TMIF$  is used as  $P1_7$  or as  $\overline{IRQ_3}/TMIF$ .

Bit 7 IRQ3	Description
0	Functions as P1 <sub>7</sub> I/O pin
1	Functions as IRQ <sub>3</sub> /TMIF input pin
Note:	Rising or falling edge sensing can be designated for IRQ <sub>3</sub> , TMIF. For details or settings, see 3. Timer Control Register F (TCRF) in section 9.4.2.

Rev. 6.00 Aug 04, 2006 pag REJ0

**Bit 5:**  $P1_5/\overline{IRQ}_1/TMIC$  pin function switch (IRQ1)

This bit selects whether pin P1<sub>5</sub>/ $\overline{IRQ}_1$ /TMIC is used as P1<sub>5</sub> or as  $\overline{IRQ}_1$ /TMIC.

Bit 5 IRQ1	Description	
0	Functions as P1 <sub>5</sub> I/O pin	(ii
1	Functions as IRQ1/TMIC input pin	
Note:	Rising or falling edge sensing can be designated for $\overline{IRQ}_1/TMIC$ .	

For details of TMIC pin setting, see 1. Timer mode register C (TMC) in section 9

**Bit 4:**  $P1_4/\overline{IRQ}_4/\overline{ADTRG}$  pin function switch (IRQ4)

This bit selects whether pin  $P1_4/\overline{IRQ_4}/\overline{ADTRG}$  is used as  $P1_4$  or as  $\overline{IRQ_4}/\overline{ADTRG}$ .

Bit 4 IRQ4	Description
0	Functions as P1 <sub>4</sub> I/O pin (ii
1	Functions as IRQ₄/ADTRG input pin
Note:	For details of ADTRG pin setting, see section 12.3.2, Start of A/D Conversion by

Trigger Input.

Rev. 6.00 Aug 04, 2006 page 198 of 626 REJ09B0144-0600

Bit 2: P1<sub>2</sub>/TMOFH pin function switch (TMOFH)

This bit selects whether pin P1<sub>2</sub>/TMOFH is used as P1<sub>2</sub> or as TMOFH.

Bit 2 TMOFH	Description
0	Functions as P1 <sub>2</sub> I/O pin
1	Functions as TMOFH output pin

**Bit 1:** P1<sub>1</sub>/TMOFL pin function switch (TMOFL)

This bit selects whether pin  $P1_1/TMOFL$  is used as  $P1_1$  or as TMOFL.

Bit 1 TMOFL	Description
0	Functions as P1 <sub>1</sub> I/O pin
1	Functions as TMOFL output pin

**Bit 0:** P1<sub>0</sub>/TMOW pin function switch (TMOW)

This bit selects whether pin  $P1_0/TMOW$  is used as  $P1_0$  or as TMOW.

Bit 0	
TMOW	Description
0	Functions as P1 <sub>0</sub> I/O pin
1	Functions as TMOW output pin

Rev. 6.00 Aug 04, 2006 pag REJ0

IRQ <sub>3</sub>	0			1	
PCR17	0	1		*	
CKSL2 to CKSL0		*			
Pin function	P17 input pin	P17 output pin	IRQ <sub>3</sub> input pin	Ī	
Nate: When this rip is used as the TMIE input signals or hit IENI2 to 0					

Note: When this pin is used as the TMIF input pin, clear bit IEN3 to 0 to disable the  $IRQ_3$  interrupt.

 $\begin{array}{ll} P1_{5}/\overline{IRQ}_{1} & \text{The pin function depends on bit IRQ1 in PMR1, bits TMC2 to TMC0 in } \\ TMIC & \text{bit PCR1}_{5} \text{ in PCR1.} \end{array}$ 

IRQ1	0		1		
PCR1₅	0 1		*		
TMC2 to TMC0	*		Not 111		
Pin function	P1₅ input pin	P1₅ output pin	IRQ₁ input pin	Ī	
Note: When this pin is used as the TMIC input pin, clear bit IEN1 to 0					

to disable the IRQ<sub>1</sub> interrupt.

Rev. 6.00 Aug 04, 2006 page 200 of 626 REJ09B0144-0600

	Note: When this p IENR1 to dis	bin is used as the sable the IRQ₄ i		oin, clear bit IEN4	
P1 <sub>3</sub> /TMIG	The pin function de	epends on bit TM	VIG in PMR1 an	d bit PCR1₃ in PC	
	TMIG	(	0	1	
	PCR1 <sub>3</sub>	0	1	*	
	Pin function	P13 input pin	P1 <sub>3</sub> output pin	TMIG inpl	
P1 <sub>2</sub> /TMOFH	The pin function de	epends on bit TI	MOFH in PMR1	and bit PCR1 <sub>2</sub> in I	
	TMOFH	(	0	1	
	PCR1 <sub>2</sub>	0	1	*	
	Pin function	P1 <sub>2</sub> input pin	P12 output pin	TMOFH out	
P1 <sub>1</sub> /TMOFL	The pin function de	epends on bit TI	MOFL in PMR1 ;	and bit PCR1 $_1$ in F	
	TMOFL	(	0	1	
	PCR11	0	1	*	
	Pin function	P1 <sub>1</sub> input pin	P11 output pin	TMOFL out	
P1 <sub>0</sub> /TMOW	The pin function de	epends on bit TI	MOW in PMR1 a	and bit PCR1 <sub>0</sub> in P	
	TMOW 0				
	PCR1 <sub>0</sub>	0	1	*	
	Pin function	P1 <sub>0</sub> input pin	P1 <sub>0</sub> output pin	TMOW out	
				-	

Rev. 6.00 Aug 04, 2006 pag REJ0

P1 <sub>5</sub> /IRQ <sub>1</sub> /TMIC	state	state	state
P14/IRQ4/ADTRG			
P1 <sub>3</sub> /TMIG			
P1 <sub>2</sub> /TMOFH			
P1 <sub>1</sub> /TMOFL			
P1 <sub>0</sub> /TMOW			

Note: \* A high-level signal is output when the MOS pull-up is in the on state.


### 8.2.5 MOS Input Pull-Up

Port 1 has a built-in MOS input pull-up function that can be controlled by software. W PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS in for that pin. The MOS input pull-up function is in the off state after a reset.

PCR1 <sub>n</sub>	0	0	1
PUCR1 <sub>n</sub>	0	1	*
MOS input pull-up	Off	On	Off

Rev. 6.00 Aug 04, 2006 page 202 of 626 REJ09B0144-0600

making connections to external circuitry. Note that in the mask ROM and ZTAT versi continues to operate normally.



Notes: 1. The RESO function is not implemented in the H8/38327 Group and H8/384 2. The EXCL function only applies to the H8/38327 Group and H8/38427 Group

#### Figure 8.2 Port 3 Pin Configuration

#### 8.3.2 Register Configuration and Description

Table 8.5 shows the port 3 register configuration.

#### Table 8.5Port 3 Registers

Name	Abbr.	R/W	Initial Value
Port data register 3	PDR3	R/W	H'00
Port control register 3	PCR3	W	H'00
Port pull-up control register 3	PUCR3	R/W	H'00
Port mode register 2	PMR2	R/W	H'58
Port mode register 3	PMR3	R/W	H'04

Rev. 6.00 Aug 04, 2006 pag REJ09

bits are set to 1, the values stored in PDR3 are read, regardless of the actual pin states. read while PCR3 bits are cleared to 0, the pin states are read.

Upon reset, PDR3 is initialized to H'00.

#### 2. Port Control Register 3 (PCR3)

Bit	7	6	5	4	3	2	1
	PCR37	PCR36	PCR35	PCR34	PCR3 <sub>3</sub>	PCR3 <sub>2</sub>	PCR31
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR3 is an 8-bit register for controlling whether each of the port 3 pins  $P3_7$  to  $P3_0$  function input pin or output pin. Setting a PCR3 bit to 1 makes the corresponding pin an output clearing the bit to 0 makes the pin an input pin. The settings in PCR3 and in PDR3 are when the corresponding pin is designated in PMR3 as a general I/O pin.

Upon reset, PCR3 is initialized to H'00.

PCR3 is a write-only register, which is always read as all 1s.

Rev. 6.00 Aug 04, 2006 page 204 of 626 REJ09B0144-0600

a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR3 is initialized to H'00.

#### 4. Port Mode Register 3 (PMR3)

Bit	7	6	5	4	3	2	1
	AEVL	AEVH	WDCKS	NCS	IRQ0	RESO*	UD
Initial value	0	0	0	0	0	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: \* The RESO bit is not implemented in the H8/38327 Group and H8/38427 Group

PMR3 is an 8-bit read/write register, controlling the selection of pin functions for port

Upon reset, PMR3 is initialized to H'04.

Bit 7: P3<sub>7</sub>/AEVL pin function switch (AEVL)

This bit selects whether pin P37/AEVL is used as P37 or as AEVL.

Bit 7 AEVL	Description
0	Functions as P3 <sub>7</sub> I/O pin
1	Functions as AEVL input pin

Rev. 6.00 Aug 04, 2006 pag REJ0

Bit 5: Watchdog timer source clock select (WDCKS)

This bit selects the watchdog timer source clock.

Bit 5		
WDCKS	Description	
0	φ/8192 selected	(iı
1	φw/32 selected	

Bit 4: TMIG noise canceler select (NCS)

This bit controls the noise canceler for the input capture input signal (TMIG).

Bit 4 NCS	Description	
0	Noise cancellation function not used	(iı
1	Noise cancellation function used	

**Bit 3:**  $P4_3/\overline{IRQ}_0$  pin function switch (IRQ<sub>0</sub>)

This bit selects whether pin P4<sub>3</sub>/ $\overline{IRQ}_0$  is used as P4<sub>3</sub> or as  $\overline{IRQ}_0$ .

Bit 3 IRQ₀	Description	
0	Functions as P4 <sub>3</sub> input pin	(iı
1	Functions as $\overline{IRQ}_0$ input pin	

Rev. 6.00 Aug 04, 2006 page 206 of 626 REJ09B0144-0600

**Bit 1:** P3<sub>1</sub>/UD pin function switch (SI1)

This bit selects whether pin  $P3_1/UD$  is used as  $P3_1$  or as UD.

Bit 1 UD	Description
0	Functions as P3 <sub>1</sub> I/O pin
1	Functions as UD input pin

Bit 0: P3<sub>0</sub>/PWM pin function switch (PWM)

This bit selects whether pin P3<sub>0</sub>/PWM is used as P3<sub>0</sub> or as PWM.

Bit 0 PWM	Description
0	Functions as P3 <sub>0</sub> I/O pin
1	Functions as PWM output pin

Rev. 6.00 Aug 04, 2006 pag REJ0

Upon reset, PMR2 is initialized to H'58. The information on this register applies to the Group and H8/38427 Group.

Bit 7: P3<sub>1</sub>/UD/EXCL pin function switch (EXCL)

This bit selects whether pin P3<sub>1</sub>/UD/EXCL is used as P3<sub>1</sub>/UD or as EXCL. When the p as EXCL an external clock should be input to it. See section 4, Clock Pulse Generators, connection example.

Bit 7 EXCL	Description	
0	Functions as P31/UD I/O pin	(ii
1	Functions as EXCL input pin	

#### Bit 6: Reserved bit

Bit 6 is a reserved bit. It is always read as 1 and cannot be modified.

#### Bit 5: Reserved bit

Bit 5 is a readable/writable reserved bit.

Bits 4 and 3: Reserved bits

Bits 4 and 3 are reserved bits. They are always read as 1 and cannot be modified.

#### Bits 2 to 0: Reserved bits

Bits 2 to 0 are readable/writable reserved bits.

Rev. 6.00 Aug 04, 2006 page 208 of 626 REJ09B0144-0600

AEVL	0		
PCR37	0	1	
Pin function	P37 input pin	P37 output pin	AEV

P3 <sub>6</sub> /AEVH	The pin function depends on bit AEVH in PMR3 and bit PCR3 $_6$ in PC					
	AEVH	0				
	PCR3 <sub>6</sub>	0	1			
	Pin function	P36 input pin	P36 output pin	AEV		

 $\begin{array}{ll} P3_5/TXD_{31} & \mbox{The pin function depends on bit TE}_{31} \mbox{ in SCR3-1, bit SPC31 in SPCF} \\ PCR3_5 \mbox{ in PCR3.} \end{array}$ 

SPC31	(		
TE <sub>31</sub>	0		
PCR3₅	0	1	
Pin function	P3₅ input pin	P3₅ output pin	TXD <sub>3</sub>
	TE <sub>31</sub> PCR35	TE <sub>31</sub> (           PCR35         0	TE <sub>31</sub> 0           PCR35         0         1

P3 <sub>4</sub> /RXD <sub>31</sub>	The pin function dep	pends on bit RE <sub>31</sub> in	SCR3-1 and bit PCR	3₄ in P
	RE <sub>31</sub>	(	)	
	PCR3 <sub>4</sub>	0	1	
	Pin function	P34 input pin	P3 <sub>4</sub> output pin	RXD
			1	

#### 

_						
	CKE311	0				
-	CKE310			1		
-	COM3 <sub>1</sub>	0		1	*	
-	PCR3 <sub>3</sub>	0 1		,	*	
	Pin function	$P3_3$ input pin	P33 output pin	SCK <sub>31</sub> output pin		

Rev. 6.00 Aug 04, 2006 pag REJ0



H8/38427)	The pin function depends on bit $PCR3_2$ in PCR3.						
	PCR3 <sub>2</sub>	0		1			
	Pin function	P3 <sub>2</sub> input p	in P3 <sub>2</sub> ou	tput pin			
P3 <sub>1</sub> /UD (H8/3827R,	<ul> <li>H8/3827R Group and H8/3827S Group</li> <li>The pin function depends on bit UD in PMR3 and bit PCR31 in PC</li> </ul>						
H8/3827S)	UD	(	0	1			
	PCR31	0	1	*			
	Pin function	P31 input pin	P31 output pin	UD input	pin		
P3₁/UD/EXCL (H8/38327, H8/38427)	<ul> <li>H8/38327 Group and H8/38427 Group The pin function depends on bit EXCL in PMR2, bit UD in PMR3, PCR3<sub>1</sub> in PCR3.</li> </ul>						
	EXCL	0					
	UD	0		1			
	PCR31	0	1	*			
	Pin function	P31 input pin	P31 output pin	UD input	pin	EX	
P3 <sub>0</sub> /PWM	The pin function dep	ends on bit PW	/M in PMR3 an	d bit PCR3	o in F	PCF	
	PWM	0					
	PCR30	0		1			
	Pin function	P3 <sub>0</sub> input p	in P3 <sub>0</sub> ou	tput pin	PW	٧M	

Rev. 6.00 Aug 04, 2006 page 210 of 626 REJ09B0144-0600

P3 <sub>5</sub> /TXD <sub>31</sub> P3 <sub>4</sub> /RXD <sub>31</sub> P3 <sub>3</sub> /SCK <sub>31</sub>	mpeaanee	state	state	Inpedence	state
P3 <sub>2</sub> /RESO <sup>*2</sup>	RESO output	_			
P32 <sup>*4</sup>	Pull-up MOS on	_			
P32 <sup>*3</sup> P31/UD <sup>*2</sup> P31/UD/EXCL <sup>*3*4</sup> P30/PWM	High- impedance	_			

Notes: 1. A high-level signal is output when the MOS pull-up is in the on state.

- 2. Applies to H8/3827R Group and H8/3827S Group.
- 3. Applies to the mask ROM version of the H8/38327 Group and H8/38427 G
- 4. Applies to the F-ZTAT version of the H8/38327 Group and H8/38427 Group

#### 8.3.5 MOS Input Pull-Up

Port 3 has a built-in MOS input pull-up function that can be controlled by software. W PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS p that pin. The MOS pull-up function is in the off state after a reset.

PCR3n	0	0	1
PUCR3n	0	1	*
MOS input pull-up	Off	On	Off

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 8.3 Port 4 Pin Configuration

### 8.4.2 Register Configuration and Description

Table 8.8 shows the port 4 register configuration.

### Table 8.8Port 4 Registers

Name	Abbr.	R/W	Initial Value
Port data register 4	PDR4	R/W	H'F8
Port control register 4	PCR4	W	H'F8

Rev. 6.00 Aug 04, 2006 page 212 of 626 REJ09B0144-0600

bits are set to 1, the values stored in PDR4 are read, regardless of the actual pin states. read while PCR4 bits are cleared to 0, the pin states are read.

Upon reset, PDR4 is initialized to H'F8.

#### 2. Port Control Register 4 (PCR4)

Bit	7	6	5	4	3	2	1
	—		—	—	—	PCR4 <sub>2</sub>	PCR41
Initial value	1	1	1	1	1	0	0
Read/Write	_	_	_	_	_	W	W

PCR4 is an 8-bit register for controlling whether each of port 4 pins P4<sub>2</sub> to P4<sub>0</sub> function input pin or output pin. Setting a PCR4 bit to 1 makes the corresponding pin an output clearing the bit to 0 makes the pin an input pin. PCR4 and PDR4 settings are valid wh corresponding pins are designated for general-purpose input/output by SCR3-2.

Upon reset, PCR4 is initialized to H'F8.

PCR4 is a write-only register, which always reads all 1s.

Rev. 6.00 Aug 04, 2006 pag REJ0

IRQU	0	1
Pin function	P43 input pin	IRQ₀ input

 $\begin{array}{c} P4_2/TXD_{32} \\ P4_2/TXD_{32} \end{array} \quad \mbox{The pin function depends on bit $TE_{32}$ in $SCR3-2$, bit $SPC32$ in $SPCR$ \\ PCR4_2$ in $PCR4.$ \end{array}$ 

-			
SPC32	(		
TE <sub>32</sub>	(		
PCR4 <sub>2</sub>	0	1	
Pin function	P42 input pin	P4 <sub>2</sub> output pin	TXD <sub>32</sub>

P4<sub>0</sub>/SCK<sub>32</sub> The pin function depends on bit CKE321 and CKE320 in SCR3-2, bit SMR32, and bit PCR4<sub>0</sub> in PCR4.

CKE321	0				
CKE320			1		
COM32	(	1	*		
PCR4 <sub>0</sub>	0 1			*	
Pin function	P4 <sub>0</sub> input pin	P4 <sub>0</sub> output pin		output in	S

\*

Rev. 6.00 Aug 04, 2006 page 214 of 626 REJ09B0144-0600

	mpedanee	p	p. eee	 p	
P4 <sub>1</sub> /RXD <sub>32</sub>		state	state	state	
P40/SCK32					

### 8.5 Port 5

### 8.5.1 Overview

Port 5 is an 8-bit I/O port, configured as shown in figure 8.4.




Figure 8.4 Port 5 Pin Configuration

Rev. 6.00 Aug 04, 2006 pag REJ0

Port pull-up control register 5	PUCR5	R/W	H'00
Port mode register 5	PMR5	R/W	H'00

#### 1. Port Data Register 5 (PDR5)

Bit	7	6	5	4	3	2	1
	P57	P5 <sub>6</sub>	P5 <sub>5</sub>	P54	P5 <sub>3</sub>	P5 <sub>2</sub>	P5 <sub>1</sub>
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR5 is an 8-bit register that stores data for port 5 pins  $P5_7$  to  $P5_0$ . If port 5 is read wh bits are set to 1, the values stored in PDR5 are read, regardless of the actual pin states. read while PCR5 bits are cleared to 0, the pin states are read.

Upon reset, PDR5 is initialized to H'00.

### 2. Port Control Register 5 (PCR5)

Bit	7	6	5	4	3	2	1
	PCR57	PCR5 <sub>6</sub>	PCR55	PCR5 <sub>4</sub>	PCR53	PCR5 <sub>2</sub>	PCR51
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR5 is an 8-bit register for controlling whether each of the port 5 pins  $P5_7$  to  $P5_0$  function input pin or output pin. Setting a PCR5 bit to 1 makes the corresponding pin an output clearing the bit to 0 makes the pin an input pin. PCR5 and PDR5 settings are valid whet corresponding pins are designated for general-purpose input/output by PMR5 and bits SGS0 in LPCR.

Upon reset, PCR5 is initialized to H'00.

Rev. 6.00 Aug 04, 2006 page 216 of 626 REJ09B0144-0600

PUCR5 controls whether the MOS pull-up of each of port 5 pins  $P5_7$  to  $P5_0$  is on or of PCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the MOS the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR5 is initialized to H'00.

#### 4. Port Mode Register 5 (PMR5)

Bit	7	6	5	4	3	2	1
	WKP <sub>7</sub>	WKP <sub>6</sub>	WKP <sub>5</sub>	WKP <sub>4</sub>	WKP <sub>3</sub>	WKP <sub>2</sub>	WKP <sub>1</sub>
Initial value	0	0	0	0	0	0	0
Read/Write	R/W						

PMR5 is an 8-bit read/write register, controlling the selection of pin functions for port

Upon reset, PMR5 is initialized to H'00.

**Bit n:**  $P5_n/\overline{WKP_n}/SEG_{n+1}$  pin function switch (WKPn)

When pin P5n/WKPn/SEGn+1 is not used as  $SEG_{n+1}$ , these bits select whether the pin P5n or  $\overline{WKP}_n$ .

Bit n WKPn	Description
0	Functions as P5n I/O pin
1	Functions as $\overline{WKP}_n$ input pin

Note: For use as SEG<sub>n+1</sub>, see section 13.2.1, LCD Port Control Register (LPCR).

#### 

P50/WKP0/SEG1

(n

SGS3 to SGS0		0***			
WKPn	0		1		
PCR5 <sub>n</sub>	0	1	*		
Pin function	P5 <sub>n</sub> input pin	P5 <sub>n</sub> output pin	WKPn input pin		

\*

## 8.5.4 Pin States

Table 8.13 shows the port 5 pin states in each operating mode.

## Table 8.13 Port 5 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive
P5 <sub>7</sub> /WKP <sub>7</sub> / SEG <sub>8</sub> to P5 <sub>0</sub> / WKP <sub>0</sub> /SEG <sub>1</sub>	High- impedance	Retains previous state		High- impedance*		Functional

Note: \* A high-level signal is output when the MOS pull-up is in the on state.

Rev. 6.00 Aug 04, 2006 page 218 of 626 REJ09B0144-0600

MOS input pull-up	Off	On	Off
-------------------	-----	----	-----

### 8.6 Port 6

#### 8.6.1 Overview

Port 6 is an 8-bit I/O port. The port 6 pin configuration is shown in figure 8.5.




Figure 8.5 Port 6 Pin Configuration

Rev. 6.00 Aug 04, 2006 pag REJ0

0				
Port pull-up control register 6	PUCR6	R/W	H'00	

#### 1. Port Data Register 6 (PDR6)

Bit	7	6	5	4	3	2	1
	P67	P6 <sub>6</sub>	P6 <sub>5</sub>	P64	P63	P6 <sub>2</sub>	P6 <sub>1</sub>
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR6 is an 8-bit register that stores data for port 6 pins P67 to P60.

If port 6 is read while PCR6 bits are set to 1, the values stored in PDR6 are read, regard actual pin states. If port 6 is read while PCR6 bits are cleared to 0, the pin states are readered to 0, the pin states are readered to 0.

Upon reset, PDR6 is initialized to H'00.

#### 2. Port Control Register 6 (PCR6)

Bit	7	6	5	4	3	2	1
	PCR67	PCR6 <sub>6</sub>	PCR65	PCR6 <sub>4</sub>	PCR6 <sub>3</sub>	PCR6 <sub>2</sub>	PCR6 <sub>1</sub>
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR6 is an 8-bit register for controlling whether each of the port 6 pins  $P6_7$  to  $P6_0$  function input pin or output pin.

Setting a PCR6 bit to 1 makes the corresponding pin (P6<sub>7</sub> to P6<sub>0</sub>) an output pin, while c bit to 0 makes the pin an input pin. PCR6 and PDR6 settings are valid when the correspondence pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR.

Upon reset, PCR6 is initialized to H'00.

Rev. 6.00 Aug 04, 2006 page 220 of 626 REJ09B0144-0600

PUCR6 controls whether the MOS pull-up of each of the port 6 pins  $P6_7$  to  $P6_0$  is on a PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR6 is initialized to H'00.

## 8.6.3 **Pin Functions**

Table 8.15 shows the port 6 pin functions.

#### Table 8.15 Port 6 Pin Functions

Pin	Pin Functions and	Pin Functions and Selection Method					
P6 <sub>7</sub> /SEG <sub>16</sub> to P6 <sub>0</sub> /SEG <sub>9</sub>	The pin function dep LPCR.	The pin function depends on bit PCR6n in PCR6 and bits SGS3 to S LPCR. (n					
	SEG3 to SEGS0	00**, 010*		01			
	PCR6 <sub>n</sub>	0	1				
	Pin function	P6 <sub>n</sub> input pin	P6 <sub>n</sub> output pin	SEG			
	<u> </u>		L	4			

Rev. 6.00 Aug 04, 2006 pag REJ0

state state state	0.0103	 p	p	 p. eee	
		state	state	state	


Note: \* A high-level signal is output when the MOS pull-up is in the on state.


#### 8.6.5 MOS Input Pull-Up

Port 6 has a built-in MOS pull-up function that can be controlled by software. When a cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS pull-up for the MOS pull-up function is in the off state after a reset.

PCR6n	0	0	1
PUCR6 <sub>n</sub>	0	1	*
MOS input pull-up	Off	On	Off

Rev. 6.00 Aug 04, 2006 page 222 of 626 REJ09B0144-0600





#### 8.7.2 Register Configuration and Description

Table 8.17 shows the port 7 register configuration.

#### Table 8.17 Port 7 Registers

Name	Abbr.	R/W	Initial Value
Port data register 7	PDR7	R/W	H'00
Port control register 7	PCR7	W	H'00

Rev. 6.00 Aug 04, 2006 pag REJ0

PDR/ is an 8-bit register that stores data for port / pins  $P/_7$  to  $P/_0$ . If port / is read wh bits are set to 1, the values stored in PDR7 are read, regardless of the actual pin states. read while PCR7 bits are cleared to 0, the pin states are read.

Upon reset, PDR7 is initialized to H'00.

#### 2. Port Control Register 7 (PCR7)

Bit	7	6	5	4	3	2	1
	PCR77	PCR7 <sub>6</sub>	PCR75	PCR7 <sub>4</sub>	PCR7 <sub>3</sub>	PCR7 <sub>2</sub>	PCR71
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR7 is an 8-bit register for controlling whether each of the port 7 pins  $P7_7$  to  $P7_0$  function input pin or output pin. Setting a PCR7 bit to 1 makes the corresponding pin an output clearing the bit to 0 makes the pin an input pin. PCR7 and PDR7 settings are valid whet corresponding pins are designated for general-purpose input/output by bits SGS3 to SG LPCR.

Upon reset, PCR7 is initialized to H'00.

PCR7 is a write-only register, which always reads as all 1s.

Rev. 6.00 Aug 04, 2006 page 224 of 626 REJ09B0144-0600

SEGS3 to SEGS0	00**		
PCR7 <sub>n</sub>	0	1	
Pin function	P7 <sub>n</sub> input pin	P7 <sub>n</sub> output pin	SEG <sub>n</sub>


### 8.7.4 Pin States

Table 8.19 shows the port 7 pin states in each operating mode.

#### Table 8.19 Port 7 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive
P7 <sub>7</sub> /SEG <sub>24</sub> to P7 <sub>0</sub> /SEG <sub>17</sub>	High- impedance	Retains previous state		High- impedance		Functional

Rev. 6.00 Aug 04, 2006 pag REJ0



#### Figure 8.7 Port 8 Pin Configuration

#### 8.8.2 Register Configuration and Description

Table 8.20 shows the port 8 register configuration.

#### Table 8.20Port 8 Registers

Name	Abbr.	R/W	Initial Value
Port data register 8	PDR8	R/W	H'00
Port control register 8	PCR8	W	H'00

Rev. 6.00 Aug 04, 2006 page 226 of 626 REJ09B0144-0600

bits are set to 1, the values stored in PDR8 are read, regardless of the actual pin states. read while PCR8 bits are cleared to 0, the pin states are read.

Upon reset, PDR8 is initialized to H'00.

#### 2. Port Control Register 8 (PCR8)

Bit	7	6	5	4	3	2	1
	PCR87	PCR86	PCR85	PCR84	PCR83	PCR82	PCR81
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR8 is an 8-bit register for controlling whether each of the port 8 pins  $P8_7$  to  $P8_0$  fun input or output pin. Setting a PCR8 bit to 1 makes the corresponding pin an output pin clearing the bit to 0 makes the pin an input pin. PCR8 and PDR8 settings are valid wh corresponding pins are designated for general-purpose input/output by bits SGS3 to Se LPCR.

Upon reset, PCR8 is initialized to H'00.

PCR8 is a write-only register, which is always read as all 1s.

Rev. 6.00 Aug 04, 2006 pag REJ0

CL <sub>1</sub>	IN	LPCR.

SEGS3 to SEGS0	00	0*	001*, 01**, 1***	
SGX	0		0	
PCR87	0	1	*	
Pin function	P87 input pin	P87 output pin	SEG <sub>32</sub> output pin	CL

P8 <sub>6</sub> /SEG <sub>31</sub> / CL <sub>2</sub>	The pin function depends on bit PCR8 $_6$ in PCR8 and bits SGX and SGS3 in LPCR.						
	SEGS3 to SEGS0 000*			001*, 01**, 1***			
	SGX	0		0			
	PCR8 <sub>6</sub>	0	1	*			
	Pin function	P86 input pin	P86 output pin	SEG <sub>31</sub> output pin	CL		

SEGS3 to SEGS0	00	)0*	001*, 01**, 1***	
SGX	(	D	0	
PCR8₅	0	1	*	
Pin function	P8₅ input pin	P8₅ output pin	SEG <sub>30</sub> output pin	D

P84/SEG29/The pin function depends on bit PCR84 in PCR8 and bits SGX and SGS3Min LPCR.

SEGS3 to SEGS0	00	0*	001*, 01**, 1***	
SGX	0		0	
PCR84	0	1	*	
Pin function	P84 input pin	P84 output pin	SEG <sub>29</sub> output pin	Μ

 $P8_3/SEG_{28}$  to The pin function depends on bit PCR8<sub>n</sub> in PCR8 and bits SGS3 to SGS0  $P8_0/SEG_{25}$  (n =

SEGS3 to SEGS0	00	001*, 0	
PCR8 <sub>n</sub>	0	1	
Pin function	P8n input pin	P8n output pin	SEG <sub>n+25</sub>

\*

Rev. 6.00 Aug 04, 2006 page 228 of 626 REJ09B0144-0600

P8 <sub>5</sub> /SEG <sub>30</sub> /DO	state	state	state
P84/SEG29/M			
P8 <sub>3</sub> /SEG <sub>28</sub> to			
P80/SEG25			

## 8.9 Port A

#### 8.9.1 Overview

Port A is a 4-bit I/O port, configured as shown in figure 8.8.




Figure 8.8 Port A Pin Configuration

Rev. 6.00 Aug 04, 2006 pag REJ0

Port control register /	4	PCRA	VV	H'F0
-------------------------	---	------	----	------


#### 1. Port Data Register A (PDRA)

Bit	7	6	5	4	3	2	1
		_	—		PA <sub>3</sub>	PA <sub>2</sub>	PA <sub>1</sub>
Initial value	1	1	1	1	0	0	0
Read/Write	_	_	_	_	R/W	R/W	R/W

PDRA is an 8-bit register that stores data for port A pins  $PA_3$  to  $PA_0$ . If port A is read v PCRA bits are set to 1, the values stored in PDRA are read, regardless of the actual pin port A is read while PCRA bits are cleared to 0, the pin states are read.

Upon reset, PDRA is initialized to H'F0.

#### 2. Port Control Register A (PCRA)



PCRA controls whether each of port A pins  $PA_3$  to  $PA_0$  functions as an input pin or out Setting a PCRA bit to 1 makes the corresponding pin an output pin, while clearing the l makes the pin an input pin. PCRA and PDRA settings are valid when the correspondin designated for general-purpose input/output by LPCR.

Upon reset, PCRA is initialized to H'F0.

PCRA is a write-only register, which always reads all 1s.

Rev. 6.00 Aug 04, 2006 page 230 of 626 REJ09B0144-0600

SEGS3 to SEGS0	0000	0000	N
PCRA <sub>3</sub>	0	1	
Pin function	PA <sub>3</sub> input pin	PA <sub>3</sub> output pin	CON

PA <sub>2</sub> /COM <sub>3</sub>	The pin function depends on bit PCRA <sub>2</sub> in PCRA and bits SGS3 to S							
	SEGS3 to SEGS0	0000	0000	1				
	PCRA <sub>2</sub>	0	1					
	Pin function	PA <sub>2</sub> input pin	PA <sub>2</sub> output pin	CON				
PA <sub>1</sub> /COM <sub>2</sub>	The pin function depe	ends on bit PCRA <sub>1</sub>	in PCRA and bits S	GS3 to				
	SEGS3 to SEGS0	0000	0000	1				
	PCRA <sub>1</sub>	0	1					
	Pin function	PA1 input pin	PA <sub>1</sub> output pin	CON				
PA <sub>0</sub> /COM <sub>1</sub>	The pin function depe	ends on bit PCRA0	in PCRA and bits S	GS3 to				
	SEGS3 to SEGS0	0000						
	PCRA <sub>0</sub>	0	1					
	Pin function	PA₀ input pin	PA <sub>0</sub> output pin	CON				

Rev. 6.00 Aug 04, 2006 pag REJ0

	 p. ee a.e	p. e e a e	 p. eee	
PA <sub>1</sub> /COM <sub>2</sub>	state	state	state	
PA <sub>0</sub> /COM <sub>1</sub>				

## 8.10 Port B

#### 8.10.1 Overview

Port B is an 8-bit input-only port, configured as shown in figure 8.9.




Figure 8.9 Port B Pin Configuration

Rev. 6.00 Aug 04, 2006 page 232 of 626 REJ09B0144-0600

#### Port Data Register B (PDRB)

Bit	7	6	5	4	3	2	1
	PB <sub>7</sub>	$PB_6$	PB <sub>5</sub>	$PB_4$	PB <sub>3</sub>	PB <sub>2</sub>	PB <sub>1</sub>
	·						
Read/Write	R	R	R	R	R	R	R

Reading PDRB always gives the pin states. However, if a port B pin is selected as an channel for the A/D converter by AMR bits CH3 to CH0, that pin reads 0 regardless of voltage.

## 8.11 Input/Output Data Inversion Function

#### 8.11.1 Overview

With input pins  $\overline{WKP}_0$  to  $\overline{WKP}_7$ , RXD<sub>31</sub>, and RXD<sub>32</sub>, and output pins TXD<sub>31</sub> and TXL can be handled in inverted form.




Figure 8.10 Input/Output Data Inversion Function

Rev. 6.00 Aug 04, 2006 pag REJ09

#### Serial Port Control Register (SPCR)

Bit	7	6	5	4	3	2	1
			SPC32	SPC31	SCINV3	SCINV2	SCINV1
Initial value	1	1	0	0	0	0	0
Read/Write	_	—	R/W	R/W	R/W	R/W	R/W

SPCR is an 8-bit readable/writable register that performs RXD<sub>31</sub>, RXD<sub>32</sub>, TXD<sub>31</sub>, and T input/output data inversion switching. SPCR is initialized to H'C0 by a reset.

#### Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified.

**Bit 5:** P4<sub>2</sub>/TXD<sub>32</sub> pin function switch (SPC32)

This bit selects whether pin  $P4_2/TXD_{32}$  is used as  $P4_2$  or as  $TXD_{32}$ .

Bit 5 SPC32	Description	
0	Functions as P4 <sub>2</sub> I/O pin	(iı
1	Functions as TXD <sub>32</sub> output pin*	
Note: *	Set the TE bit in SCR3 after setting this bit to 1.	

Rev. 6.00 Aug 04, 2006 page 234 of 626 REJ09B0144-0600

**Bit 3:** TXD<sub>32</sub> pin output data inversion switch

Bit 3 specifies whether or not TXD<sub>32</sub> pin output data is to be inverted.

Bit 3 SCINV3	Description
0	TXD <sub>32</sub> output data is not inverted
1	TXD <sub>32</sub> output data is inverted

Bit 2: RXD<sub>32</sub> pin input data inversion switch

Bit 2 specifies whether or not RXD<sub>32</sub> pin input data is to be inverted.

Bit 2 SCINV2	Description
0	RXD <sub>32</sub> input data is not inverted
1	RXD <sub>32</sub> input data is inverted

Bit 1: TXD<sub>31</sub> pin output data inversion switch

Bit 1 specifies whether or not  $TXD_{31}$  pin output data is to be inverted.

Bit 1 SCINV1	Description
0	TXD <sub>31</sub> output data is not inverted
1	TXD <sub>31</sub> output data is inverted

Rev. 6.00 Aug 04, 2006 pag REJ0



#### 8.11.3 Note on Modification of Serial Port Control Register

When a serial port control register is modified, the data being input or output up to that inverted immediately after the modification, and an invalid data change is input or output modifying a serial port control register, do so in a state in which data changes are inval

## 8.12 Application Note

#### 8.12.1 The Management of the Un-Use Terminal

If an I/O pin not used by the user system is floating, pull it up or down.

- If an unused pin is an input pin, handle it in one of the following ways:
  - Pull it up to V<sub>CC</sub> with an on-chip pull-up MOS.
  - Pull it up to  $V_{CC}$  with an external resistor of approximately 100 k $\Omega$ .
  - Pull it down to  $V_{SS}$  with an external resistor of approximately 100 k $\Omega$ .
  - For a pin also used by the A/D converter, pull it up to  $AV_{CC}$ .
- If an unused pin is an output pin, handle it in one of the following ways:
  - Set the output of the unused pin to high and pull it up to  $V_{CC}$  with an external reapproximately 100 k $\Omega$ .
  - Set the output of the unused pin to low and pull it down to  $V_{SS}$  with an external approximately 100 k $\Omega$ .

Rev. 6.00 Aug 04, 2006 page 236 of 626 REJ09B0144-0600

#### 

Name	Functions	Internal Clock	Event Input Pin	Waveform Output Pin	Ren
Timer A	8-bit interval timer	φ/8 to φ/8192	_	—	
	<ul> <li>Interval function</li> </ul>	(8 choices)			
	Time base	$\phi_W/128$ (choice of 4 overflow periods)	-		
	Clock output	<ul> <li>φ/4 to φ/32</li> <li>φ<sub>W</sub>, φ<sub>W</sub>/4 to φ<sub>W</sub>/32</li> <li>(9 choices)</li> </ul>	_	TMOW	-
Timer C	8-bit timer	φ/4 to φ/8192, φ <sub>W</sub> /4	TMIC	_	Up-
	<ul> <li>Interval function</li> </ul>	(7 choices)			cou
	<ul> <li>Event counting function</li> </ul>				cont soft hard
	<ul> <li>Up-count/down- count selectable</li> </ul>				
Timer F	16-bit timer	φ/4 to φ/32, φ <sub>W</sub> /4	TMIF	TMOFL	
	Event counting function Also usable as two independent8- bit timers Output compare output function	(4 choices)		TMOFH	
Timer G	8-bit timer	$\varphi/2$ to $\varphi/64, \varphi_W/4$	TMIG	_	• Co
	<ul> <li>Input capture function</li> </ul>	(4 choices)			cle • Bu
	<ul> <li>Interval function</li> </ul>				inp no

Rev. 6.00 Aug 04, 2006 pag REJ09

- - - -
  - Counts events asynchronous to φ and φw

## 9.2 Timer A

### 9.2.1 Overview


Timer A is an 8-bit timer with interval timing and real-time clock time-base functions. time-base function is available when a 32.768-kHz crystal oscillator is connected. A cl divided from 32.768 kHz, from 38.4 kHz (if a 38.4 kHz crystal oscillator is connected), the system clock, can be output at the TMOW pin.

#### 1. Features

Features of timer A are given below.

- Choice of eight internal clock sources (φ/8192, φ/4096, φ/2048, φ/512, φ/256, φ/128 φ/8).
- Choice of four overflow periods (1 s, 0.5 s, 0.25 s, 31.25 ms) when timer A is used time base (using a 32.768 kHz crystal oscillator).
- An interrupt is requested when the counter overflows.
- Any of nine clock signals can be output at the TMOW pin: 32.768 kHz divided by 34 (1 kHz, 2 kHz, 4 kHz, 8 kHz, 32,768 kHz) or 38.4 kHz divided by 32, 16, 8, or 44 2.4 kHz, 4.8 kHz, 9.6 kHz, 38.4 kHz), and the system clock divided by 32, 16, 8, or
- Use of module standby mode enables this module to be placed in standby mode ind when not used.

Rev. 6.00 Aug 04, 2006 page 238 of 626 REJ09B0144-0600



#### Figure 9.1 Block Diagram of Timer A

#### 3. Pin Configuration

Table 9.2 shows the timer A pin configuration.

#### Table 9.2Pin Configuration

Name	Abbr.	I/O	Function
Clock output	TMOW	Output	Output of waveform generated by timer A ou

Rev. 6.00	Aug 04,	2006	pa
		RI	EJ0

Clock stop register 1	CKSTPR1	R/W	H'FF
Subclock output select register	CWOSR	R/W	H'FE

## 9.2.2 Register Descriptions

### 1. Timer Mode Register A (TMA)

Bit	7	6	5	4	3	2	1
	TMA7	TMA6	TMA5	—	TMA3	TMA2	TMA1
Initial value	0	0	0	1	0	0	0
Read/Write	R/W	R/W	R/W	_	R/W	R/W	R/W

TMA is an 8-bit read/write register for selecting the prescaler, input clock, and output of Upon reset, TMA is initialized to H'10.

Rev. 6.00 Aug 04, 2006 page 240 of 626 REJ09B0144-0600

CWOS	TMA7	TMA6	TMA5	Clock Output
0	0	0	0	ф/32
			1	φ/16
		1	0	ф/8
			1	φ/4
	1	0	0	φ <sub>w</sub> /32
			1	φ <sub>w</sub> /16
		1	0	φ <sub>w</sub> /8
			1	φ <sub>w</sub> /4
1	*	*	*	φ <sub>w</sub>

#### Bit 4: Reserved bit

Bit 4 is reserved; it is always read as 1, and cannot be modified.

Rev. 6.00 Aug 04, 2006 pag REJ09

			I	1 33, φ <del>1</del> 030	
		1	0	PSS, ø/2048	
			1	PSS, ø/512	
	1	0	0	PSS,	
			1	PSS,	
		1	0	PSS,	
			1	PSS, φ/8	
1	0	0	0	PSW, 1 s	Cloc
			1	PSW, 0.5 s	(whe 32.7
		1	0	PSW, 0.25 s	52.1
			1	PSW, 0.03125 s	
	1	0	0	PSW and TCA are reset	
			1		
		1	0		
			1		

Rev. 6.00 Aug 04, 2006 page 242 of 626 REJ09B0144-0600

source for input to this counter is selected by bits TMA3 to TMA0 in timer mode regination (TMA). TCA values can be read by the CPU in active mode, but cannot be read in surmode. When TCA overflows, the IRRTA bit in interrupt request register 1 (IRR1) is a selected by the transformation of transformation of the transformation of transformation of the transformation of the transformation of trans

TCA is cleared by setting bits TMA3 and TMA2 of TMA to 11.

Upon reset, TCA is initialized to H'00.

#### 3. Clock Stop Register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1
	_	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKST
Initial value	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control to modules. Only the bit relating to timer A is described here. For details of the other bit sections on the relevant modules.

Bit 0: Timer A module standby mode control (TACKSTP)

Bit 0 controls setting and clearing of module standby mode for timer A.

TACKSTP	Description
0	Timer A is set to module standby mode
1	Timer A module standby mode is cleared

Rev. 6.00 Aug 04, 2006 pag REJ0

CWOSR is initialized to H'FE by a reset.

Bits 7 to 1: Reserved bits

Bits 7 to 1 are reserved; they are always read as 1 and cannot be modified.

**Bit 0:** TMOW pin clock select (CWOS)

Bit 0 selects the clock to be output from the TMOW pin.

Bit 0 CWOS	Description	
0	Clock output from timer A is output (see TMA)	(iı
1	$\phi_w$ is output	

Rev. 6.00 Aug 04, 2006 page 244 of 626 REJ09B0144-0600

TMA; any of eight internal clock signals output by prescaler S can be selected.

After the count value in TCA reaches H'FF, the next clock signal input causes timer A overflow, setting bit IRRTA to 1 in interrupt request register 1 (IRR1). If IENTA = 1 enable register 1 (IENR1), a CPU interrupt is requested.\*

At overflow, TCA returns to H'00 and starts counting up again. In this mode timer A an interval timer that generates an overflow output at intervals of 256 input clock puls

Note: \* For details on interrupts, see section 3.3, Interrupts.

#### 2. Real-Time Clock Time Base Operation

When bit TMA3 in TMA is set to 1, timer A functions as a real-time clock time base I clock signals output by prescaler W. The overflow period of timer A is set by bits TM TMA0 in TMA. A choice of four periods is available. In time base operation (TMA3 bit TMA2 to 1 clears both TCA and prescaler W to their initial values of H'00.

#### 3. Clock Output

Setting bit TMOW in port mode register 1 (PMR1) to 1 causes a clock signal to be ou TMOW. Nine different clock output signals can be selected by means of bits TMA7 t TMA and bit CWOS in CWOSR. The system clock divided by 32, 16, 8, or 4 can be active mode and sleep mode. A 32.768 kHz or 38.4 kHz signal divided by 32, 16, 8, or output in active mode, sleep mode, watch mode, subactive mode, and subsleep mode. kHz or 38.4 kHz clock is output in all modes except the reset state.

Rev. 6.00 Aug 04, 2006 pag REJ0



			1 0110000110		i laitea	. Iditto d	. Iditto d	. idited
	Clock time base	Reset	Functions	Functions	Functions	Functions	Functions	Halted
TMA	CWOSR	Reset	Functions	Retained	Retained	Functions	Retained	Retained

Note: When the real-time clock time base function is selected as the internal clock of T active mode or sleep mode, the internal clock is not synchronous with the system it is synchronized by a synchronizing circuit. This may result in a maximum error the count cycle.

#### 9.2.5 Application Note

When bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) is cleared to 0, bit 3 (7 the timer mode register A (TMA) cannot be rewritten.

Set bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) to 1 before rewriting bit of the timer mode register A (TMA).


Rev. 6.00 Aug 04, 2006 page 246 of 626 REJ09B0144-0600



Features of timer C are given below.

- Choice of seven internal clock sources (φ/8192, φ/2048, φ/512, φ/64, φ/16, φ/4, φw external clock (can be used to count external events).
- An interrupt is requested when the counter overflows.
- Up/down-counter switching is possible by hardware or software.
- Subactive mode and subsleep mode operation is possible when  $\phi w/4$  is selected as clock, or when an external clock is selected.
- Use of module standby mode enables this module to be placed in standby mode in when not used.

Rev. 6.00 Aug 04, 2006 pag REJ09



#### Figure 9.2 Block Diagram of Timer C

#### 3. Pin Configuration

Table 9.5 shows the timer C pin configuration.

#### Table 9.5Pin Configuration

Name	Abbr.	I/O	Function
Timer C event input	TMIC	Input	Input pin for event in
Timer C up/down-count selection	UD	Input	Timer C up/down se

Rev. 6.00 Aug 04, 2006 page 248 of 626 REJ09B0144-0600

Timer load register C	TLC	W	H'00
Clock stop register 1	CKSTPR1	R/W	H'FF

#### 9.3.2 Register Descriptions

#### 1. Timer Mode Register C (TMC)

Bit	7	6	5	4	3	2	1
	TMC7	TMC6	TMC5	_	—	TMC2	TMC1
Initial value	0	0	0	1	1	0	0
Read/Write	R/W	R/W	R/W			R/W	R/W

TMC is an 8-bit read/write register for selecting the auto-reload function and input cloperforming up/down-counter control.

Upon reset, TMC is initialized to H'18.

**Bit 7:** Auto-reload function select (TMC7)

Bit 7 selects whether timer C is used as an interval timer or auto-reload timer.

Bit 7 TMC7	Description
0	Interval timer function selected
1	Auto-reload function selected

Rev. 6.00 Aug 04, 2006 pag REJ0



1	*	Hardware control by UD pin input UD pin input high: Down-counter
		UD pin input low: Up-counter

#### Bits 4 and 3: Reserved bits

Bits 4 and 3 are reserved; they are always read as 1 and cannot be modified.

#### Bits 2 to 0: Clock select (TMC2 to TMC0)

Bits 2 to 0 select the clock input to TCC. For external event counting, either the rising edge can be selected.

Bit 2 TMC2	Bit 1 TMC1	Bit 0 TMC0	Description
0	0	0	Internal clock:
0	0	1	Internal clock:
0	1	0	Internal clock:
0	1	1	Internal clock:
1	0	0	Internal clock:
1	0	1	Internal clock:
1	1	0	Internal clock: <a href="https://www.www.www.endoweduction.com">https://www.www.www.www.www.www.www.www.www.w</a>
1	1	1	External event (TMIC): rising or falling $edge^*$

Note: \* The edge of the external event signal is selected by bit IEG1 in the IRQ edge register (IEGR). See 1. IRQ edge select register (IEGR) in 3.3.2 for details. be set to 1 in port mode register 1 (PMR1) before setting 111 in bits TMC2 to

Rev. 6.00 Aug 04, 2006 page 250 of 626 REJ09B0144-0600

input. The clock source for input to this counter is selected by bits TMC2 to TMC0 in register C (TMC). TCC values can be read by the CPU at any time.

When TCC overflows from H'FF to H'00 or to the value set in TLC, or underflows from H'FF or to the value set in TLC, the IRRTC bit in IRR2 is set to 1.

TCC is allocated to the same address as TLC.

Upon reset, TCC is initialized to H'00.

#### 3. Timer Load Register C (TLC)

Bit	7	6	5	4	3	2	1
	TLC7	TLC6	TLC5	TLC4	TLC3	TLC2	TLC1
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

TLC is an 8-bit write-only register for setting the reload value of timer counter C (TC

When a reload value is set in TLC, the same value is loaded into timer counter C as w starts counting up from that value. When TCC overflows or underflows during operator reload mode, the TLC value is loaded into TCC. Accordingly, overflow/underflow perset within the range of 1 to 256 input clocks.

The same address is allocated to TLC as to TCC.

Upon reset, TLC is initialized to H'00.

Rev. 6.00 Aug 04, 2006 pag REJ0

modules. Only the bit relating to timer C is described here. For details of the other bits sections on the relevant modules.

Bit 1: Timer C module standby mode control (TCCKSTP)

Bit 1 controls setting and clearing of module standby mode for timer C.

TCCKSTP	Description	
0	Timer C is set to module standby mode	
1	Timer C module standby mode is cleared	(ii

#### 9.3.3 Timer Operation

#### 1. Interval Timer Operation

When bit TMC7 in timer mode register C (TMC) is cleared to 0, timer C functions as a interval timer.

Upon reset, TCC is initialized to H'00 and TMC to H'18, so TCC continues up-counting interval up-counter without halting immediately after a reset. The timer C operating cle selected from seven internal clock signals output by prescalers S and W, or an external at pin TMIC. The selection is made by bits TMC2 to TMC0 in TMC.

TCC up/down-count control can be performed either by software or hardware. The selemade by bits TMC6 and TMC5 in TMC.

After the count value in TCC reaches H'FF (H'00), the next clock input causes timer C (underflow), setting bit IRRTC to 1 in IRR2. If IENTC = 1 in interrupt enable register a CPU interrupt is requested.

At overflow (underflow), TCC returns to H'00 (H'FF) and starts counting up (down) ag

Rev. 6.00 Aug 04, 2006 page 252 of 626 REJ09B0144-0600

RENESAS

TCC starts its count.

After the count value in TCC reaches H'FF (H'00), the next clock signal input causes to overflow/underflow. The TLC value is then loaded into TCC, and the count continues value. The overflow/underflow period can be set within a range from 1 to 256 input c depending on the TLC value.

The clock sources, up/down control, and interrupts in auto-reload mode are the same a mode.

In auto-reload mode (TMC7 = 1), when a new value is set in TLC, the TLC value is a TCC.

#### 3. Event Counter Operation

Timer C can operate as an event counter, counting rising or falling edges of an external signal input at pin TMIC. External event counting is selected by setting bits TMC2 to timer mode register C to all 1s (111).

When timer C is used to count external event input, bit IRQ1 in PMR1 should be set t IEN1 in IENR1 cleared to 0 to disable interrupt  $IRQ_1$  requests.

#### 4. TCC Up/Down Control by Hardware

With timer C, TCC up/down control can be performed by UD pin input. When bit TM 1 in TMC, TCC functions as an up-counter when UD pin input is high, and as a down when low.

When using UD pin input, set bit UD to 1 in PMR3.

Rev. 6.00 Aug 04, 2006 pag REJ0

		e.					Halted*	Halted*	. laitea
	Auto	reload	Reset	Functions	Functions	Halted	Functions/ Halted <sup>*</sup>	Functions/ Halted <sup>*</sup>	Halted
TMC			Reset	Functions	Retained	Retained	Functions	Retained	Retained
Note	*	the sys mainta 1/φ (s). select operate operate	tem clocl ined by a When th ow/4 as th e on any o r when o e on the s	k and intern synchroni ne counter he internal other intern w/8 has be	nal clock a zation circ is operate clock or se nal clock. en selecte , and the c	re mutuall uit. This r d in subac elect an ex If øw/4 is s d as subcl	ck in active ly asynchro esults in a ctive mode kternal cloo selected as lock $\phi_{SUB}$ , t of the least	onous, syn maximum or subslee k. The co the intern he lower 2	chroniza count cy p mode, unter wil al clock t bits of th

Rev. 6.00 Aug 04, 2006 page 254 of 626 REJ09B0144-0600



• An external event (TMIC) is used in subsleep mode.

#### Symptom

• The counter increments or decrements twice for a single external event input.

Approximate rate of occurrence

The approximate rate of occurrence in cases where the external event input is r synchronized with internal operation is defined by the following equation.

Approximate rate of occurrence P = 30 ns / tsubcyc

For example, if tsubcyc =  $61.06 \ \mu s$  (subclock  $\phi w/2$ ), P =  $0.0005 \ (0.05\%)$ . If 2,0 event inputs occur, there is a likelihood that one of them will cause the counter increment or decrement twice (+2 or -2).

The symptom described is caused by the internal circuit configuration of the devic therefore difficult to avoid. Therefore, it is not advisable to use the clock counter f applications requiring a high degree of accuracy.

> Rev. 6.00 Aug 04, 2006 pag REJ09

#### 1. Features

Features of timer F are given below.

- Choice of four internal clock sources (φ/32, φ/16, φ/4, φw/4) or an external clock (c as an external event counter)
- TMOFH pin (TMOFL pin) toggle output provided using a single compare match sign output initial value can be set)
- Counter resetting by a compare match signal
- Two interrupt sources: one compare match, one overflow
- Can operate as two independent 8-bit timers (timer FH and timer FL) (in 8-bit mode

	Timer FH 8-Bit Timer*	Timer FL 8-Bit Timer/Event Counte
Internal clock	Choice of 4 (\$\phi/32, \$\phi/16, \$\phi/4, \$\phiw/4\$)	
Event input	—	TMIF pin
Toggle output	One compare match signal, output to TMOFH pin(initial value settable)	One compare match signal TMOFL pin (initial value se
Counter reset	Counter can be reset by compare mate	ch signal
Interrupt sources	One compare match One overflow	
Note <sup>.</sup> * When t	imer F operates as a 16-bit timer, it oper	ates on the timer FL overflow

Note: \* When timer F operates as a 16-bit timer, it operates on the timer FL overflow

- Operation in watch mode, subactive mode, and subsleep mode
   When φw/4 is selected as the internal clock, timer F can operate in watch mode, sub mode, and subsleep mode.
- Use of module standby mode enables this module to be placed in standby mode ind when not used.

Rev. 6.00 Aug 04, 2006 page 256 of 626 REJ09B0144-0600




Figure 9.3 Block Diagram of Timer F

Timer FL output	TMOFL	Output	Timer FL toggle output p
-----------------	-------	--------	--------------------------


#### 4. Register Configuration

Table 9.9 shows the register configuration of timer F.

#### Table 9.9Timer F Registers

Name	Abbr.	R/W	Initial Value
Timer control register F	TCRF	W	H'00
Timer control/status register F	TCSRF	R/W	H'00
8-bit timer counter FH	TCFH	R/W	H'00
8-bit timer counter FL	TCFL	R/W	H'00
Output compare register FH	OCRFH	R/W	H'FF
Output compare register FL	OCRFL	R/W	H'FF
Clock stop register 1	CKSTPR1	R/W	H'FF

Rev. 6.00 Aug 04, 2006 page 258 of 626 REJ09B0144-0600



TCF is a 16-bit read/write up-counter configured by cascaded connection of 8-bit time TCFH and TCFL. In addition to the use of TCF as a 16-bit counter with TCFH as the and TCFL as the lower 8 bits, TCFH and TCFL can also be used as independent 8-bit

TCFH and TCFL can be read and written by the CPU, but when they are used in 16-b transfer to and from the CPU is performed via a temporary register (TEMP). For deta see section 9.4.3, CPU Interface.

TCFH and TCFL are each initialized to H'00 upon reset.

a. 16-bit mode (TCF)

When CKSH2 is cleared to 0 in TCRF, TCF operates as a 16-bit counter. The TC is selected by bits CKSL2 to CKSL0 in TCRF.

TCF can be cleared in the event of a compare match by means of CCLRH in TCSI When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OV TCSRF is 1 at this time, IRRTFH is set to 1 in IRR2, and if IENTFH in IENR2 is interrupt request is sent to the CPU.

b. 8-bit mode (TCFL/TCFH)

When CKSH2 is set to 1 in TCRF, TCFH and TCFL operate as two independent 8 counters. The TCFH (TCFL) input clock is selected by bits CKSH2 to CKSH0 (C CKSL0) in TCRF.

TCFH (TCFL) can be cleared in the event of a compare match by means of CCLR in TCSRF.

When TCFH (TCFL) overflows from H'FF to H'00, OVFH (OVFL) is set to 1 in T OVIEH (OVIEL) in TCSRF is 1 at this time, IRRTFH (IRRTFL) is set to 1 in IRF IENTFH (IENTFL) in IENR2 is 1, an interrupt request is sent to the CPU.



				OCF	RFH							OC	RFL	
Read/Write	R/W													
Initial value	1	1	1	1	1	1	1	1	Ĩ	1	1	1	1	1

OCRF is a 16-bit read/write register composed of the two registers OCRFH and OCRF addition to the use of OCRF as a 16-bit register with OCRFH as the upper 8 bits and O the lower 8 bits, OCRFH and OCRFL can also be used as independent 8-bit registers.

OCRFH and OCRFL can be read and written by the CPU, but when they are used in 16 data transfer to and from the CPU is performed via a temporary register (TEMP). For a TEMP, see section 9.4.3, CPU Interface.

OCRFH and OCRFL are each initialized to H'FF upon reset.

a. 16-bit mode (OCRF)

When CKSH2 is cleared to 0 in TCRF, OCRF operates as a 16-bit register. OCRF are constantly compared with TCF, and when both values match, CMFH is set to 1 At the same time, IRRTFH is set to 1 in IRR2. If IENTFH in IENR2 is 1 at this tim interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin by means of compare matches output level can be set (high or low) by means of TOLH in TCRF.

b. 8-bit mode (OCRFH/OCRFL)

When CKSH2 is set to 1 in TCRF, OCRFH and OCRFL operate as two independen registers. OCRFH contents are compared with TCFH, and OCRFL contents are with When the OCRFH (OCRFL) and TCFH (TCFL) values match, CMFH (CMFL) is s TCSRF. At the same time, IRRTFH (IRRTFL) is set to 1 in IRR2. If IENTFH (IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin (TMOFL pin) by means of co matches, and the output level can be set (high or low) by means of TOLH (TOLL) i

Rev. 6.00 Aug 04, 2006 page 260 of 626 REJ09B0144-0600

RENESAS

TCRF is an 8-bit write-only register that switches between 16-bit mode and 8-bit mod input clock from among four internal clock sources or external event input, and sets the level of the TMOFH and TMOFL pins.

TCRF is initialized to H'00 upon reset.

**Bit 7:** Toggle output level H (TOLH)

Bit 7 sets the TMOFH pin output level. The output level is effective immediately after written.

Bit 7 TOLH	Description
0	Low level
1	High level

Bits 6 to 4: Clock select H (CKSH2 to CKSH0)

Bits 6 to 4 select the clock input to TCFH from among four internal clock sources or 7 overflow.

Bit 6 CKSH2	Bit 5 CKSH1	Bit 4 CKSH0	Description
0	0	0	16-bit mode, counting on TCFL overflow signal
0	0	1	
0	1	0	
0	1	1	Use prohibited
1	0	0	Internal clock: Counting on
1	0	1	Internal clock: Counting on $\phi/16$
1	1	0	Internal clock: Counting on $\phi/4$
1	1	1	Internal clock: Counting on $\phi$ w/4



Bits 2 to 0: Clock select L (CKSL2 to CKSL0)

Bits 2 to 0 select the clock input to TCFL from among four internal clock sources or exevent input.

Bit 2 CKSL2	Bit 1 CKSL1	Bit 0 CKSL0	Description
0	0	0	Counting on external event (TMIF) rising/falling edge
0	0	1	— (ii
0	1	0	
0	1	1	Use prohibited
1	0	0	Internal clock: Counting on
1	0	1	Internal clock: Counting on
1	1	0	Internal clock: Counting on
1	1	1	Internal clock: Counting on $\phi$ w/4

Note: \* External event edge selection is set by IEG3 in the IRQ edge select register For details, see 1. IRQ edge select register (IEGR) in section 3.3.2. Note that the timer F counter may increment if the setting of IRQ3 in port mo

1 (PMR1) is changed from 0 to 1 while the TMIF pin is low in order to change pin function.

Rev. 6.00 Aug 04, 2006 page 262 of 626 REJ09B0144-0600

TCSRF is an 8-bit read/write register that performs counter clear selection, overflow f and compare match flag setting, and controls enabling of overflow interrupt requests.

TCSRF is initialized to H'00 upon reset.

Bit 7: Timer overflow flag H (OVFH)

Bit 7 is a status flag indicating that TCFH has overflowed from H'FF to H'00. This fla hardware and cleared by software. It cannot be set by software.

Bit 7 OVFH	Description
0	Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH
1	Setting condition: Set when TCFH overflows from H'FF to H'00

Bit 6: Compare match flag H (CMFH)

Bit 6 is a status flag indicating that TCFH has matched OCRFH. This flag is set by has cleared by software. It cannot be set by software.

Bit 6 CMFH	Description
0	Clearing condition: After reading CMFH = 1, cleared by writing 0 to CMFH
1	Setting condition: Set when the TCFH value matches the OCRFH value



Bit 4: Counter clear H (CCLRH)

In 16-bit mode, bit 4 selects whether TCF is cleared when TCF and OCRF match.

In 8-bit mode, bit 4 selects whether TCFH is cleared when TCFH and OCRFH match.

Bit 4		
CCLRH	Description	
0	16-bit mode: TCF clearing by compare match is disabled	
	8-bit mode: TCFH clearing by compare match is disabled	(ir
1	16-bit mode: TCF clearing by compare match is enabled	
	8-bit mode: TCFH clearing by compare match is enabled	

Bit 3: Timer overflow flag L (OVFL)

Bit 3 is a status flag indicating that TCFL has overflowed from H'FF to H'00. This flag hardware and cleared by software. It cannot be set by software.

Bit 3 OVFL	Description	
0	Clearing condition:	(ii
	After reading OVFL = 1, cleared by writing 0 to OVFL	
1	Setting condition:	
	Set when TCFL overflows from H'FF to H'00	

Rev. 6.00 Aug 04, 2006 page 264 of 626 REJ09B0144-0600

1	Setting condition:
	Set when the TCFL value matches the OCRFL value

**Bit 1:** Timer overflow interrupt enable L (OVIEL)

Bit 1 selects enabling or disabling of interrupt generation when TCFL overflows.

Bit 1 OVIEL	Description
0	TCFL overflow interrupt request is disabled
1	TCFL overflow interrupt request is enabled

Bit 0: Counter clear L (CCLRL)

Bit 0 selects whether TCFL is cleared when TCFL and OCRFL match.

Bit 0	
CCLRL	Description
0	TCFL clearing by compare match is disabled
1	TCFL clearing by compare match is enabled

Rev. 6.00 Aug 04, 2006 pag REJ0

modules. Only the bit relating to timer F is described here. For details of the other bits sections on the relevant modules.

Bit 2: Timer F module standby mode control (TFCKSTP)

Bit 2 controls setting and clearing of module standby mode for timer F.

TFCKSTP	Description	
0	Timer F is set to module standby mode	
1	Timer F module standby mode is cleared	(iı

#### 9.4.3 CPU Interface

TCF and OCRF are 16-bit read/write registers, but the CPU is connected to the on-chip modules by an 8-bit data bus. When the CPU accesses these registers, it therefore uses temporary register (TEMP).

In 16-bit mode, TCF read/write access and OCRF write access must be performed 16 b (using two consecutive byte-size MOV instructions), and the upper byte must be access the lower byte. Data will not be transferred correctly if only the upper byte or only the is accessed.

In 8-bit mode, there are no restrictions on the order of access.

#### 1. Write Access

Write access to the upper byte results in transfer of the upper-byte write data to TEMP. write access to the lower byte results in transfer of the data in TEMP to the upper regist and direct transfer of the lower-byte write data to the lower register byte.

Rev. 6.00 Aug 04, 2006 page 266 of 626 REJ09B0144-0600

RENESAS




Figure 9.4 Write Access to TCR (CPU  $\rightarrow$  TCF)




Figure 9.5 shows an example in which TCF is read when it contains H'AAFF.

Figure 9.5 Read Access to TCF (TCF  $\rightarrow$  CPU)

Rev. 6.00 Aug 04, 2006 page 268 of 626 REJ09B0144-0600

Timer F has two operating modes, 16-bit timer mode and 8-bit timer mode. The operation of these modes is described below.

a. Operation in 16-bit timer mode

When CKSH2 is cleared to 0 in timer control register F (TCRF), timer F operates a timer.

Following a reset, timer counter F (TCF) is initialized to H'0000, output compare r (OCRF) to H'FFFF, and timer control register F (TCRF) and timer control/status r (TCSRF) to H'00. The counter starts incrementing on external event (TMIF) input external event edge selection is set by IEG3 in the IRQ edge select register (IEGR

The timer F operating clock can be selected from four internal clocks or an externa means of bits CKSL2 to CKSL0 in TCRF.

OCRF contents are constantly compared with TCF, and when both values match, 0 to 1 in TCSRF. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent and at the same time, TMOFH pin output is toggled. If CCLRH in TCSRF is 1, To cleared. TMOFH pin output can also be set by TOLH in TCRF.

When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OV TCSRF and IENTFH in IENR2 are both 1, an interrupt request is sent to the CPU.

b. Operation in 8-bit timer mode

When CKSH2 is set to 1 in TCRF, TCF operates as two independent 8-bit timers, TCFL. The TCFH/TCFL input clock is selected by CKSH2 to CKSH0/CKSL2 to TCRF.

When the OCRFH/OCRFL and TCFH/TCFL values match, CMFH/CMFL is set to TCSRF. If IENTFH/IENTFL in IENR2 is 1, an interrupt request is sent to the CP same time, TMOFH pin/TMOFL pin output is toggled. If CCLRH/CCLRL in TC TCFH/TCFL is cleared. TMOFH pin/TMOFL pin output can also be set by TOLF TCRF.

When TCFH/TCFL overflows from H'FF to H'00, OVFH/OVFL is set to 1 in TCS OVIEH/OVIEL in TCSRF and IENTFH/IENTFL in IENR2 are both 1, an interrup sent to the CPU.



either the rising or falling edge of external event input. External event edge selection IEG3 in the interrupt controller's IEGR register. An external event pulse width of a system clocks ( $\phi$ ) is necessary. Shorter pulses will not be counted correctly.

#### 3. TMOFH/TMOFL Output Timing

In TMOFH/TMOFL output, the value set in TOLH/TOLL in TCRF is output. The output toggled by the occurrence of a compare match. Figure 9.6 shows the output timing.




Figure 9.6 TMOFH/TMOFL Output Timing

Rev. 6.00 Aug 04, 2006 page 270 of 626 REJ09B0144-0600

The compare match flag (CMFH or CMFL) is set to 1 when the TCF and OCRF value. The compare match signal is generated in the last state during which the values match is updated from the matching value to a new value). When TCF matches OCRF, the c match signal is not generated until the next counter clock.

#### 7. Timer F Operation Modes

Timer F operation modes are shown in table 9.10.

#### Table 9.10Timer F Operation Modes

Operation Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Stand
TCF	Reset	Functions	Functions	Functions/ Halted*	Functions/ Halted*	Functions/ Halted*	Halted
OCRF	Reset	Functions	Held	Held	Functions	Held	Held
TCRF	Reset	Functions	Held	Held	Functions	Held	Held
TCSRF	Reset	Functions	Held	Held	Functions	Held	Held

Note: \* When  $\phi_w/4$  is selected as the TCF internal clock in active mode or sleep models the system clock and internal clock are mutually asynchronous, synchronization circuit. This results in a maximum count of  $1/\phi$  (s). When the counter is operated in subactive mode, watch mode, or semode,  $\phi_w/4$  must be selected as the internal clock. The counter will not operate other internal clock is selected.



write. TMOFL pin output is unstable in 16-bit mode, and should not be used; the TMC should be used as a port pin.

If an OCRFL write and compare match signal generation occur simultaneously, the cormatch signal is invalid. However, if the written data and the counter value match, a comatch signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match generation if the clock is stopped.

Compare match flag CMFH is set when all 16 bits match and a compare match signal is Compare match flag CMFL is set if the setting conditions for the lower 8 bits are satisf

When TCF overflows, OVFH is set. OVFL is set if the setting conditions are satisfied lower 8 bits overflow. If a TCFL write and overflow signal output occur simultaneousl overflow signal is not output.

#### 2. 8-bit Timer Mode

a. TCFH, OCRFH

In toggle output, TMOFH pin output is toggled when a compare match occurs. If a write by a MOV instruction and generation of the compare match signal occur simu TOLH data is output to the TMOFH pin as a result of the TCRF write.

If an OCRFH write and compare match signal generation occur simultaneously, the match signal is invalid. However, if the written data and the counter value match, a match signal will be generated at that point. The compare match signal is output in synchronization with the TCFH clock.

If a TCFH write and overflow signal output occur simultaneously, the overflow sign output.

b. TCFL, OCRFL

In toggle output, TMOFL pin output is toggled when a compare match occurs. If a write by a MOV instruction and generation of the compare match signal occur simu TOLL data is output to the TMOFL pin as a result of the TCRF write.

Rev. 6.00 Aug 04, 2006 page 272 of 626 REJ09B0144-0600

RENESAS

# Timer Overflow Flags H, L (OVFH, OVFL) and Compare Match Flags H, L (CMFH, CMFL)

When  $\phi w/4$  is selected as the internal clock, "Interrupt factor generation signal" will b with  $\phi w$  and the signal will be outputted with  $\phi w$  width. And, "Overflow signal" and " match signal" are controlled with 2 cycles of  $\phi w$  signals. Those signals are outputted width of  $\phi w$  (figure 9.7)

In active (high-speed, medium-speed) mode, even if you cleared interrupt request flag term of validity of "Interrupt factor generation signal", same interrupt request flag is s 9.7 (1)) And, you cannot be cleared timer overflow flag and compare match flag durin of validity of "Overflow signal" and "Compare match signal".

For interrupt request flag is set right after interrupt request is cleared, interrupt process timer FH, timer FL interrupt might be repeated. (figure 9.7 (2)) Therefore, to definitely interrupt request flag in active (high-speed, medium-speed) mode, clear should be pro the time that calculated with below (1) formula. And, to definitely clear timer overflow compare match flag, clear should be processed after read timer control status register I after the time that calculated with below (1) formula. For ST of (1) formula, please su longest number of execution states in used instruction. (10 states of RTE instruction w MULXU, DIVXU instruction is not used, 14 states when MULXU, DIVXU instruction subactive mode, there are not limitation for interrupt request flag, timer overflow flag, compare match flag clear.

The term of validity of "Interrupt factor generation signal"

= 1 cycle of  $\phi w$  + waiting time for completion of executing instruction

+ interrupt time synchronized with  $\phi = 1/\phi w + ST \times (1/\phi) + (2/\phi)$  (second).....(1)

ST: Executing number of execution states



4. Operate interrupt permission (set IENFH, IENFL to 1).

#### Method 2

- 1. Set interrupt handling routine time to more than time that calculated with (1) for
- 2. Clear interrupt request flags (IRRTFH, IRRTFL) at the end of interrupt handling
- 3. After read timer control status register F (TCSRF), clear timer overflow flags (C OVFL) and compare match flags (CMFH, CMFL).

All above attentions are also applied in 16-bit mode and 8-bit mode.




Figure 9.7 Clear Interrupt Request Flag when Interrupt Factor Generation Sign

Rev. 6.00 Aug 04, 2006 page 274 of 626 REJ09B0144-0600

In subactive mode, even  $\phi w/4$  is selected as the internal clock, normal read/write TCF

Rev. 6.00 Aug 04, 2006 pag REJ09

timer G functions as an 8-bit interval timer.

#### 1. Features

Features of timer G are given below.

- Choice of four internal clock sources ( $\phi/64$ ,  $\phi/32$ ,  $\phi/2$ ,  $\phi w/4$ )
- Dedicated input capture functions for rising and falling edges
- Level detection at counter overflow It is possible to detect whether overflow occurred when the input capture input sign or when it was low.
- Selection of whether or not the counter value is to be cleared at the input capture inprising edge, falling edge, or both edges
- Two interrupt sources: one input capture, one overflow. The input capture input sign or falling edge can be selected as the interrupt source.
- A built-in noise canceler eliminates high-frequency component noise in the input ca signal.
- Watch mode, subactive mode and subsleep mode operation is possible when  $\frac{\phi w}{4}$  i as the internal clock.
- Use of module standby mode enables this module to be placed in standby mode ind when not used.

Rev. 6.00 Aug 04, 2006 page 276 of 626 REJ09B0144-0600




Figure 9.8 Block Diagram of Timer G

Rev. 6.00 Aug 04, 2006 pag REJ0

# 4. Register Configuration

Table 9.12 shows the register configuration of timer G.

## Table 9.12Timer G Registers

Name	Abbr.	R/W	Initial Value
Timer control register G	TMG	R/W	H'00
Timer counter G	TCG		H'00
Input capture register GF	ICRGF	R	H'00
Input capture register GR	ICRGR	R	H'00
Clock stop register 1	CKSTPR1	R/W	H'FF

Rev. 6.00 Aug 04, 2006 page 278 of 626 REJ09B0144-0600

ncaa, winco

TCG is an 8-bit up-counter which is incremented by clock input. The input clock is so bits CKS1 and CKS0 in TMG.

TMIG in PMR1 is set to 1 to operate TCG as an input capture timer, or cleared to 0 to TCG as an interval timer<sup>\*</sup>. In input capture timer operation, the TCG value can be clearising edge, falling edge, or both edges of the input capture input signal, according to a made in TMG.

When TCG overflows from H'FF to H'00, if OVIE in TMG is 1, IRRTG is set to 1 in IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see section 3.3, Interrupts.

TCG cannot be read or written by the CPU. It is initialized to H'00 upon reset.

Note: \* An input capture signal may be generated when TMIG is modified.

Rev. 6.00 Aug 04, 2006 pag REJ0

detected, the current TCG value is transferred to ICRGF. If IIEGS in TMG is 1 at this IRRTG is set to 1 in IRR2, and if IENTG in IENR2 is 1, an interrupt request is sent to t

For details of the interrupt, see section 3.3, Interrupts.

To ensure dependable input capture operation, the pulse width of the input capture input must be at least  $2\phi$  or  $2\phi_{SUB}$  (when the noise canceler is not used).

ICRGF is initialized to H'00 upon reset.

#### 3. Input Capture Register GR (ICRGR)

Bit	7	6	5	4	3	2	1
	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1
Initial value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

ICRGR is an 8-bit read-only register. When a rising edge of the input capture input sig detected, the current TCG value is transferred to ICRGR. If IIEGS in TMG is 1 at this IRRTG is set to 1 in IRR2, and if IENTG in IENR2 is 1, an interrupt request is sent to t

For details of the interrupt, see section 3.3, Interrupts.

To ensure dependable input capture operation, the pulse width of the input capture input must be at least  $2\phi$  or  $2\phi_{SUB}$  (when the noise canceler is not used).

ICRGR is initialized to H'00 upon reset.

Rev. 6.00 Aug 04, 2006 page 280 of 626 REJ09B0144-0600

TMG is an 8-bit read/write register that performs TCG clock selection from four inter sources, counter clear selection, and edge selection for the input capture input signal i request, controls enabling of overflow interrupt requests, and also contains the overflow

TMG is initialized to H'00 upon reset.

Bit 7: Timer overflow flag H (OVFH)

Bit 7 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input signal is high. This flag is set by hardware and cleared by software. It cannot be software.

Bit 7 OVFH	Description
0	Clearing condition:
	After reading OVFH = 1, cleared by writing 0 to OVFH
1	Setting condition:
	Set when TCG overflows from H'FF to H'00

Bit 6: Timer overflow flag L (OVFL)

Bit 6 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input signal is low, or in interval operation. This flag is set by hardware and cleared b It cannot be set by software.



**Dit 3.** Thild Overhow Interrupt chable (OVIE)

Bit 5 selects enabling or disabling of interrupt generation when TCG overflows.

Bit 5 OVIE	Description	
0	TCG overflow interrupt request is disabled	(ii
1	TCG overflow interrupt request is enabled	

**Bit 4:** Input capture interrupt edge select (IIEGS)

Bit 4 selects the input capture input signal edge that generates an interrupt request.

Bit 4 IIEGS	Description	
0	Interrupt generated on rising edge of input capture input signal	(iı
1	Interrupt generated on falling edge of input capture input signal	

Bits 3 and 2: Counter clear 1 and 0 (CCLR1, CCLR0)

Bits 3 and 2 specify whether or not TCG is cleared by the rising edge, falling edge, or b of the input capture input signal.

Bit 3 CCLR1	Bit 2 CCLR0	Description	
0	0	TCG clearing is disabled	(ii
0	1	TCG cleared by falling edge of input capture input signal	
1	0	TCG cleared by rising edge of input capture input signal	
1	1	TCG cleared by both edges of input capture input signal	

Rev. 6.00 Aug 04, 2006 page 282 of 626 REJ09B0144-0600

1	0		
1	1	Internal clock: Counting on $\phi$ w/4	

#### 5. Clock Stop Register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1
	—	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	тсскат
Initial value	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control f modules. Only the bit relating to timer G is described here. For details of the other bit sections on the relevant modules.

**Bit 3:** Timer G module standby mode control (TGCKSTP)

Bit 3 controls setting and clearing of module standby mode for timer G.

#### TGCKSTP Description

0	Timer G is set to module standby mode
1	Timer G module standby mode is cleared

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 9.9 Noise Canceler Block Diagram

The noise canceler consists of five latch circuits connected in series and a match detect. When the noise cancellation function is not used (NCS = 0), the system clock is selected sampling clock. When the noise cancellation function is used (NCS = 1), the sampling internal clock selected by CKS1 and CKS0 in TMG, the input capture input is sampled rising edge of this clock, and the data is judged to be correct when all the latch outputs all the outputs do not match, the previous value is retained. After a reset, the noise cancis initialized when the falling edge of the input capture input signal has been sampled fi Therefore, after making a setting for use of the noise cancellation function, a pulse with five times the width of the sampling clock is a dependable input capture signal. Even it cancellation is not used, an input capture input signal pulse width of at least  $2\phi$  or  $2\phi_{SU1}$ necessary to ensure that input capture operations are performed properly

Note: \* An input capture signal may be generated when the NCS bit is modified.

Rev. 6.00 Aug 04, 2006 page 284 of 626 REJ09B0144-0600




Figure 9.10 Noise Canceler Timing (Example)



The operation of these two functions is described below.

a. Input capture timer operation

When the TMIG bit is set to 1 in port mode register 1 (PMR1), timer G functions as capture timer<sup>\*</sup>.

In a reset, timer mode register G (TMG), timer counter G (TCG), input capture register GR (ICRGF), and input capture register GR (ICRGR) are all initialized to H'00.

Following a reset, TCG starts incrementing on the  $\phi/64$  internal clock.

The input clock can be selected from four internal clock sources by bits CKS1 and CTMG.

When a rising edge/falling edge is detected in the input capture signal input from the pin, the TCG value at that time is transferred to ICRGR/ICRGF. When the edge sel IIEGS in TMG is input, IRRTG is set to 1 in IRR2, and if the IENTG bit in IENR2 time, an interrupt request is sent to the CPU. For details of the interrupt, see section Interrupts.

TCG can be cleared by a rising edge, falling edge, or both edges of the input capture according to the setting of bits CCLR1 and CCLR0 in TMG. If TCG overflows whi input capture signal is high, the OVFH bit is set in TMG; if TCG overflows when the capture signal is low, the OVFL bit is set in TMG. If the OVIE bit in TMG is 1 wh bits are set, IRRTG is set to 1 in IRR2, and if the IENTG bit in IENR2 is 1, timer G interrupt request to the CPU. For details of the interrupt, see section 3.3, Interrupts.

Timer G has a built-in noise canceler that enables high-frequency component noise eliminated from pulses input from the TMIG pin. For details, see section 9.5.3, No Canceler.

Note: \* An input capture signal may be generated when TMIG is modified.

Rev. 6.00 Aug 04, 2006 page 286 of 626 REJ09B0144-0600

#### 2. Increment Timing


TCG is incremented by internal clock input. Bits CKS1 and CKS0 in TMG select one internal clock sources ( $\phi/64$ ,  $\phi/32$ ,  $\phi/2$ , or  $\phi w/4$ ) created by dividing the system clock clock ( $\phi w$ ).

#### 3. Input Capture Input Timing

a. Without noise cancellation function

For input capture input, dedicated input capture functions are provided for rising a edges.

Figure 9.11 shows the timing for rising/falling edge input capture input.



#### Figure 9.11 Input Capture Input Timing (without Noise Cancellation Fur

b. With noise cancellation function

When noise cancellation is performed on the input capture input, the passage of th capture signal through the noise canceler results in a delay of five sampling clock the input capture input signal edge.

Figure 9.12 shows the timing in this case.



oulpul		
Input capture signal R	 	

#### Figure 9.12 Input Capture Input Timing (with Noise Cancellation Function

#### 4. Timing of Input Capture by Input Capture Input

Figure 9.13 shows the timing of input capture by input capture input




Figure 9.13 Timing of Input Capture by Input Capture Input

Rev. 6.00 Aug 04, 2006 page 288 of 626 REJ09B0144-0600




Figure 9.14 TCG Clear Timing

Rev. 6.00 Aug 04, 2006 pag REJ09

					naited	naited	naited	
	Interval	Reset	Functions*	Functions*		Functions/ halted*		Halted
ICRG	=	Reset	Functions*	Functions*		Functions/ halted*		Held
ICRG	२	Reset	Functions*	Functions*		Functions/ halted*		Held
TMG		Reset	Functions	Held	Held	Functions	Held	Held


Note: \* When φw/4 is selected as the TCG internal clock in active mode or sleep mother system clock and internal clock are mutually asynchronous, synchronizat maintained by a synchronization circuit. This results in a maximum count cy 1/φ (s). When φw/4 is selected as the TCG internal clock in watch mode, TC noise canceler operate on the φw/4 internal clock without regard to the φ<sub>SUB</sub> s (φw/8, φw/4, φw/2). Note that when another internal clock is selected, TCG a noise canceler do not operate, and input of the input capture input signal doe in input capture.

To be operated Timer G in subactive mode or subsleep mode, select  $\phi w/4$  for clock of TCG and also select  $\phi w/2$  for sub clock  $\phi_{SUB}$ . When another internal selected and when another sub clock ( $\phi w/8$ ,  $\phi w/4$ ) is selected, TCG and noise do not operate.

Rev. 6.00 Aug 04, 2006 page 290 of 626 REJ09B0144-0600


of an internal clock signal, which is divided from the system clock ( $\phi$ ) or subclock ( $\phi$ v reason, in a case like No. 3 in table 9.14 where the switch is from a high clock signal t clock signal, the switchover is seen as a falling edge, causing TCG to increment.


#### Table 9.14 Internal Clock Switching and TCG Operation



Rev. 6.00 Aug 04, 2006 pag REJ0







Rev. 6.00 Aug 04, 2006 page 292 of 626 REJ09B0144-0600

signal input edges, and the conditions for their occurrence, are summarized in tabl

# Table 9.15 Input Capture Input Signal Input Edges Due to Input Capture Inpu Switching, and Conditions for Their Occurrence

Conditions
When TMIG is modified from 0 to 1 while the TMIG
When NCS is modified from 0 to 1 while the TMIG p then TMIG is modified from 0 to 1 before the signal five times by the noise canceler
When TMIG is modified from 1 to 0 while the TMIG
When NCS is modified from 0 to 1 while the TMIG p then TMIG is modified from 0 to 1 before the signal five times by the noise canceler
When NCS is modified from 0 to 1 while the TMIG p then TMIG is modified from 1 to 0 after the signal is times by the noise canceler

signal is low.


Rev. 6.00 Aug 04, 2006 pag REJ0

Input Capture Input Signal Input Edge	Conditions
Generation of rising edge	When the TMIG pin level is switched from low to high TMIG is set to 1, then NCS is modified from 0 to 1 be signal is sampled five times by the noise canceler
Generation of falling edge	When the TMIG pin level is switched from high to low TMIG is set to 1, then NCS is modified from 1 to 0 be signal is sampled five times by the noise canceler

#### Switching, and Conditions for Their Occurrence

When the pin function is switched and an edge is generated in the input capture input this edge matches the edge selected by the input capture interrupt select (IIEGS) bit interrupt request flag will be set to 1. The interrupt request flag should therefore be 0 before use. Figure 9.15 shows the procedure for port mode register manipulation interrupt request flag clearing. When switching the pin function, set the interrupt-d state before manipulating the port mode register, then, after the port mode register of has been performed, wait for the time required to confirm the input capture input sig input capture signal (at least two system clocks when the noise canceler is not used; five sampling clocks when the noise canceler is used), before clearing the interrupt to 0. There are two ways of preventing interrupt request flag setting when the pin fit switched: by controlling the pin level so that the conditions shown in tables 9.15 an not satisfied, or by setting the opposite of the generated edge in the IIEGS bit in TM

Rev. 6.00 Aug 04, 2006 page 294 of 626 REJ09B0144-0600



# Figure 9.15 Port Mode Register Manipulation and Interrupt Enable Flag C Procedure

# 9.5.6 Timer G Application Example

Using timer G, it is possible to measure the high and low widths of the input capture i as absolute values. For this purpose, CCLR1 and CCLR0 should both be set to 1 in T

Figure 9.16 shows an example of the operation in this case.




Figure 9.16 Timer G Application Example

Rev. 6.00 Aug 04, 2006 pag REJ0

#### 1. Features

Features of the watchdog timer are given below.

- Incremented by internal clock source ( $\phi/8192$  or  $\phi w/32$ ).
- A reset signal is generated when the counter overflows. The overflow period can be from 1 to 256 times 8192/φ or 32/φw (from approximately 4 ms to 1000 ms when φ MHz).
- Use of module standby mode enables this module to be placed in standby mode ind when not used.

### 2. Block Diagram

Figure 9.17 shows a block diagram of the watchdog timer.




Figure 9.17 Block Diagram of Watchdog Timer

Rev. 6.00 Aug 04, 2006 page 296 of 626 REJ09B0144-0600

Clock stop register 2	CKSTP2	R/W	H'FF
Port mode register 3	PMR3	R/W	H'00

# 9.6.2 Register Descriptions

### 1. Timer Control/Status Register W (TCSRW)

Bit	7	6	5	4	3	2	1
	B6WI	TCWE	B4WI	TCSRWE	B2WI	WDON	B0WI
Initial value	1	0	1	0	1	0	1
Read/Write	R	R/(W)*	R	R/(W)*	R	R/(W)*	R

Note: \* Write is permitted only under certain conditions, which are given in the desc the individual bits.

TCSRW is an 8-bit read/write register that controls write access to TCW and TCSRW controls watchdog timer operations, and indicates operating status.

**Bit 7:** Bit 6 write inhibit (B6WI)

Bit 7 controls the writing of data to bit 6 in TCSRW.

Bit 7 B6WI	Description
0	Bit 6 is write-enabled
1	Bit 6 is write-protected

This bit is always read as 1. Data written to this bit is not stored.

Rev. 6.00 Aug 04, 2006 pag REJ0

Bit 5: Bit 4 write inhibit (B4WI)

Bit 5 controls the writing of data to bit 4 in TCSRW.

Bit 5		
B4WI	Description	
0	Bit 4 is write-enabled	
1	Bit 4 is write-protected	(iı

This bit is always read as 1. Data written to this bit is not stored.

Bit 4: Timer control/status register W write enable (TCSRWE)

Bit 4 controls the writing of data to TCSRW bits 2 and 0.

Bit 4 TCSRWE	Description	
0	Data cannot be written to bits 2 and 0	(iı
1	Data can be written to bits 2 and 0	

Bit 3: Bit 2 write inhibit (B2WI)

Bit 3 controls the writing of data to bit 2 in TCSRW.

Bit 3 B2WI	Description	
0	Bit 2 is write-enabled	
1	Bit 2 is write-protected	(iı

This bit is always read as 1. Data written to this bit is not stored.

Rev. 6.00 Aug 04, 2006 page 298 of 626 REJ09B0144-0600

RENESAS

	Reset, of when rookwe - raid o is whiten in both betward when when
1	Watchdog timer operation is enabled
	Setting condition:
	When TCSRWE = 1 and 0 is written in B2WI and 1 is written in WDON

Counting starts when this bit is set to 1, and stops when this bit is cleared to 0.

Bit 1: Bit 0 write inhibit (B0WI)

Bit 1 controls the writing of data to bit 0 in TCSRW.

Bit 1 B0WI	Description
0	Bit 0 is write-enabled
1	Bit 0 is write-protected

This bit is always read as 1. Data written to this bit is not stored.

Bit 0: Watchdog timer reset (WRST)

Bit 0 indicates that TCW has overflowed, generating an internal reset signal. The intersignal generated by the overflow resets the entire chip. WRST is cleared to 0 by a reset  $\overline{\text{RES}}$  pin, or when software writes 0.

Bit 0 WRST	Description
0	Clearing condition:
	Reset by RES pin
	When TCSRWE = 1, and 0 is written in both B0WI and WRST
1	Setting condition:
	When TCW overflows and an internal reset signal is generated

Rev. 6.00 Aug 04, 2006 pag REJ09



clock is  $\phi/8192$  or  $\phi w/32$ . The TCW value can always be written or read by the CPU.

When TCW overflows from H'FF to H'00, an internal reset signal is generated and WR 1 in TCSRW. Upon reset, TCW is initialized to H'00.

### 3. Clock Stop Register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1
	—	—	—	—	AECKSTP	WDCKSTP	PWCKSTP
Initial value	1	1	1	1	1	1	1
Read/Write	_		_	_	R/W	R/W	R/W

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for modules. Only the bit relating to the watchdog timer is described here. For details of t bits, see the sections on the relevant modules.

Bit 2: Watchdog timer module standby mode control (WDCKSTP)

Bit 2 controls setting and clearing of module standby mode for the watchdog timer.

### WDCKSTP Description

0	Watchdog timer is set to module standby mode
1	Watchdog timer module standby mode is cleared (i
Note:	WDCKSTP is valid when the WDON bit is cleared to 0 in timer control/status reg (TCSRW). If WDCKSTP is set to 0 while WDON is set to 1 (during watchdog tim operation), 0 will be set in WDCKSTP but the watchdog timer will continue its wa function and will not enter module standby mode. When the watchdog function WDON is cleared to 0 by software, the WDCKSTP setting will become valid and watchdog timer will enter module standby mode.

Rev. 6.00 Aug 04, 2006 page 300 of 626 REJ09B0144-0600

pins. Only the bit relating to the watchdog timer is described here. For details of the see section 8, I/O Ports.

Bit 5: Watchdog timer source clock select (WDCKS)

WDCKS	Description
0	φ/8192 selected
1	φw/32 selected

### 9.6.3 Timer Operation

The watchdog timer has an 8-bit counter (TCW) that is incremented by clock input ( $\phi \psi/32$ ). The input clock is selected by bit WDCKS in port mode register 3 (PMR3):  $\phi$  selected when WDCKS is cleared to 0, and  $\phi w/32$  when set to 1. When TCSRWE = 1 if 0 is written in B2WI and 1 is simultaneously written in WDON, TCW starts counting the TCW count reaches H'FF, the next clock input causes the watchdog timer to overf internal reset signal is generated one reference clock ( $\phi$  or  $\phi_{SUB}$ ) cycle later. The intern signal is output for 512 clock cycles of the  $\phi_{OSC}$  clock. It is possible to write to TCW, TCW to count up from the written value. The overflow period can be set in the range 256 input clocks, depending on the value written in TCW.

Figure 9.18 shows an example of watchdog timer operations.

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 9.18 Typical Watchdog Timer Operations (Example)

### 9.6.4 Watchdog Timer Operation States

Table 9.18 summarizes the watchdog timer operation states.

# Table 9.18 Watchdog Timer Operation States

Operation Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby
TCW	Reset	Functions	Functions	Halted	Functions/ Halted <sup>*</sup>	Halted	Halted
TCSRW	Reset	Functions	Functions	Retained	Functions/ Halted <sup>*</sup>	Retained	Retained
Note: * Functions	s when	∮w/32 is se	elected as	the input	clock.		

Rev. 6.00 Aug 04, 2006 page 302 of 626 REJ09B0144-0600

Features of the asynchronous event counter are given below.

• Can count asynchronous events


Can count external events input asynchronously without regard to the operation of  $\varphi$  and  $\varphi_{SUB}.$ 

The counter has a 16-bit configuration, enabling it to count up to 65536 (2<sup>16</sup>) even

- Can also be used as two independent 8-bit event counter channels.

- Counter resetting and halting of the count-up function controllable by software
- Automatic interrupt generation on detection of event counter overflow
- Use of module standby mode enables this module to be placed in standby mod independently when not used.

Rev. 6.00 Aug 04, 2006 pag REJ09



#### Figure 9.19 Block Diagram of Asynchronous Event Counter

### 3. Pin Configuration

Table 9.19 shows the asynchronous event counter pin configuration.

#### Table 9.19 Pin Configuration

Name	Abbr.	I/O	Function
Asynchronous event input H	AEVH	Input	Event input pin for input to event
Asynchronous event input L	AEVL	Input	Event input pin for input to event

Rev. 6.00 Aug 04, 2006 page 304 of 626 REJ09B0144-0600

Event counter L	ECL	R	H'00
Clock stop register 2	CKSTP2	R/W	H'FF

# 9.7.2 Register Descriptions

#### 1. Event Counter Control/Status Register (ECCSR)

Bit	7	6	5	4	3	2	1
	OVH	OVL	_	CH2	CUEH	CUEL	CRCH
Initial Value	0	0	0	0	0	0	0
Read/Write	R/W*	R/W*	R/W	R/W	R/W	R/W	R/W

Note: \* Bits 7 and 6 can only be written with 0, for flag clearing.

ECCSR is an 8-bit read/write register that controls counter overflow detection, counter and halting of the count-up function.

ECCSR is initialized to H'00 upon reset.

Rev. 6.00 Aug 04, 2006 pag REJ0

Bit 7 OVH	Description	
0	ECH has not overflowed	(ii
	Clearing condition:	
	After reading OVH = 1, cleared by writing 0 to OVH	
1	ECH has overflowed	
	Setting condition:	
	Set when ECH overflows from H'FF to H'00	

Bit 6: Counter overflow flag L (OVL)

Bit 6 is a status flag indicating that ECL has overflowed from H'FF to H'00. This flag is ECL overflows. It is cleared by software but cannot be set by software. OVL is cleared reading it when set to 1, then writing 0.

Bit 6		
OVL	Description	
0	ECL has not overflowed	(ii
	Clearing condition:	
	After reading OVL = 1, cleared by writing 0 to OVL	
1	ECL has overflowed	
	Setting condition:	
	Set when ECL overflows from H'FF to H'00 while CH2 is set to 1	

Bit 5: Reserved bit

Bit 5 is reserved; it can be read and written, and is initialized to 0 upon reset.

Rev. 6.00 Aug 04, 2006 page 306 of 626 REJ09B0144-0600

Bit 4 CH2	Description
0	ECH and ECL are used together as a single-channel 16-bit event counte
1	ECH and ECL are used as two independent 8-bit event counter channels

Bit 3: Count-up enable H (CUEH)

Bit 3 enables event clock input to ECH. When 1 is written to this bit, event clock input and increments the counter. When 0 is written to this bit, event clock input is disabled ECH value is held. The AEVH pin or the ECL overflow signal can be selected as the source by bit CH2.

Bit 3 CUEH	Description
0	ECH event clock input is disabled
	ECH value is held
1	ECH event clock input is enabled

Bit 2: Count-up enable L (CUEL)

Bit 3 enables event clock input to ECL. When 1 is written to this bit, event clock input and increments the counter. When 0 is written to this bit, event clock input is disabled ECL value is held.

Bit 2 CUEL	Description
0	ECL event clock input is disabled ECL value is held
1	ECL event clock input is enabled

Rev. 6.00 Aug 04, 2006 pag REJ0



#### Bit 0: Counter reset control L (CRCL)

Bit 0 controls resetting of ECL. When this bit is cleared to 0, ECL is reset. When 1 is this bit, the counter reset is cleared and the ECL count-up function is enabled.

Bit 0 CRCL	Description	
0	ECL is reset	(i
1	ECL reset is cleared and count-up function is enabled	

### 2. Event Counter H (ECH)

Bit	7	6	5	4	3	2	1
	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1
Initial Value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

ECH is an 8-bit read-only up-counter that operates either as an independent 8-bit event as the upper 8-bit up-counter of a 16-bit event counter configured in combination with Either the external asynchronous event AEVH pin or the overflow signal from lower 8-ECL can be selected as the input clock source by bit CH2. ECH can be cleared to H'00 software, and is also initialized to H'00 upon reset.

Rev. 6.00 Aug 04, 2006 page 308 of 626 REJ09B0144-0600

	LOLI	LOLO	LOLD	LOL4	LOLD	LOLZ	LOLI
Initial Value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

### 4. Clock Stop Register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1
	-	—	—	—	AECKSTP	WDCKSTP	PWCKST
Initial value	1	1	1	1	1	1	1
Read/Write	_	_		_	R/W	R/W	R/W

CKSTPR2 is an 8-bit read/write register that performs module standby mode control to modules. Only the bit relating to the asynchronous event counter is described here. For the other bits, see the sections on the relevant modules.

**Bit 3:** Asynchronous event counter module standby mode control (AECKSTP)

Bit 3 controls setting and clearing of module standby mode for the asynchronous even

0	Asynchronous event counter is set to module standby mode
1	Asynchronous event counter module standby mode is cleared

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 9.20 Example of Software Processing when Using ECH and ECL as 16-Counter

As CH2 is cleared to 0 by a reset, ECH and ECL operate as a 16-bit event counter after They can also be used as a 16-bit event counter by carrying out the software processing the example in figure 9.20. The operating clock source is asynchronous event input fro AEVL pin. When the next clock is input after the count value reaches H'FF in both EC ECL, ECH and ECL overflow from H'FFFF to H'0000, the OVH flag is set to 1 in ECC ECH and ECL count values each return to H'00, and counting up is restarted. When ov occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, a request is sent to the CPU.

# 2. 8-bit Event Counter Operation

When bit CH2 is set to 1 in ECCSR, ECH and ECL operate as independent 8-bit event Figure 9.21 shows an example of the software processing when ECH and ECL are used event counters.

Rev. 6.00 Aug 04, 2006 page 310 of 626 REJ09B0144-0600




Figure 9.21 Example of Software Processing when Using ECH and ECL as 8-Counters

ECH and ECL can be used as 8-bit event counters by carrying out the software process in the example in figure 9.20. The 8-bit event counter operating clock source is asynce event input from the AEVH pin for ECH, and asynchronous event input from the AEVE ECL. When the next clock is input after the ECH count value reaches H'FF, ECH over OVH flag is set to 1 in ECCSR, the ECH count value returns to H'00, and counting up Similarly, when the next clock is input after the ECL count value reaches H'FF, ECL of the OVL flag is set to 1 in ECCSR, the ECL count value returns to H'00, and counting restarted. When overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit 1 at this time, an interrupt request is sent to the CPU.

### 9.7.4 Asynchronous Event Counter Operation Modes

Asynchronous event counter operation modes are shown in table 9.21.

### Table 9.21 Asynchronous Event Counter Operation Modes

Operation M	lode Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standb
ECCSR	Reset	Functions	Functions	Held*	Functions	Functions	Held*
ECH	Reset	Functions	Functions	Functions*	Functions	Functions	Functio
ECL	Reset	Functions	Functions	Functions*	Functions	Functions	Functio
Note: *	When an asyn	chronous e	external ev	ent is input	, the count	ter increme	ents but

Note: \* When an asynchronous external event is input, the counter increments but overflow H/L flags are not affected.

> Rev. 6.00 Aug 04, 2006 pag REJ0



4.5 to 5.5 V, 10 MHz when Vcc = 2.7 to 5.5 V, and 4 MHz when Vcc = 1.8 to 5.5 V internal power step-down circuit is used, the maximum clock frequency to be input when Vcc = 2.7 to 5.5 V, and 4 MHz when Vcc = 1.8 to 5.5 V. In the H8/3827S Gr maximum clock frequency to be input is 10 MHz when Vcc = 2.7 to 3.6 V, and 4 M Vcc = 1.8 to 3.6 V. In the H8/38327 Group and H8/38427 Group, the maximum clock frequency to be input is 16 MHz. In addition, ensure that the high and low widths o are at least 32 ns. The duty cycle is immaterial.

Rev. 6.00 Aug 04, 2006 page 312 of 626 REJ09B0144-0600



			used
			$V_{CC}$ = 2.7 to 5
			$V_{CC}$ = 1.8 to 5
			H8/3827S Grou
			$V_{CC}$ = 2.7 to 3
			$V_{CC}$ = 1.8 to 3
			H8/38327 Grou
			$V_{\rm CC}$ = 2.7 to 5
			H8/38427 Grou
			$V_{CC}$ = 4.5 to 5
			$V_{\rm CC}$ = 2.7 to 5
8-bit mode	Active (medium-speed), sleep (medium-speed)	) (ф/16)	$2 \cdot f_{OSC}$
		(¢/32)	fosc
		(\$/64)	1/2 · f <sub>OSC</sub>
	f <sub>OSC</sub> = 1 MHz to 16 MHz	(¢/128)	1/4 · f <sub>OSC</sub>
8-bit mode	Watch, subactive, subsleep, standby	(¢w/2)	1000 kHz
		(¢w/4)	500 kHz
	φ <sub>W</sub> = 32.768 kHz or 38.4 kHz	(¢w/8)	250 kHz

3. When AEC uses with 16-bit mode, set CUEH in ECCSR to "1" first, set CRCH in "1" second, or set both CUEH and CRCH to "1" at same time before clock entry. is operating on 16-bit mode, do not change CUEH. Otherwise, ECH will be misce Also, to reset the counter, clear CRCH and CRCL to 0 simultaneously or clear CR CRCH to 0 sequentially, in that order.

Rev. 6.00 Aug 04, 2006 pag REJ0

Rev. 6.00 Aug 04, 2006 page 314 of 626 REJ09B0144-0600



asynchronous or synchronous mode. It is also provided with a multiprocessor commu function that enables serial data to be transferred among processors.

### 10.1.1 Features

Features of SCI3 are listed below.

- Choice of asynchronous or synchronous mode for serial data communication
  - Asynchronous mode

Serial data communication is performed asynchronously, with synchronization character by character. In this mode, serial data can be exchanged with standar asynchronous communication LSIs such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Ada (ACIA). A multiprocessor communication function is also provided, enabling communication among processors.

There is a choice of 16 data transfer formats.

7, 8, 5 bits
1 or 2 bits
Even, odd, or none
"1" or "0"
Parity, overrun, and framing errors
Break detected by reading the $RXD_{3x}$ pin level dire framing error occurs
• •

Rev. 6.00 Aug 04, 2006 pag REJ0




1

Separate transmission and reception units are provided, enabling transmission and r be carried out simultaneously. The transmission and reception units are both double allowing continuous transmission and reception.

- On-chip baud rate generator, allowing any desired bit rate to be selected
- Choice of an internal or external clock as the transmit/receive clock source
- Six interrupt sources: transmit end, transmit data empty, receive data full, overrun e framing error, and parity error

Rev. 6.00 Aug 04, 2006 page 316 of 626 REJ09B0144-0600







Rev. 6.00 Aug 04, 2006 pag REJ0

SCI3 receive data input	RXD <sub>3x</sub>	Input	SCI3 receive data in
SCI3 transmit data output	TXD <sub>3x</sub>	Output	SCI3 transmit data o

# 10.1.4 Register Configuration

Table 10.2 shows the SCI3 register configuration.

# Table 10.2 Registers

Name	Abbr.	R/W	Initial Value	Ade
Serial mode register	SMR	R/W	H'00	H'F
Bit rate register	BRR	R/W	H'FF	H'F
Serial control register 3	SCR3	R/W	H'00	H'F
Transmit data register	TDR	R/W	H'FF	H'F
Serial data register	SSR	R/W	H'84	H'F
Receive data register	RDR	R	H'00	H'F
Transmit shift register	TSR	Protected	_	_
Receive shift register	RSR	Protected	—	_
Bit rate counter	BRC	Protected	—	—
Clock stop register 1	CKSTPR1	R/W	H'FF	H'F
Serial port control register	SPCR	R/W	H'C0	H'F

Rev. 6.00 Aug 04, 2006 page 318 of 626 REJ09B0144-0600

Read/Write

RSR is a register used to receive serial data. Serial data input to RSR from the  $RXD_{3x}$  the order in which it is received, starting from the LSB (bit 0), and converted to parall When one byte of data is received, it is transferred to RDR automatically.

RSR cannot be read or written directly by the CPU.

### 10.2.2 Receive Data Register (RDR)

Bit	7	6	5	4	3	2	1
	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1
Initial value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

RDR is an 8-bit register that stores received serial data.

When reception of one byte of data is finished, the received data is transferred from R and the receive operation is completed. RSR is then able to receive data. RSR and RI double-buffered, allowing consecutive receive operations.

RDR is a read-only register, and cannot be written by the CPU.

RDR is initialized to H'00 upon reset, and in standby, module standby or watch mode.

Rev. 6.00 Aug 04, 2006 pag REJ0

and serial data transmission is carried out by sending the data to the  $TXD_{3x}$  pin in order from the LSB (bit 0). When one byte of data is transmitted, the next byte of transmit data transferred to TDR, and transmission started, automatically. Data transfer from TDR to not performed if no data has been written to TDR (if bit TDRE is set to 1 in the serial si register (SSR)).

TSR cannot be read or written directly by the CPU.

### 10.2.4 Transmit Data Register (TDR)

Bit	7	6	5	4	3	2	1
	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W						

TDR is an 8-bit register that stores transmit data. When TSR is found to be empty, the data written in TDR is transferred to TSR, and serial data transmission is started. Cont transmission is possible by writing the next transmit data to TDR during TSR serial data transmission.

TDR can be read or written by the CPU at any time.

TDR is initialized to H'FF upon reset, and in standby, module standby, or watch mode.

Rev. 6.00 Aug 04, 2006 page 320 of 626 REJ09B0144-0600

SMR is an 8-bit register used to set the serial data transfer format and to select the clo the baud rate generator.

SMR can be read or written by the CPU at any time.

SMR is initialized to H'00 upon reset, and in standby, module standby, or watch mode

Bit 7: Communication mode (COM)

Bit 7 selects whether SCI3 operates in asynchronous mode or synchronous mode.

Bit 7 COM	Description
0	Asynchronous mode
1	Synchronous mode

**Bit 6:** Character length (CHR)

Bit 6 selects either 7 or 8 bits as the data length to be used in asynchronous mode. In mode the data length is always 8 bits, irrespective of the bit 6 setting.

Bit 6 CHR	Description
0	8-bit data/5-bit data <sup>*2</sup>
1	7-bit data <sup>*1</sup> /5-bit data <sup>*2</sup>
Notes:	1. When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted.
	2. When 5-bit data is selected, set both PE and MP to 1. The three most sign

 When 5-bit data is selected, set both PE and MP to 1. (bits 7, 6, and 5) of TDR are not transmitted.

> Rev. 6.00 Aug 04, 2006 pag REJ0

1		Parity bit addition and checking enabled <sup>*1*2</sup>
Notes:	1.	When PE is set to 1, even or odd parity, as designated by bit PM, is added to data before it is sent, and the received parity bit is checked against the parity designated by bit PM.

2. For the case where 5-bit data is selected, see table 10.11.

Bit 4: Parity mode (PM)

Bit 4 selects whether even or odd parity is to be used for parity addition and checking. setting is only valid in asynchronous mode when bit PE is set to 1, enabling parity bit a checking. The PM bit setting is invalid in synchronous mode, and in asynchronous mobit addition and checking is disabled.

Bit 4 PM	Description	
0	Even parity*1	(i
1	Odd parity <sup>*2</sup>	
Notes: 1	When even parity is selected	d a parity bit is added in transmission so that the

Notes: 1. When even parity is selected, a parity bit is added in transmission so that the number of 1 bits in the transmit data plus the parity bit is an even number; in a check is carried out to confirm that the number of 1 bits in the receive data parity bit is an even number.

2. When odd parity is selected, a parity bit is added in transmission so that the number of 1 bits in the transmit data plus the parity bit is an odd number; in r check is carried out to confirm that the number of 1 bits in the receive data p parity bit is an odd number.

Rev. 6.00 Aug 04, 2006 page 322 of 626 REJ09B0144-0600

1	2 stop bits <sup>*2</sup>			
-				

Notes: 1. In transmission, a single 1 bit (stop bit) is added at the end of a transmit ch 2. In transmission, two 1 bits (stop bits) are added at the end of a transmit cha

In reception, only the first of the received stop bits is checked, irrespective of the STC. If the second stop bit is 1 it is treated as a stop bit, but if 0, it is treated as the start bit of transmit character.

Bit 2: Multiprocessor mode (MP)

Bit 2 enables or disables the multiprocessor communication function. When the multi communication function is disabled, the parity settings in the PE and PM bits are invabit setting is only valid in asynchronous mode. When synchronous mode is selected to should be set to 0. For details on the multiprocessor communication function, see sect Multiprocessor Communication Function.

Bit 2 MP		Description
0		Multiprocessor communication function disabled*
1		Multiprocessor communication function enabled*
Note:	*	For the case where 5-bit data is selected, see table 10.11.

# Renesas

0	0	φ clock (ii
0	1	$\phi$ w/2 clock <sup>*1</sup> / $\phi$ w clock <sup>*2</sup>
1	0	φ/16 clock
1	1	φ/64 clock
Notes:	1. ¢ w/2	clock in active (medium-speed/high-speed) mode and sleep mode

φ w clock in subactive mode and subsleep mode
 In subactive or subsleep mode, SCI3 can be operated when CPU clock is φ

### 10.2.6 Serial Control Register 3 (SCR3)

Bit	7	6	5	4	3	2	1
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCR3 is an 8-bit register for selecting transmit or receive operation, the asynchronous r output, interrupt request enabling or disabling, and the transmit/receive clock source.

SCR3 can be read or written by the CPU at any time.

SCR3 is initialized to H'00 upon reset, and in standby, module standby or watch mode.

Bit 7: Transmit interrupt enable (TIE)

Bit 7 selects enabling or disabling of the transmit data empty interrupt request (TXI) what transmit data is transferred from the transmit data register (TDR) to the transmit shift re(TSR), and bit TDRE in the serial status register (SSR) is set to 1.

TXI can be released by clearing bit TDRE or bit TIE to 0.

Rev. 6.00 Aug 04, 2006 page 324 of 626 REJ09B0144-0600

error interrupt request (ERI) when receive data is transferred from the receive shift reg to the receive data register (RDR), and bit RDRF in the serial status register (SSR) is a There are three kinds of receive error: overrun, framing, and parity.

RXI can be released by clearing bit RDRF or the FER, PER, or OER error flag to 0, o bit RIE to 0.

Bit 6 RIE	Description
0	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled
1	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled

### Bit 5: Transmit enable (TE)

Bit 5 selects enabling or disabling of the start of transmit operation.

Bit 5		
TE		Description
0		Transmit operation disabled <sup>*1</sup> (TXD pin is I/O port)
1		Transmit operation enabled <sup>*2</sup> (TXD pin is transmit data pin)
Notes:	1.	Bit TDRE in SSR is fixed at 1.
	2.	When transmit data is written to TDR in this state, bit TDR in SSR is cleare serial data transmission is started. Be sure to carry out serial mode registe settings, and setting of bit SPC31 or SPC32 in SPCR, to decide the transm before setting bit TE to 1.

Rev. 6.00 Aug 04, 2006 pag REJ0



- cleared to 0, and retain their previous state.
  - In this state, serial data reception is started when a start bit is detected in as mode or serial clock input is detected in synchronous mode. Be sure to carr mode register (SMR) settings to decide the reception format before setting b

Bit 3: Multiprocessor interrupt enable (MPIE)

Bit 3 selects enabling or disabling of the multiprocessor interrupt request. The MPIE b only valid when asynchronous mode is selected and reception is carried out with bit MI set to 1. The MPIE bit setting is invalid when bit COM is set to 1 or bit MP is cleared to

Bit 3 MPIE		Description
0		Multiprocessor interrupt request disabled (normal receive operation) (in Clearing condition: When data is received in which the multiprocessor bit is set to 1
1		Multiprocessor interrupt request enabled*
Note:	*	Receive data transfer from RSR to RDR, receive error detection, and setting RDRF, FER, and OER status flags in SSR is not performed. RXI, ERI, and the RDRF, FER, and OER flags in SSR, are disabled until data with the mult bit set to 1 is received. When a receive character with the multiprocessor bit received, bit MPBR in SSR is set to 1, bit MPIE is automatically cleared to 0, and ERI requests (when bits TIE and RIE in serial control register 3 (SCR3) 1) and setting of the RDRF, FER, and OER flags are enabled.

Rev. 6.00 Aug 04, 2006 page 326 of 626 REJ09B0144-0600

Note: \* TEI can be released by clearing bit TDRE to 0 and clearing bit TEND to 0 in clearing bit TEIE to 0.

Bits 1 and 0: Clock enable 1 and 0 (CKE1, CKE0)

Bits 1 and 0 select the clock source and enabling or disabling of clock output from the The combination of CKE1 and CKE0 determines whether the  $SCK_{3x}$  pin functions as a clock output pin, or a clock input pin.

The CKE0 bit setting is only valid in case of internal clock operation (CKE1 = 0) in a mode. In synchronous mode, or when external clock operation is used (CKE1 = 1), bit should be cleared to 0.

After setting bits CKE1 and CKE0, set the operating mode in the serial mode register

Description Bit 1 Bit 0 CKE1 CKE0 **Communication Mode Clock Source** SCK<sub>3x</sub> Pin Fu I/O port\*1 0 0 Asynchronous Internal clock Synchronous Internal clock Serial clock ou Clock output\*2 0 1 Asynchronous Internal clock Synchronous Reserved Clock input\*3 1 0 Asynchronous External clock Synchronous Serial clock in External clock 1 1 Asynchronous Reserved Synchronous Reserved

For details on clock source selection, see table 10.9 in 10.3.1, Overview.

Notes: 1. Initial value

2. A clock with the same frequency as the bit rate is output.

3. Input a clock with a frequency 16 times the bit rate.

Rev. 6.00 Aug 04, 2006 pag REJ0



SSR is an 8-bit register containing status flags that indicate the operational status of SC multiprocessor bits.

SSR can be read or written by the CPU at any time, but only a write of 1 is possible to RDRF, OER, PER, and FER. In order to clear these bits by writing 0, 1 must first be re

Bits TEND and MPBR are read-only bits, and cannot be modified.

SSR is initialized to H'84 upon reset, and in standby, module standby, or watch mode.

Bit 7: Transmit data register empty (TDRE)

Bit 7 indicates that transmit data has been transferred from TDR to TSR.

Bit 7	
TDRE	Description
0	Transmit data written in TDR has not been transferred to TSR
	Clearing conditions:
	After reading TDRE = 1, cleared by writing 0 to TDRE
	When data is written to TDR by an instruction
1	Transmit data has not been written to TDR, or transmit data written in TD transferred to TSR
	Setting conditions:
	When bit TE in SCR3 is cleared to 0
	When data is transferred from TDR to TSR (i

Rev. 6.00 Aug 04, 2006 page 328 of 626 REJ09B0144-0600

	After reading reprint - 1, cleared by whiting o to reprint
	When RDR data is read by an instruction
1	There is receive data in RDR
	Setting condition:
	When reception ends normally and receive data is transferred from RSR
Note:	If an error is detected in the receive data, or if the RE bit in SCR3 has been cle
	RDR and bit RDRF are not affected and retain their previous state

RDR and bit RDRF are not affected and retain their previous state. Note that if data reception is completed while bit RDRF is still set to 1, an overr (OER) will result and the receive data will be lost.

### Bit 5: Overrun error (OER)

Bit 5 indicates that an overrun error has occurred during reception.

Bit 5 OER		Description
0		Reception in progress or completed <sup>*1</sup>
		Clearing condition:
		After reading OER = 1, cleared by writing 0 to OER
1		An overrun error has occurred during reception <sup>*2</sup>
		Setting condition:
		When reception is completed with RDRF set to 1
Notes:	1.	When bit RE in SCR3 is cleared to 0, bit OER is not affected and retains its state.
	2.	RDR retains the receive data it held before the overrun error occurred, and received after the error is lost. Reception cannot be continued with bit OER and in synchronous mode, transmission cannot be continued either.

Rev. 6.00 Aug 04, 2006 pag REJ0



		Alter reading r Ert = 1, cleared by whiting o to r Ert
1		A framing error has occurred during reception
		Setting condition:
		When the stop bit at the end of the receive data is checked for a value of of reception, and the stop bit is $0^{*2}$
Notes:	1.	When bit RE in SCR3 is cleared to 0, bit FER is not affected and retains its p state.
	2.	Note that, in 2-stop-bit mode, only the first stop bit is checked for a value of second stop bit is not checked. When a framing error occurs the receive dat transferred to RDR but bit RDRF is not set. Reception cannot be continued FER set to 1. In synchronous mode, neither transmission nor reception is po when bit FER is set to 1.

# Bit 3: Parity error (PER)

Bit 3 indicates that a parity error has occurred during reception with parity added in asy mode.

Bit 3 PER		Description	
0		Reception in progress or completed <sup>*1</sup>	(ii
		Clearing condition:	
		After reading PER = 1, cleared by writing 0 to PER	
1		A parity error has occurred during reception <sup>*2</sup>	
		Setting condition:	
		When the number of 1 bits in the receive data plus parity bit does not m parity designated by bit PM in the serial mode register (SMR)	nat
Notes:		When bit RE in SCR3 is cleared to 0, bit PER is not affected and retains it state.	s p
	F	Receive data in which it a parity error has occurred is still transferred to R RDRF is not set. Reception cannot be continued with bit PER set to 1. In node, neither transmission nor reception is possible when bit FER is set t	S
Rev. 6.0 REJ098		ug 04, 2006 page 330 of 626 4-0600	

	Clearing conditions:
	After reading TDRE = 1, cleared by writing 0 to TDRE
	When data is written to TDR by an instruction
1	Transmission ended
	Setting conditions:
	When bit TE in SCR3 is cleared to 0
	When bit TDRE is set to 1 when the last bit of a transmit character is ser

Bit 1: Multiprocessor bit receive (MPBR)

Bit 1 stores the multiprocessor bit in a receive character during multiprocessor format asynchronous mode.

Bit 1 is a read-only bit and cannot be modified.

Bit 1 MPBR		Description
0		Data in which the multiprocessor bit is 0 has been received $^{st}$
1		Data in which the multiprocessor bit is 1 has been received
Note:	*	When bit RE is cleared to 0 in SCR3 with the multiprocessor format, bit MP affected and retains its previous state.

Rev. 6.00 Aug 04, 2006 pag REJ0

#### 10.2.8 Bit Rate Register (BRR)

Bit	7	6	5	4	3	2	1
	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W						

BRR is an 8-bit register that designates the transmit/receive bit rate in accordance with rate generator operating clock selected by bits CKS1 and CKS0 of the serial mode regi

BRR can be read or written by the CPU at any time.

BRR is initialized to H'FF upon reset, and in standby, module standby, or watch mode.

Table 10.3 shows examples of BRR settings in asynchronous mode. The values shown active (high-speed) mode.

Rev. 6.00 Aug 04, 2006 page 332 of 626 REJ09B0144-0600

200	0	2	0	0	155	0.16	3	2	0	—
250	_	_	_	0	124	0	0	153	-0.26	0
300	0	1	0	0	103	0.16	3	1	0	2
600	0	0	0	0	51	0.16	3	0	0	0
1200	_	_	_	0	25	0.16	2	1	0	0
2400	_	_	_	0	12	0.16	2	0	0	0
4800	—	_	—				0	7	0	0
9600	_	_	_				0	3	0	—
19200	—	_	—				0	1	0	—
31250	—	_	—	0	0	0	—	_	_	0
38400	_	_	_				0	0	0	_

Rev. 6.00 Aug 04, 2006 pag REJ0

200	2	48	-0.35	2	77	0.16
250	2	38	0.16	2	62	-0.79
300	_	_		2	51	0.16
600		_	_	2	25	0.16
1200	0	129	0.16	0	207	0.16
2400	0	64	0.16	0	103	0.16
4800	_	_		0	51	0.16
9600	_	_	—	0	25	0.16
19200	_	_	—	0	12	0.16
31250	0	4	0	0	7	0
38400	_	—	—	—	_	_

Notes: 1. The setting should be made so that the error is not more than 1%.

2. The value set in BRR is given by the following equation:

$$N = \frac{OSC}{(64 \times 2^{2n} \times B)} - 1$$

where B: Bit rate (bit/s)

N: Baud rate generator BRR setting  $(0 \le N \le 255)$ 

OSC: Value of  $\phi_{OSC}$  (Hz)

- n: Baud rate generator input clock number (n = 0, 2, or 3)(The relation between n and the clock is shown in table 10.4.
- 3. The error in table 10.3 is the value obtained from the following equation, ro two decimal places.

 $\text{Error (\%)} = \frac{\text{B (rate obtained from n, N, OSC)} - \text{R(bit rate in left-hand column in table 10.3.)}}{\text{R (bit rate in left-hand column in table 10.3.)}}$ 

Rev. 6.00 Aug 04, 2006 page 334 of 626 REJ09B0144-0600

RENESAS

φ w clock in subactive mode and subsleep mode
 In subactive or subsleep mode, SCI3 can be operated when CPU clock is φ

Table 10.5 shows the maximum bit rate for each frequency. The values shown are for (high-speed) mode.

### Table 10.5 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

			Setting
OSC (MHz)	Maximum Bit Rate (bit/s)	n	N
0.0384*	600	0	0
2	31250	0	0
2.4576	38400	0	0
4	62500	0	0
10	156250	0	0
16	250000	0	0

\*: When SMR is set up to CKS1 = "0", CKS0 = "1".

Table 10.6 shows examples of BRR settings in synchronous mode. The values shown active (high-speed) mode.

Rev. 6.00 Aug 04, 2006 pag REJ0

500	—	—	—	—	—	—	—	—	—	2
1k	0	249	0	—	—	—		—	_	2
2.5k	0	99	0	0	199	0	—	_		2
5k	0	49	0	0	99	0	0	249	0	2
10k	0	24	0	0	49	0	0	124	0	0
25k	0	9	0	0	19	0	0	49	0	0
50k	0	4	0	0	9	0	0	24	0	0
100k	_	_	_	0	4	0		_	_	0
250k	0	0	0	0	1	0	0	4	0	0
500k				0	0	0	—	—	—	0
1M							—	—	—	0

Blank: Cannot be set.

-: A setting can be made, but an error will result.

Notes: The value set in BRR is given by the following equation:

$$N = \frac{OSC}{(8 \times 2^{2n} \times B)} - 1$$

where B: Bit rate (bit/s)

N: Baud rate generator BRR setting  $(0 \le N \le 255)$ 

OSC: Value of  $\phi_{OSC}$  (Hz)

n: Baud rate generator input clock number (n = 0, 2, or 3) (The relation between n and the clock is shown in table 10.7.

Rev. 6.00 Aug 04, 2006 page 336 of 626 REJ09B0144-0600

Notes: 1.  $\phi w/2$  clock in active (medium-speed/high-speed) mode and sleep mode

w clock in subactive mode and subsleep mode
 In subactive or subsleep mode, SCI3 can be operated when CPU clock is

### 10.2.9 Clock Stop Register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1
	—	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKST
Initial value	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control f modules. Only the bits relating to SCI3 are described here. For details of the other bits sections on the relevant modules.

**Bit 6:** SCI3-1 module standby mode control (S31CKSTP)

Bit 6 controls setting and clearing of module standby mode for SCI31.

# S31CKSTP Description

0	SCI3-1 is set to module standby mode
1	SCI3-1 module standby mode is cleared
Mater	All OOI24 as sisten is initialized in an dula standbury meda

Note: All SCI31 register is initialized in module standby mode.

Bit 5: SCI3-2 module standby mode control (S32CKSTP)

Bit 5 controls setting and clearing of module standby mode for SCI32.

Rev. 6.00 Aug 04, 2006 pag REJ0

Bit	7	6	5	4	3	2	1
	—	—	SPC32	SPC31	SCINV3	SCINV2	SCINV1
Initial value	1	1	0	0	0	0	0
Read/Write			R/W	R/W	R/W	R/W	R/W

SPCR is an 8-bit readable/writable register that performs RXD<sub>31</sub>, RXD<sub>32</sub>, TXD<sub>31</sub>, and T input/output data inversion switching. SPCR is initialized to H'C0 by a reset.

Bits 7 to 6: Reserved bits

Bits 7 to 6 are reserved; they are always read as 1 and cannot be modified.

**Bit 5:** P4<sub>2</sub>/TXD<sub>32</sub> pin function switch (SPC32)

This bit selects whether pin P42/TXD32 is used as P42 or as TXD32.

Bit 5 SPC32	Description	
0	Functions as P4 <sub>2</sub> I/O pin	(iı
1	Functions as TXD <sub>32</sub> output pin*	
Note: *	Set the TE bit in SCR3 after setting this bit to 1.	

**Bit 4:** P3<sub>5</sub>/TXD<sub>31</sub> pin function switch (SPC31)

This bit selects whether pin P3<sub>5</sub>/TXD<sub>31</sub> is used as P3<sub>5</sub> or as TXD<sub>31</sub>.

Bit 4 SPC31	Description	
0	Functions as P3 <sub>5</sub> I/O pin	(iı
1	Functions as TXD <sub>31</sub> output pin*	
Note:	* Set the TE bit in SCR3 after setting this bit to 1.	

Rev. 6.00 Aug 04, 2006 page 338 of 626 REJ09B0144-0600

Bit 2: RXD<sub>32</sub> pin input data inversion switch

Bit 2 specifies whether or not RXD<sub>32</sub> pin input data is to be inverted.

Bit 2 SCINV2	Description
0	RXD <sub>32</sub> input data is not inverted
1	RXD <sub>32</sub> input data is inverted

**Bit 1:** TXD<sub>31</sub> pin output data inversion switch

Bit 1 specifies whether or not TXD<sub>31</sub> pin output data is to be inverted.

Bit 1 SCINV1	Description
0	TXD <sub>31</sub> output data is not inverted
1	TXD <sub>31</sub> output data is inverted

Bit 0: RXD<sub>31</sub> pin input data inversion switch

Bit 0 specifies whether or not RXD<sub>31</sub> pin input data is to be inverted.

Bit 0 SCINV0	Description
0	RXD <sub>31</sub> input data is not inverted
1	RXD <sub>31</sub> input data is inverted

Rev. 6.00 Aug 04, 2006 pag REJ0

ubjitemene ub er bjitemene ub med und une udud humbrer rerning, ub bite wit mit were re.

The clock source for SCI3 is determined by bit COM in SMR and bits CKE1 and CKE as shown in table 10.9.

## 1. Synchronous Mode

- Choice of 5-, 7-, or 8-bit data length
- Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 stop bi combination of these parameters determines the data transfer format and the charac
- Framing error (FER), parity error (PER), overrun error (OER), and break detection reception
- Choice of internal or external clock as the clock source When internal clock is selected: SCI3 operates on the baud rate generator clock, and with the same frequency as the bit rate can be output.

When external clock is selected: A clock with a frequency 16 times the bit rate mus (The on-chip baud rate generator is not used.)

# 2. Synchronous Mode

- Data transfer format: Fixed 8-bit data length
- Overrun error (OER) detection during reception
- Choice of internal or external clock as the clock source
   When internal clock is selected: SCI3 operates on the baud rate generator clock, and clock is output.

When external clock is selected: The on-chip baud rate generator is not used, and S operates on the input serial clock.

Rev. 6.00 Aug 04, 2006 page 340 of 626 REJ09B0144-0600

				1				
	1		0	0		7-bit data	-	No
				1				
			1	0				Yes
				1				
	0	1	0	0	_	8-bit data	Yes	No
				1	—			
			1	0	—	5-bit data	No	
				1	—			
	1		0	0	—	7-bit data	Yes	
				1	—			
			1	0	—	5-bit data	No	Yes
				1				
1	*	0	*	*	Synchronous mode	8-bit data	No	No

Rev. 6.00 Aug 04, 2006 pag REJ0

1	0	0	Synchronous	Internal	Outputs serial clock
	1	0	<sup>-</sup> mode	External	Inputs serial clock
0	1	1	Reserved (Do not specify these combinations)		
1	0	1			
1	1	1			

Rev. 6.00 Aug 04, 2006 page 342 of 626 REJ09B0144-0600



	RIE	normally and receive data is transferred from RSR to RDR, bit RDRF is set to 1, and if bit RIE is set to 1 at this time, RXI is enabled and an interrupt is requested. (See figure 10.2(a).)	receive data transferred clears bit RDRF to 0. C reception can be perforr repeating the above ope reception of the next RS completed.
ТХІ	TDRE TIE	When TSR is found to be empty (on completion of the previous transmission) and the transmit data placed in TDR is transferred to TSR, bit TDRE is set to 1. If bit TIE is set to 1 at this time, TXI is enabled and an interrupt is requested. (See figure 10.2(b).)	The TXI interrupt routine next transmit data to TD bit TDRE to 0. Continue transmission can be per repeating the above ope the data transferred to T been transmitted.
TEI	TEND TEIE	When the last bit of the character in TSR is transmitted, if bit TDRE is set to 1, bit TEND is set to 1. If bit TEIE is set to 1 at this time, TEI is enabled and an interrupt is requested. (See figure 10.2(c).)	TEI indicates that the ne data has not been writte when the last bit of the t character in TSR is sen

Rev. 6.00 Aug 04, 2006 pag REJ0

#### rigure 10.2 (a) KDRF Setting and KAI Interrupt




Figure 10.2 (b) TDRE Setting and TXI Interrupt




Figure 10.2 (c) TEND Setting and TEI Interrupt

Rev. 6.00 Aug 04, 2006 page 344 of 626 REJ09B0144-0600

and read during reception, making possible continuous transmission and reception.

### 1. Data Transfer Format

The general data transfer format in asynchronous communication is shown in figure 1




Figure 10.3 Data Format in Asynchronous Communication

In asynchronous communication, the communication line is normally in the mark state level). SCI3 monitors the communication line and when it detects a space (low level) this as a start bit and begins serial data communication.

One transfer data character consists of a start bit (low level), followed by transmit/reco (LSB-first format, starting from the least significant bit), a parity bit (high or low leve finally one or two stop bits (high level).

In asynchronous mode, synchronization is performed by the falling edge of the start b reception. The data is sampled on the 8th pulse of a clock with a frequency 16 times t period, so that the transfer data is latched at the center of each bit.

Table 10.11 shows the 16 data transfer formats that can be set in asynchronous mode. is selected by the settings in the serial mode register (SMR).

Rev. 6.00 Aug 04, 2006 pag REJ0



0	0	1	0	S 8-bit data MPB STOP
0	0	1	1	S 8-bit data MPB STOP STOP
0	1	0	0	S 8-bit data P STOP
0	1	0	1	S 8-bit data P STOP STOP
0	1	1	0	S 5-bit data STOP
0	1	1	1	S 5-bit data STOP STOP
1	0	0	0	S 7-bit data STOP
1	0	0	1	S 7-bit data STOP STOP
1	0	1	0	S 7-bit data MPB STOP
1	0	1	1	S 7-bit data MPB STOP STOP
1	1	0	0	S 7-bit data P STOP
1	1	0	1	S 7-bit data P STOP STOP
1	1	1	0	S 5-bit data P STOP
1	1	1	1	S 5-bit data P STOP STOP

Legend:

S: Start bit

STOP: Stop bit

P: Parity bit

MPB: Multiprocessor bit

Rev. 6.00 Aug 04, 2006 page 346 of 626 REJ09B0144-0600

When SCI3 operates on an internal clock, the clock can be output at the SCK<sub>3x</sub> pin. In the frequency of the output clock is the same as the bit rate, and the phase is such that rises at the center of each bit of transmit/receive data, as shown in figure 10.4.




Figure 10.4 Phase Relationship between Output Clock and Transfer D (Asynchronous Mode) (8-bit data, parity, 2 stop bits)

### 3. Data Transfer Operations

**SCI3 initialization:** Before data is transferred on SCI3, bits TE and RE in SCR3 mus cleared to 0, and then SCI3 must be initialized as follows.

Note: If the operation mode or data transfer format is changed, bits TE and RE must cleared to 0.


When bit TE is cleared to 0, bit TDRE is set to 1.

Note that the RDRF, PER, FER, and OER flags and the contents of RDR are n when RE is cleared to 0.

When an external clock is used in asynchronous mode, the clock should not be during operation, including initialization. When an external clock is used in s mode, the clock should not be supplied during operation, including initializati

> Rev. 6.00 Aug 04, 2006 pag REJ0






- Set clock selection in SCR3. Be sure clear the other bits to 0. If clock output is selected in asynchronous mode, the clock is output immediately after settin bits CKE1 and CKE0. If clock output i selected for reception in synchronous mode, the clock is output immediately after bits CKE1, CKE0, and RE are set to 1.
- Set the data transfer format in the seri mode register (SMR).
- Write the value corresponding to the transfer rate in BRR. This operation is not necessary when an external clock is selected.
- 4. Wait for at least one bit period, then see bits TIE, RIE, MPIE, and TEIE in SCR and set bits RE and TE to 1 in PMR7. Setting bits TE and RE enables the T> and RXD3x pins to be used. In async mode the mark state is established wh transmitting, and the idle state waiting a start bit when receiving.

Figure 10.5 Example of SCI3 Initialization Flowchart

Rev. 6.00 Aug 04, 2006 page 348 of 626 REJ09B0144-0600



- Read the serial status register (SSR) and check that bit TDRE is set to 1, then write transmit data to the transmit data register (TDR). When data is written to TDR, bit TDRE is cleared to 0 automatically. (After the TE bit is set to 1, one frame of 1s is output, then transmission is possible.)
- When continuing data transmission, be sure to read TDRE = 1 to confirm that a write can be performed before writing data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically.
- If a break is to be output when data transmission ends, set the port PCR to 1 and clear the port PDR to 0, then clear bit TE in SCR3 to 0.

Figure 10.6 Example of Data Transmission Flowchart (Asynchronous M

Rev. 6.00 Aug 04, 2006 pag REJ0

# Renesas

next frame. If bit TDRE is set to 1, bit TEND in SSR bit is set to 1the mark state, in what transmitted, is established after the stop bit has been sent. If bit TEIE in SCR3 is set to time, a TEI request is made.






Figure 10.12 shows an example of the operation when transmitting in asynchronous mo



Rev. 6.00 Aug 04, 2006 page 350 of 626 REJ09B0144-0600



- occurred, execute receive error processing.
- Read SSR and check that bit RE set to 1. If it is, read the receive in RDR. When the RDR data is bit RDRF is cleared to 0 automa
- When continuing data reception, reading of bit RDRF and RDR be receiving the stop bit of the curre frame. When the data in RDR is bit RDRF is cleared to 0 automa

Figure 10.8 Example of Data Reception Flowchart (Asynchronous Mo

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 10.8 Example of Data Reception Flowchart (Asynchronous Mode) (

Rev. 6.00 Aug 04, 2006 page 352 of 626 REJ09B0144-0600

set in bit PM in the serial mode register (SMR).

• Stop bit check

SCI3 checks that the stop bit is 1. If two stop bits are used, only the first is checked

 Status check SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transported by RSR to RDR.

If no receive error is found in the above checks, bit RDRF is set to 1, and the receive of in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the error check a receive error, bit OER, PER, or FER is set to 1 depending on the kind of error. Bit F its state prior to receiving the data. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested.

Table 10.12 shows the conditions for detecting a receive error, and receive data process


Note: No further receive operations are possible while a receive error flag is set. Bit FER, PER, and RDRF must therefore be cleared to 0 before resuming reception

#### Table 10.12 Receive Error Detection Conditions and Receive Data Processing

		Detection Conditions	Receive Data Pro
Overrun error	OER	When the next date receive operation is completed while bit RDRF is still set to 1 in SSR	Receive data is not from RSR to RDR
Framing error	FER	When the stop bit is 0	Receive data is tra from RSR to RDR
Parity error	PER	When the parity (odd or even) set in SMR is different from that of the received data	Receive data is tra from RSR to RDR

Rev. 6.00 Aug 04, 2006 pag REJ0





# Figure 10.9 Example of Operation when Receiving in Asynchronous Mo (8-bit data, parity, 1 stop bit)

### 10.3.3 Operation in Synchronous Mode

In synchronous mode, SCI3 transmits and receives data in synchronization with clock p This mode is suitable for high-speed serial communication.

SCI3 has separate transmission and reception units, allowing full-duplex communication shared clock.

As the transmission and reception units are both double-buffered, data can be written de transmission and read during reception, making possible continuous transmission and r

Rev. 6.00 Aug 04, 2006 page 354 of 626 REJ09B0144-0600




Figure 10.10 Data Format in Synchronous Communication

In synchronous communication, data on the communication line is output from one fa the serial clock until the next falling edge. Data confirmation is guaranteed at the risin the serial clock.

One transfer data character begins with the LSB and ends with the MSB. After output MSB, the communication line retains the MSB state.

When receiving in synchronous mode, SCI3 latches receive data at the rising edge of t clock.

The data transfer format uses a fixed 8-bit data length.

Parity and multiprocessor bits cannot be added.


### 2. Clock


Either an internal clock generated by the baud rate generator or an external clock inpu  $SCK_{3x}$  pin can be selected as the SCI3 serial clock. The selection is made by means o SMR and bits CKE1 and CKE0 in SCR3. See table 10.9 for details on clock source set

When SCI3 operates on an internal clock, the serial clock is output at the SCK<sub>3x</sub> pin. To of the serial clock are output in transmission or reception of one character, and when S transmitting or receiving, the clock is fixed at the high level.

Rev. 6.00 Aug 04, 2006 pag REJ0







Rev. 6.00 Aug 04, 2006 page 356 of 626 REJ09B0144-0600

Serial data is transmitted from the TXD3x pin in order from the LSB (bit 0) to the MS When the MSB (bit 7) is sent, checks bit TDRE. If bit TDRE is cleared to 0, SCI3 tra from TDR to TSR, and starts transmission of the next frame. If bit TDRE is set to 1, 5 TEND to 1 in SSR, and after sending the MSB (bit 7), retains the MSB state. If bit TI is set to 1 at this time, a TEI request is made.

After transmission ends, the SCK pin is fixed at the high level.

Note: Transmission is not possible if an error flag (OER, FER, or PER) that indicate reception status is set to 1. Check that these error flags are all cleared to 0 be transmit operation.

Figure 10.12 shows an example of the operation when transmitting in synchronous me





Figure 10.12 Example of Operation when Transmitting in Synchronous I

Rev. 6.00 Aug 04, 2006 pag REJ0



overrun error processing.

- Read SSR and check that bit RDRF is set to 1. If it is, read the receive data in RDR. When the RDR data is read, bit RDRF is cleared to 0 automatically.
- When continuing data reception, finish reading of bit RDRF and RDR before receiving the MSB (bit 7) of the current frame. When the data in RDR is read, bit RDRF is cleared to 0 automatically.
- If an overrun error has occurred, read bit OER in SSR, and after carrying out the necessary error processing, clear bit OER to 0. Reception cannot be resumed if bit OER is set to 1.

Figure 10.13 Example of Data Reception Flowchart (Synchronous Mod

Rev. 6.00 Aug 04, 2006 page 358 of 626 REJ09B0144-0600

If this check shows that there is no overrun error, bit RDRF is set to 1, and the receive stored in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the che identifies an overrun error, bit OER is set to 1.

Bit RDRF remains set to 1. If bit RIE is set to 1 in SCR3, an ERI interrupt is requeste

See table 10.12 for the conditions for detecting a receive error, and receive data proces

Note: No further receive operations are possible while a receive error flag is set. Bit FER, PER, and RDRF must therefore be cleared to 0 before resuming reception

Figure 10.14 shows an example of the operation when receiving in synchronous mode




Figure 10.14 Example of Operation when Receiving in Synchronous M




Figure 10.15 Example of Simultaneous Data Transmission/Reception Flow (Synchronous Mode)

Rev. 6.00 Aug 04, 2006 page 360 of 626 REJ09B0144-0600

RENESAS

#### 10.5.4 Multiprocessor Communication Function

The multiprocessor communication function enables data to be exchanged among a nu processors on a shared communication line. Serial data communication is performed asynchronous mode using the multiprocessor format (in which a multiprocessor bit is transfer data).


In multiprocessor communication, each receiver is assigned its own ID code. The sercommunication cycle consists of two cycles, an ID transmission cycle in which the respecified, and a data transmission cycle in which the transfer data is sent to the specifi These two cycles are differentiated by means of the multiprocessor bit, 1 indicating ar transmission cycle, and 0, a data transmission cycle.

The sender first sends transfer data with a 1 multiprocessor bit added to the ID code o it wants to communicate with, and then sends transfer data with a 0 multiprocessor bit transmit data. When a receiver receives transfer data with the multiprocessor bit set to compares the ID code with its own ID code, and if they are the same, receives the transent next. If the ID codes do not match, it skips the transfer data until data with the m bit set to 1 is sent again.

In this way, a number of processors can exchange data among themselves.

Figure 10.16 shows an example of communication between processors using the mult format.

Rev. 6.00 Aug 04, 2006 pag REJ0




# Figure 10.16 Example of Inter-Processor Communication Using Multiprocesso (Sending Data H'AA to Receiver A)

There is a choice of four data transfer formats. If a multiprocessor format is specified, bit specification is invalid. See table 10.11 for details.

For details on the clock used in multiprocessor communication, see section 10.3.2, Ope Asynchronous Mode.

**Multiprocessor transmitting:** Figure 10.17 shows an example of a flowchart for multidata transmission. This procedure should be followed for multiprocessor data transmis initializing SCI3.

Rev. 6.00 Aug 04, 2006 page 362 of 626 REJ09B0144-0600




- TDR, bit TDRE is cleared to 0 automatically.
- When continuing data transmission, be sure to read TDRE = 1 to confirm that a write can be performed before writing data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically.
- If a break is to be output when data transmission ends, set the port PCR to 1 and clear the port PDR to 0, then clear bit TE in SCR3 to 0.

Figure 10.17 Example of Multiprocessor Data Transmission Flowcha

Rev. 6.00 Aug 04, 2006 pag REJ0

bit TDRE is set to 1 bit TEND in SSR bit is set to 1, the mark state, in which 1s are tran established after the stop bit has been sent. If bit TEIE in SCR3 is set to 1 at this time, request is made.


Figure 10.18 shows an example of the operation when transmitting using the multiproc format.



## Figure 10.18 Example of Operation when Transmitting Using Multiprocessor (8-bit data, multiprocessor bit, 1 stop bit)

**Multiprocessor receiving:** Figure 10.19 shows an example of a flowchart for multipro reception. This procedure should be followed for multiprocessor data reception after in SCI3.

Rev. 6.00 Aug 04, 2006 page 364 of 626 REJ09B0144-0600



- own ID. If the ID is not this receiver's, set bit MPIE to 1 again. When the RDR data is read, bit RDRF is cleared to 0 automatically.
- 4. Read SSR and check that bit RDRF is set to 1, then read the data in RDR.
- 5. If a receive error has occurred, read bits OER and FER in SSR to identify the error, and after carrying out the necessary error processing, ensure that bits OER and FER are both cleared to 0. Reception cannot be resumed if either of these bits is set to 1. In the case of a framing error, a break can be detected by reading the value of the RXD<sub>3</sub> pin.

Figure 10.19 Example of Multiprocessor Data Reception Flowchart

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 10.19 Example of Multiprocessor Data Reception Flowchart (con

Figure 10.20 shows an example of the operation when receiving using the multiprocess

Rev. 6.00 Aug 04, 2006 page 366 of 626 REJ09B0144-0600






Figure 10.20 Example of Operation when Receiving Using Multiprocessor (8-bit data, multiprocessor bit, 1 stop bit)

Rev. 6.00 Aug 04, 2006 pag REJ09



Interrupt Abbr.	Interrupt Request	Vecto
RXI	Interrupt request initiated by receive data full flag (RDRF)	H'002
TXI	Interrupt request initiated by transmit data empty flag (TDRE)	_
TEI	Interrupt request initiated by transmit end flag (TEND)	_
ERI	Interrupt request initiated by receive error flag (OER, FER, PER)	

Each interrupt request can be enabled or disabled by means of bits TIE and RIE in SCR

When bit TDRE is set to 1 in SSR, a TXI interrupt is requested. When bit TEND is set SSR, a TEI interrupt is requested. These two interrupts are generated during transmission

The initial value of bit TDRE in SSR is 1. Therefore, if the transmit data empty interru (TXI) is enabled by setting bit TIE to 1 in SCR3 before transmit data is transferred to T interrupt will be requested even if the transmit data is not ready.

Also, the initial value of bit TEND in SSR is 1. Therefore, if the transmit end interrupt (TEI) is enabled by setting bit TEIE to 1 in SCR3 before transmit data is transferred to TEI interrupt will be requested even if the transmit data has not been sent.

Effective use of these interrupt requests can be made by having processing that transfer data to TDR carried out in the interrupt service routine.

To prevent the generation of these interrupt requests (TXI and TEI), on the other hand, bits for these interrupt requests (bits TIE and TEIE) should be set to 1 after transmit dat transferred to TDR.

When bit RDRF is set to 1 in SSR, an RXI interrupt is requested, and if any of bits OEI FER is set to 1, an ERI interrupt is requested. These two interrupt requests are generate reception.

For further details, see section 3.3, Interrupts.

Rev. 6.00 Aug 04, 2006 page 368 of 626 REJ09B0144-0600

RENESAS

Data can be written to TDR irrespective of the state of bit TDRE, but if new data is with TDR while bit TDRE is cleared to 0, the data previously stored in TDR will be lost of yet been transferred to TSR. Accordingly, to ensure that serial transmission is perform dependably, you should first check that bit TDRE is set to 1, then write the transmit data once only (not two or more times).

#### 2. Operation when a Number of Receive Errors Occur Simultaneously

If a number of receive errors are detected simultaneously, the status flags in SSR will states shown in table 10.14. If an overrun error is detected, data transfer from RSR to not be performed, and the receive data will be lost.

SSR Status Flags		Receive Data Transfer			
RDRF*	OER	FER	PER	$RSR \rightarrow RDR$	Receive Error Status
1	1	0	0	Х	Overrun error
0	0	1	0	0	Framing error
0	0	0	1	0	Parity error
1	1	1	0	Х	Overrun error + framing error
1	1	0	1	Х	Overrun error + parity error
0	0	1	1	0	Framing error + parity error
1	1	1	1	Х	Overrun error + framing error

Table 10.14 SSR Status Flag States and Receive Data Transfer

O : Receive data is transferred from RSR to RDR.

X : Receive data is not transferred from RSR to RDR.

Note: \* Bit RDRF retains its state prior to data reception. However, note that if RD after an overrun error has occurred in a frame because reading of the rece the previous frame was delayed, RDRF will be cleared to 0.

Rev. 6.00 Aug 04, 2006 pag REJ0



#### 4. Mark State and Break Detection

When bit TE is cleared to 0, the  $TXD_{3x}$  pin functions as an I/O port whose input/output and level are determined by PDR and PCR. This fact can be used to set the  $TXD_{3x}$  pin state, or to detect a break during transmission.

To keep the communication line in the mark state (1 state) until bit TE is set to 1, set P PDR = 1. Since bit TE is cleared to 0 at this time, the  $TXD_{3x}$  pin functions as an I/O po output.

To detect a break, clear bit TE to 0 after setting PCR = 1 and PDR = 0.

When bit TE is cleared to 0, the transmission unit is initialized regardless of the current transmission state, the  $TXD_{3x}$  pin functions as an I/O port, and 0 is output from the TXD

## 5. Receive Error Flags and Transmit Operation (Synchronous Mode Only)

When a receive error flag (OER, PER, or FER) is set to 1, transmission cannot be started bit TDRE is cleared to 0. The receive error flags must be cleared to 0 before starting transmission cannot be started to 0.

Note also that receive error flags cannot be cleared to 0 even if bit RE is cleared to 0.

#### 6. Receive Data Sampling Timing and Receive Margin in Asynchronous Mode

In asynchronous mode, SCI3 operates on a basic clock with a frequency 16 times the tr. When receiving, SCI3 performs internal synchronization by sampling the falling edge of bit with the basic clock. Receive data is latched internally at the 8th rising edge of the This is illustrated in figure 10.21.

Rev. 6.00 Aug 04, 2006 page 370 of 626 REJ09B0144-0600




Figure 10.21 Receive Data Sampling Timing in Asynchronous Mode

Consequently, the receive margin in asynchronous mode can be expressed as shown in (1).

$$M = \{(0.5 - \frac{1}{2N}) - \frac{D - 0.5}{N} - (L - 0.5) F\} \times 100 [\%]$$
 ..... Equation

where M: Receive margin (%)

- N: Ratio of bit rate to clock (N = 16)
- D: Clock duty (D = 0.5 to 1.0)
- L: Frame length (L = 9 to 12)
- F: Absolute value of clock frequency deviation

Substituting 0 for F (absolute value of clock frequency deviation) and 0.5 for D (clock equation (1), a receive margin of 46.875% is given by equation (2).

When D = 0.5 and F = 0,

 $M = \{0.5 - 1/(2 \times 16)\} \times 100 [\%]$ = 46.875% ..... Equation (2)

However, this is only a computed value, and a margin of 20% to 30% should be allow carrying out system design.

Rev. 6.00 Aug 04, 2006 pag REJ0

0, if the read operation coincides with completion of reception of a frame, the next fram may be read. This is illustrated in figure 10.22.




Figure 10.22 Relation between RDR Read Timing and Data

In this case, only a single RDR read operation (not two or more) should be performed a checking that bit RDRF is set to 1. If two or more reads are performed, the data read the should be transferred to RAM, etc., and the RAM contents used. Also, ensure that ther sufficient margin in an RDR read operation before reception of the next frame is complete precise in terms of timing, the RDR read should be completed before bit 7 is transfer synchronous mode, or before the STOP bit is transferred in asynchronous mode.

Rev. 6.00 Aug 04, 2006 page 372 of 626 REJ09B0144-0600

a system clock ( $\phi$ ) cycle immediately after it is switched.

This can be prevented by either of the following methods according to the situation.

- a. When an SCK<sub>3x</sub> function is switched from clock output to non clock-output When stopping data transfer, issue one instruction to clear bits TE and RE to 0 and CKE1 and CKE0 in SCR3 to 1 and 0, respectively. In this case, bit COM in SMR left 1. The above prevents SCK<sub>3x</sub> from being used as a general input/output pin. T intermediate level of voltage from being applied to SCK<sub>3x</sub>, the line connected to S<sup>6</sup> be pulled up to the V<sub>CC</sub> level via a resistor, or supplied with output from an external
- b. When an SCK<sub>3x</sub> function is switched from clock output to general input/output When stopping data transfer,
  - Issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and C SCR3 to 1 and 0, respectively.
  - (ii) Clear bit COM in SMR to 0
  - (iii) Clear bits CKE1 and CKE0 in SCR3 to 0

Note that special care is also needed here to avoid an intermediate level of voltage applied to  $SCK_{3x}$ .

#### 10. Setup at Subactive or Subsleep Mode

At subactive or subsleep mode, SCI3 becomes possible use only at CPU clock is  $\phi w/2$ 

Rev. 6.00 Aug 04, 2006 pag REJ0

Rev. 6.00 Aug 04, 2006 page 374 of 626 REJ09B0144-0600



#### 11.1.1 Features

Features of the 14-bit PWM are as follows.

• Choice of two conversion periods

Any of the following four conversion periods can be chosen:

- $131,072/\phi$ , with a minimum modulation width of  $8/\phi$  (PWCR1 = 1, PWCR0 =
- $65,536/\phi$ , with a minimum modulation width of  $4/\phi$  (PWCR1 = 1, PWCR0 = 0
- $-32,768/\phi$ , with a minimum modulation width of  $2/\phi$  (PWCR1 = 0, PWCR0 = 1
- 16,384/ $\phi$ , with a minimum modulation width of 1/ $\phi$  (PWCR1 = 0, PWCR0 = 0
- Pulse division method for less ripple
- Use of module standby mode enables this module to be placed in standby mode in when not used.

Rev. 6.00 Aug 04, 2006 pag REJ09




Figure 11.1 Block Diagram of the 14 Bit PWM

#### 11.1.3 Pin Configuration

Table 11.1 shows the output pin assigned to the 14-bit PWM.

#### Table 11.1Pin Configuration

Name	Abbr.	I/O	Function
PWM output pin	PWM	Output	Pulse-division PWM wavefor

Rev. 6.00 Aug 04, 2006 page 376 of 626 REJ09B0144-0600

PWM data register U	PWDRU	VV	H'C0
PWM data register L	PWDRL	W	H'00
Clock stop register 2	CKSTPR2	R/W	H'FF

## **11.2** Register Descriptions

## 11.2.1 PWM Control Register (PWCR)

Bit	7	6	5	4	3	2	1
	—		_	_		_	PWCR1
Initial value	1	1	1	1	1	1	0
Read/Write	—	—	—	—	—	—	W

PWCR is an 8-bit write-only register for input clock selection.

Upon reset, PWCR is initialized to H'FC.

Bits 7 to 2: Reserved bits

Bits 7 to 2 are reserved; they are always read as 1, and cannot be modified.

Rev. 6.00 Aug 04, 2006 pag REJ0

		modulation width of 1/o
0	1	The input clock is $\phi/4$ (t $\phi^* = 4/\phi$ ) The conversion period is 32,768/ $\phi$ , with a minimum modulation width of 2/ $\phi$
1	0	The input clock is $\phi/8$ (t $\phi^*$ = 8/ $\phi$ ) The conversion period is 65,536/ $\phi$ , with a minimum modulation width of 4/ $\phi$
1	1	The input clock is $\phi/16$ (t $\phi^*$ = 16/ $\phi$ ) The conversion period is 131,072/ $\phi$ , with a minimum modulation width of 8/ $\phi$
NI.I.	* • •	

Note: \* Period of PWM input clock.

#### 11.2.2 PWM Data Registers U and L (PWDRU, PWDRL)

PWDRU							
Bit	7	6	5	4	3	2	1
	—	_	PWDRU5	PWDRU4	PWDRU3	PWDRU2	PWDRU1
Initial value	1	1	0	0	0	0	0
Read/Write	_		W	W	W	W	W
PWDRL							
Bit	7	6	5	4	3	2	1
	PWDRL7	PWDRL6	PWDRL5	PWDRL4	PWDRL3	PWDRL2	PWDRL1
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PWDRU and PWDRL form a 14-bit write-only register, with the upper 6 bits assigned and the lower 8 bits to PWDRL. The value written to PWDRU and PWDRL gives the level width of one PWM waveform cycle.

Rev. 6.00 Aug 04, 2006 page 378 of 626 REJ09B0144-0600

Upon reset, PWDRU and PWDRL are initialized to H'C000.

#### **Clock Stop Register 2 (CKSTPR2)** 11.2.3

Bit	7	6	5	4	3	2	1
	_	—	—	—	AECKSTP	WDCKSTP	PWCKST
Initial value	1	1	1	1	1	1	1
Read/Write	_	_	_	_	R/W	R/W	R/W

CKSTPR2 is an 8-bit read/write register that performs module standby mode control t modules. Only the bit relating to the PWM is described here. For details of the other sections on the relevant modules.

Bit 1: PWM module standby mode control (PWCKSTP)

Bit 1 controls setting and clearing of module standby mode for the PWM.

PWCKSTP	Description
0	PWM is set to module standby mode
1	PWM module standby mode is cleared

Rev. 6.00 Aug 04, 2006 pag REJ0

- Set bits PWCR1 and PWCR0 in the PWM control register (PWCR) to select a conv period of 131,072/φ (PWCR1 = 1, PWCR0 = 1), 65,536/φ (PWCR1 = 1, PWCR0 = 32,768/φ (PWCR1 = 0, PWCR0 = 1), or 16,384/φ (PWCR1 = 0, PWCR0 = 0).
- 3. Set the output waveform data in PWM data registers U and L (PWDRU/L). Be sure the correct sequence, first PWDRL then PWDRU. When data is written to PWDRU in these registers will be latched in the PWM waveform generator, updating the PW waveform generation in synchronization with internal signals.

One conversion period consists of 64 pulses, as shown in figure 11.2. The total of the l pulse widths during this period ( $T_H$ ) corresponds to the data in PWDRU and PWDRL. relation can be represented as follows.

 $T_{\rm H}$  = (data value in PWDRU and PWDRL + 64) × t<sub>o</sub>/2

where t $\phi$  is the PWM input clock period:  $2/\phi$  (PWCR = H'0),  $4/\phi$  (PWCR = H'1),  $8/\phi$  (H'2), or  $16/\phi$  (PWCR = H'3).

Example: Settings in order to obtain a conversion period of 32,768 µs:

When PWCR1 = 0 and PWCR0 = 0, the conversion period is  $16,384/\phi$ , so  $\phi$  0.5 MHz. In this case, tfn = 512 µs, with  $1/\phi$  (resolution) = 2.0 µs.

When PWCR1 = 0 and PWCR0 = 1, the conversion period is  $32,768/\phi$ , so  $\phi$  MHz. In this case, tfn = 512 µs, with  $2/\phi$  (resolution) = 2.0 µs.

When PWCR1 = 1 and PWCR0 = 0, the conversion period is  $65,536/\phi$ , so o MHz. In this case, tfn = 512 µs, with  $4/\phi$  (resolution) = 2.0 µs.

Accordingly, for a conversion period of 32,768  $\mu s,$  the system clock frequer must be 0.5 MHz, 1 MHz, or 2 MHz.

Rev. 6.00 Aug 04, 2006 page 380 of 626 REJ09B0144-0600

$$\begin{split} T_{H} &= t_{H1} + t_{H2} + t_{H3} + \dots + t_{H64} \\ t_{f1} &= t_{f2} = t_{f3} \dots = t_{f64} \end{split}$$

## Figure 11.2 PWM Output Waveform

#### 11.3.2 PWM Operation Modes

PWM operation modes are shown in table 11.3.

## Table 11.3 PWM Operation Modes

Operation Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby
PWCR	Reset	Functions	Functions	Held	Held	Held	Held
PWDRU	Reset	Functions	Functions	Held	Held	Held	Held
PWDRL	Reset	Functions	Functions	Held	Held	Held	Held

Rev. 6.00 Aug 04, 2006 pag REJ0

Rev. 6.00 Aug 04, 2006 page 382 of 626 REJ09B0144-0600



#### 12.1.1 Features

The A/D converter has the following features.

- 10-bit resolution
- Eight input channels
- Conversion time: approx. 12.4 µs per channel (at 5 MHz operation)
- Built-in sample-and-hold function
- Interrupt requested on completion of A/D conversion
- A/D conversion can be started by external trigger input
- Use of module standby mode enables this module to be placed in standby mode in when not used.

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 12.1 Block Diagram of the A/D Converter

Rev. 6.00 Aug 04, 2006 page 384 of 626 REJ09B0144-0600

Analog ground	AV <sub>SS</sub>	Input	Ground and reference voltage of analog
Analog input 0	AN <sub>0</sub>	Input	Analog input channel 0
Analog input 1	AN <sub>1</sub>	Input	Analog input channel 1
Analog input 2	AN <sub>2</sub>	Input	Analog input channel 2
Analog input 3	AN <sub>3</sub>	Input	Analog input channel 3
Analog input 4	AN <sub>4</sub>	Input	Analog input channel 4
Analog input 5	AN <sub>5</sub>	Input	Analog input channel 5
Analog input 6	AN <sub>6</sub>	Input	Analog input channel 6
Analog input 7	AN <sub>7</sub>	Input	Analog input channel 7
External trigger input	ADTRG	Input	External trigger input for starting A/D co

## 12.1.4 Register Configuration

Table 12.2 shows the A/D converter register configuration.

## Table 12.2 Register Configuration

Name	Abbr.	R/W	Initial Value
A/D mode register	AMR	R/W	H'30
A/D start register	ADSR	R/W	H'7F
A/D result register H	ADRRH	R	Not fixed
A/D result register L	ADRRL	R	Not fixed
Clock stop register 1	CKSTPRT1	R/W	H'FF

Rev. 6.00 Aug 04, 2006 pag REJ0



ADRRH and ADRRL together comprise a 16-bit read-only register for holding the resu analog-to-digital conversion. The upper 8 bits of the data are held in ADRRH, and the bits in ADRRL.

ADRRH and ADRRL can be read by the CPU at any time, but the ADRRH and ADRR during A/D conversion are not fixed. After A/D conversion is complete, the conversion stored as 10-bit data, and this data is held until the next conversion operation starts.

ADRRH and ADRRL are not cleared on reset.

## 12.2.2 A/D Mode Register (AMR)

Bit	7	6	5	4	3	2	1
	CKS	TRGE	_		СНЗ	CH2	CH1
Initial value	0	0	1	1	0	0	0
Read/Write	R/W	R/W	_	_	R/W	R/W	R/W

AMR is an 8-bit read/write register for specifying the A/D conversion speed, external to option, and the analog input pins.

Upon reset, AMR is initialized to H'30.

Rev. 6.00 Aug 04, 2006 page 386 of 626 REJ09B0144-0600

Note: \* For information on conversion time settings for which operation is guarante section 15, Electrical Characteristics.

Bit 6: External trigger select (TRGE)

Bit 6 enables or disables the start of A/D conversion by external trigger input.

Bit 6 TRGE	Description
0	Disables start of A/D conversion by external trigger
1	Enables start of A/D conversion by rising or falling edge of external trigg ADTRG*
Note:	* The external trigger (ADTRG) edge is selected by bit IEG4 of IEGR. See select register (IEGR) in section 3.3.2 for details.

Bits 5 and 4: Reserved bits

Bits 5 and 4 are reserved; they are always read as 1, and cannot be modified.

Bits 3 to 0: Channel select (CH3 to CH0)

Bits 3 to 0 select the analog input channel.

The channel selection should be made while bit ADSF is cleared to 0.

1	1	*	*	Setting prohibited	
1	0	1	1	AN7	
1	0	1	0	AN6	
1	0	0	1	AN5	
1	0	0	0		

Note: \* Don't care

#### 12.2.3 A/D Start Register (ADSR)

Bit	7	6	5	4	3	2	1
	ADSF	—	_	_	—		—
Initial value	0	1	1	1	1	1	1
Read/Write	R/W	_		_			_

The A/D start register (ADSR) is an 8-bit read/write register for starting and stopping A conversion.

A/D conversion is started by writing 1 to the A/D start flag (ADSF) or by input of the d edge of the external trigger signal, which also sets ADSF to 1. When conversion is conconverted data is set in ADRRH and ADRRL, and at the same time ADSF is cleared to

Rev. 6.00 Aug 04, 2006 page 388 of 626 REJ09B0144-0600

#### Bits 6 to 0: Reserved bits

Bits 6 to 0 are reserved; they are always read as 1, and cannot be modified.

#### 12.2.4 Clock Stop Register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1
	_	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	тсскат
Initial value	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control to modules. Only the bit relating to the A/D converter is described here. For details of t see the sections on the relevant modules.

Bit 4: A/D converter module standby mode control (ADCKSTP)

Bit 4 controls setting and clearing of module standby mode for the A/D converter.

ADCKSTP	Description
0	A/D converter is set to module standby mode
1	A/D converter module standby mode is cleared

Rev. 6.00 Aug 04, 2006 pag REJ0



value of 1 during A/D conversion, and is cleared to 0 automatically when conversion is

The completion of conversion also sets bit IRRAD in interrupt request register 2 (IRR2 A/D conversion end interrupt is requested if bit IENAD in interrupt enable register 2 (I set to 1.

If the conversion time or input channel needs to be changed in the A/D mode register (a during A/D conversion, bit ADSF should first be cleared to 0, stopping the conversion of in order to avoid malfunction.

#### 12.3.2 Start of A/D Conversion by External Trigger Input

The A/D converter can be made to start A/D conversion by input of an external trigger External trigger input is enabled at pin ADTRG when bit IRQ4 in PMR1 is set to 1 and in AMR is set to 1. Then when the input signal edge designated in bit IEG4 of interrup select register (IEGR) is detected at pin ADTRG, bit ADSF in ADSR will be set to 1, s conversion.

Figure 12.2 shows the timing.




Figure 12.2 External Trigger Input Timing

Rev. 6.00 Aug 04, 2006 page 390 of 626 REJ09B0144-0600

ADSR	Reset	Functions	Functions	Held	Held	Held	Held
ADRRH	Held*	Functions	Functions	Held	Held	Held	Held
ADRRL	Held*	Functions	Functions	Held	Held	Held	Held
Noto: *	Lindofin	od in a nowe	n on reset				

#### Note: \* Undefined in a power-on reset.

## 12.4 Interrupts

When A/D conversion ends (ADSF changes from 1 to 0), bit IRRAD in interrupt requ (IRR2) is set to 1.

A/D conversion end interrupts can be enabled or disabled by means of bit IENAD in i enable register 2 (IENR2).

For further details see section 3.3, Interrupts.

Rev. 6.00 Aug 04, 2006 pag REJ0

- When A/D conversion is complete, bit IRRAD is set to 1, and the A/D conversion r stored is stored in ADRRH and ADRRL. At the same time ADSF is cleared to 0, an converter goes to the idle state.
- 3. Bit IENAD = 1, so an A/D conversion end interrupt is requested.
- 4. The A/D interrupt handling routine starts.
- 5. The A/D conversion result is read and processed.
- 6. The A/D interrupt handling routine ends.

If ADSF is set to 1 again afterward, A/D conversion starts and steps 2 to 6 take place.

Figures 12.4 and 12.5 show flow charts of procedures for using the A/D converter.

Rev. 6.00 Aug 04, 2006 page 392 of 626 REJ09B0144-0600




Figure 12.3 Typical A/D Converter Operation Timing

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 12.4 Flow Chart of Procedure for Using A/D Converter (Polling by So

Rev. 6.00 Aug 04, 2006 page 394 of 626 REJ09B0144-0600




Figure 12.5 Flow Chart of Procedure for Using A/D Converter (Interrupts

Rev. 6.00 Aug 04, 2006 pag REJ0

- When A/D conversion is started after clearing module standby mode, wait for  $10 \phi$  cycles before starting.
- In active mode or sleep mode, analog power supply current (AI<sub>STOP1</sub>) flows into the resistance even when the A/D converter is not operating. Therefore, if the A/D con used, it is recommended that AV<sub>CC</sub> be connected to the system power supply and th ADCKSTP(A/D converter module standby mode control) bit be cleared to 0 in cloc register 1 (CKSTPR1).

#### 12.6.2 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion precision is guaranteed for an signal for which the signal source impedance is 10 k $\Omega$  or less. This specification is provenable the A/D converter's sample-and-hold circuit input capacitance to be charged with sampling time; if the sensor output impedance exceeds 10 k $\Omega$ , charging may be insuffice may not be possible to guarantee A/D conversion precision. However, a large capacitant provided externally, the input load will essentially comprise only the internal input resi 10 k $\Omega$ , and the signal source impedance is ignored. However, as a low-pass filter effect in this case, it may not be possible to follow an analog signal with a large differential conversion (e.g., 5 mV/µs or greater) (see figure 12.6). When converting a high-speed analog signal impedance buffer should be inserted.

Rev. 6.00 Aug 04, 2006 page 396 of 626 REJ09B0144-0600




Figure 12.6 Analog Input Circuit Example

Rev. 6.00 Aug 04, 2006 pag REJ09



Rev. 6.00 Aug 04, 2006 page 398 of 626 REJ09B0144-0600



#### 13.1.1 Features

#### 1. Features

Features of the LCD controller/driver are given below.

• Display capacity

Duty Cycle	Internal Driver	Segment External Expansion Drive
Static	32 seg	256 seg
1/2	32 seg	128 seg
1/3	32 seg	64 seg
1/4	32 seg	64 seg

• LCD RAM capacity

8 bits  $\times$  32 bytes (256 bits)

- Word access to LCD RAM
- All eight segment output pins can be used individually as port pins.
- Common output pins not used because of the duty cycle can be used for common of buffering (parallel connection).
- Display possible in operating modes other than standby mode
- Choice of 11 frame frequencies
- Built-in power supply split-resistance, supplying LCD drive power
- Use of module standby mode enables this module to be placed in standby mode in when not used.
- A or B waveform selectable by software

Rev. 6.00 Aug 04, 2006 pag REJ0






Figure 13.1 Block Diagram of LCD Controller/Driver

Rev. 6.00 Aug 04, 2006 page 400 of 626 REJ09B0144-0600

		(setting programmable)
COM <sub>4</sub> to COM <sub>1</sub>	Output	LCD common drive pins Pins can be used in parallel w 1/2 duty
CL <sub>1</sub>	Output	Display data latch clock, multi SEG <sub>32</sub>
CL <sub>2</sub>	Output	Display data shift clock, multip SEG <sub>31</sub>
Μ	Output	LCD alternation signal, multip SEG <sub>29</sub>
DO	Output	Serial display data, multiplexe
V <sub>0</sub> , V <sub>1</sub> , V <sub>2</sub> , V <sub>3</sub>	—	Used when a bypass capacito connected externally, and whe external power supply circuit
	CL <sub>1</sub> CL <sub>2</sub> M DO	CL1     Output       CL2     Output       M     Output       DO     Output

Note: \* The external expansion function for LCD segments is not implemented in th Group and H8/38427 Group.

### 13.1.4 Register Configuration

Table 13.2 shows the register configuration of the LCD controller/driver.

### Table 13.2 LCD Controller/Driver Registers

Name	Abbr.	R/W	Initial Value	Add
LCD port control register	LPCR	R/W	H'00	H'FF
LCD control register	LCR	R/W	H'80	H'FF
LCD control register 2	LCR2	R/W	H'60	H'FF
LCD RAM	—	R/W	Undefined	H'F7
Clock stop register 2	CKSTPR2	R/W	H'FF	H'FF

Rev. 6.00 Aug 04, 2006 pag REJ0

Reau/white	r./ v v	r./ v v	FK/ V V	FK/ V V	FK/ V V	r./ v v	r./ v v

LPCR is an 8-bit read/write register which selects the duty cycle and LCD driver pin fu

LPCR is initialized to H'00 upon reset.

Bits 7 to 5: Duty cycle select 1 and 0 (DTS1, DTS0), common function select (CMX)

The combination of DTS1 and DTS0 selects static, 1/2, 1/3, or 1/4 duty. CMX specifie or not the same waveform is to be output from multiple pins to increase the common dr when not all common pins are used because of the duty setting.

Bit 7 DTS1	Bit 6 DTS0	Bit 5 CMX	Duty Cycle	Common Drivers	Notes
0	0	0	Static	COM <sub>1</sub> (initial value)	Do not use COM <sub>4</sub> , COM COM <sub>2</sub> .
		1	_	COM <sub>4</sub> to COM <sub>1</sub>	$COM_4$ , $COM_3$ , and $COM_3$ the same waveform as $COM_3$
0	1	0	1/2 duty	COM <sub>2</sub> to COM <sub>1</sub>	Do not use COM <sub>4</sub> and C
		1	_	COM <sub>4</sub> to COM <sub>1</sub>	$COM_4$ outputs the same as $COM_3$ , and $COM_2$ ou same waveform as $COM_3$
1	0	0	1/3 duty	COM <sub>3</sub> to COM <sub>1</sub>	Do not use COM <sub>4</sub> .
		1	_	COM <sub>4</sub> to COM <sub>1</sub>	Do not use COM <sub>4</sub> .
1	1	0	1/4 duty	COM <sub>4</sub> to COM <sub>1</sub>	_
		1			

Rev. 6.00 Aug 04, 2006 page 402 of 626 REJ09B0144-0600

Bit 4	
SGX	Description
0	Pins SEG <sub>32</sub> to SEG <sub>29</sub> *
1	Pins CL <sub>1</sub> , CL <sub>2</sub> , DO, M
Noto	* These pipe function on ports when the potting of SCS2 to SCS0 is 0000 or

Note: \* These pins function as ports when the setting of SGS3 to SGS0 is 0000 or

Bits 3 to 0: Segment driver select 3 to 0 (SGS3 to SGS0)

Bits 3 to 0 select the segment drivers to be used. The SGX = 0 setting is selected on the and H8/38427.

					Fund	ction of Pin	s SEG <sub>32</sub> to	SEG <sub>1</sub>
Bit 4 SGX	Bit 3 SGS3	Bit 2 SGS2	Bit 1 SGS1	Bit 0 SGS0	SEG <sub>32</sub> to SEG <sub>25</sub>	SEG <sub>24</sub> to SEG <sub>17</sub>	SEG <sub>16</sub> to SEG <sub>9</sub>	SEG <sub>8</sub> to SEG₁
0	0	0	0	0	Port	Port	Port	Port
	0	0	0	1	Port	Port	Port	Port
	0	0	1	*	SEG	Port	Port	Port
	0	1	0	*	SEG	SEG	Port	Port
	0	1	1	*	SEG	SEG	SEG	Port
	1	*	*	*	SEG	SEG	SEG	SEG
1	0	0	0	0	Port <sup>*1</sup>	Port	Port	Port
	*	*	*	*	Setting pro	ohibited		

Note: 1. SEG<sub>32</sub> to SEG<sub>29</sub> are external expansion pins.

Rev. 6.00 Aug 04, 2006 pag REJ0

display data control, and selects the frame frequency.

LCR is initialized to H'80 upon reset.

Bit 7: Reserved bit

Bit 7 is reserved; it is always read as 1 and cannot be modified.

Bit 6: LCD drive power supply on/off control (PSW)

Bit 6 can be used to turn the LCD drive power supply off when LCD display is not requipower-down mode, or when an external power supply is used. When the ACT bit is clear or in standby mode, the LCD drive power supply is turned off regardless of the setting

Bit 6 PSW	Description	
0	LCD drive power supply off	(iı
1	LCD drive power supply on	

Bit 5: Display function activate (ACT)

Bit 5 specifies whether or not the LCD controller/driver is used. Clearing this bit to 0 h operation of the LCD controller/driver. The LCD drive power supply is also turned off of the setting of the PSW bit. However, register contents are retained.

Bit 5 ACT	Description	
0	LCD controller/driver operation halted	(iı
1	LCD controller/driver operates	

Rev. 6.00 Aug 04, 2006 page 404 of 626 REJ09B0144-0600

Bits 3 to 0: Frame frequency select 3 to 0 (CKS3 to CKS0)

Bits 3 to 0 select the operating clock and the frame frequency. In subactive mode, wa and subsleep mode, the system clock ( $\phi$ ) is halted, and therefore display operations are performed if one of the clocks from  $\phi/2$  to  $\phi/256$  is selected. If LCD display is require modes,  $\phi$ w,  $\phi$ w/2, or  $\phi$ w/4 must be selected as the operating clock.

Bit 3	Bit 2	Bit 1	Bit 0		Frame	Frequen
CKS3	CKS2	CKS1	CKS0	Operating Clock	φ = 2 MHz	φ = 25
0	*	0	0	φw	128 Hz <sup>*3</sup> (initial	value)
0	*	0	1	φw/2	64 Hz <sup>*3</sup>	
0	*	1	*	φw/4	32 Hz <sup>*3</sup>	
1	0	0	0	ф/2	_	244 H
1	0	0	1	φ/4	977 Hz	122 H
1	0	1	0	φ/8	488 Hz	61 Hz
1	0	1	1	ф/16	244 Hz	30.5 H
1	1	0	0	ф/32	122 Hz	
1	1	0	1	ф/64	61 Hz	
1	1	1	0	ф/128	30.5 Hz	
1	1	1	1	ф/256	_	

Notes: 1. This is the frame frequency in active (medium-speed, osc/16) mode when

2. When 1/3 duty is selected, the frame frequency is 4/3 times the value show

3. This is the frame frequency when  $\phi w = 32.768$  kHz.

Rev. 6.00 Aug 04, 2006 pag REJ0



waveform, and selects the duty cycle of the charge/discharge pulses which control disc of the power supply split-resistance from the power supply circuit.

LCR2 is initialized to H'60 upon reset.

Bit 7: A waveform/B waveform switching control (LCDAB)

Bit 7 specifies whether the A waveform or B waveform is used as the LCD drive wavef

Bit 7 LCDAB	Description	
0	Drive using A waveform	(iı
1	Drive using B waveform	

Bits 6 and 5: Reserved bits

Bits 6 and 5 are reserved; they are always read as 1 and cannot be modified.

Bit 4: Reserved bit

Bit 4 is reserved; it is always read as 0 and must not be written with 1.

Rev. 6.00 Aug 04, 2006 page 406 of 626 REJ09B0144-0600

0	1	0	0	4/8	
0	1	0	1	5/8	
0	1	1	0	6/8	
0	1	1	1	0	Fixed low
1	0	*	*	1/16	
1	1	*	*	1/32	

Bits 3 to 0 select the duty cycle while the power supply split-resistance is connected to supply circuit.

When a 0 duty cycle is selected, the power supply split-resistance is permanently disc from the power supply circuit, so power should be supplied to pins  $V_1$ ,  $V_2$ , and  $V_3$  by circuit.

Figure 13.2 shows the waveform of the charge/discharge pulses. The duty cycle is Tc




Figure 13.2 Example of A Waveform with 1/2 Duty and 1/2 Bias

Rev. 6.00 Aug 04, 2006 pag REJ09

modules. Only the bit relating to the LCD controller/driver is described here. For deta other bits, see the sections on the relevant modules.

Bit 0: LCD controller/driver module standby mode control (LDCKSTP)


Bit 0 controls setting and clearing of module standby mode for the LCD controller/driv

Bit 0 LDCKSTP	Description	
0	LCD controller/driver is set to module standby mode	
1	LCD controller/driver module standby mode is cleared	ii)

Rev. 6.00 Aug 04, 2006 page 408 of 626 REJ09B0144-0600



#### a. Using 1/2 duty



When 1/2 duty is used, interconnect pins V<sub>2</sub> and V<sub>3</sub> as shown in figure 13.3.

Figure 13.3 Handling of LCD Drive Power Supply when Using 1/2 Du

b. Large-panel display

As the impedance of the built-in power supply split-resistance is large, it may not for driving a large panel. If the display lacks sharpness when using a large panel, section 13.3.6, Boosting the LCD Drive Power Supply. When static or 1/2 duty is common output drive capability can be increased. Set CMX to 1 when selecting the cycle. In this mode, with a static duty cycle pins  $COM_4$  to  $COM_1$  output the same and with 1/2 duty the  $COM_1$  waveform is output from pins  $COM_2$  and  $COM_1$ , and waveform is output from pins  $COM_4$  and  $COM_3$ .

c. Luminance adjustment function ( $V_0$  pin)

Connecting a resistance between the  $V_0$  and  $V_1$  pins enables the luminance to be a details, see section 13.3.3, Luminance Adjustment Function ( $V_0$  Pin).

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 13.4 Examples of LCD Power Supply Pin Connections

e. Low-power-consumption LCD drive system

Use of a low-power-consumption LCD drive system enables the power consumption for LCD drive to be optimized. For details, see section 13.3.4, Low-Power-Consum Drive System.

f. Segment external expansion

The number of segments can be increased by connecting an HD66100 externally. If see section 13.3.7, Connection to HD66100.

Rev. 6.00 Aug 04, 2006 page 410 of 626 REJ09B0144-0600

c. Frame frequency selection

The frame frequency can be selected by setting bits  $CKS_3$  to  $CKS_0$ . The frame free should be selected in accordance with the LCD panel specification. For the clock method in watch mode, subactive mode, and subsleep mode, see section 13.3.5, Op Power-Down Modes.

d. A or B waveform selection

Either the A or B waveform can be selected as the LCD waveform to be used by n LCDAB.

Rev. 6.00 Aug 04, 2006 pag REJ09



using the same kind of instruction as for ordinary RAM, and display is started automati turned on. Word- or byte-access instructions can be used for RAM setting.

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1
H'F740	SEG <sub>2</sub>	SEG <sub>2</sub>	SEG <sub>2</sub>	SEG <sub>2</sub>	SEG1	SEG1	SEG1
H'F74F	SEG <sub>32</sub>	SEG <sub>32</sub>	SEG <sub>32</sub>	SEG <sub>32</sub>	SEG31	SEG <sub>31</sub>	SEG <sub>31</sub>
	+	+	+	+	+	¥	+
	COM <sub>4</sub>	COM <sub>3</sub>	COM <sub>2</sub>	COM <sub>1</sub>	COM <sub>4</sub>	COM <sub>3</sub>	COM <sub>2</sub>

Figure 13.5 LCD RAM Map when Not Using Segment External Expansion (1,

Rev. 6.00 Aug 04, 2006 page 412 of 626 REJ09B0144-0600




Figure 13.6 LCD RAM Map when Not Using Segment External Expansion (

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure 13.7 LCD RAM Map when Not Using Segment External Expansion (1,

r									
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
H'F740	SEG8	SEG7	SEG <sub>6</sub>	SEG₅	SEG4	SEG₃	SEG <sub>2</sub>	SEG1	$\left  \right\rangle$
									Dis spa
	SEG32	SEG31	SEG30	SEG29	SEG <sub>28</sub>	SEG27	SEG <sub>26</sub>	SEG25	spa
H'F743	31032	32631	32030	31.629	31.628	31.027	31.026	31.025	<
									Spa use
									disp
H'F74F									
	∳ COM1	¥ COM₁	∳ COM₁	¥ COM1	¥ COM₁	∳ COM1	¥ COM₁	∳ COM1	
	50		00	00	00	00	00	00	

Figure 13.8 LCD RAM Map when Not Using Segment External Expansion (Sta

Rev. 6.00 Aug 04, 2006 page 414 of 626 REJ09B0144-0600

H'F75F	SEG <sub>64</sub>	SEG <sub>64</sub>	SEG <sub>64</sub>	SEG <sub>64</sub>	SEG63	SEG63	SEG63	SEG <sub>63</sub>
	↓ COM₄	↓ COM₃	↓ COM₂	↓ COM1	↓ COM₄	↓ COM₃	↓ COM1	↓ COM1

Figure 13.9 LCD RAM Map when Using Segment External Expansion (SGX = "1", SGS3 to SGS0 = "0000" 1/4 Duty)

Rev. 6.00 Aug 04, 2006 pag REJ09




Figure 13.10 LCD RAM Map when Using Segment External Expansion (SGX = "1", SGS3 to SGS0 = "0000" 1/3 Duty)

Rev. 6.00 Aug 04, 2006 page 416 of 626 REJ09B0144-0600

H'F75F	SEG <sub>128</sub>	SEG <sub>128</sub>	SEG127	SEG127	SEG <sub>126</sub>	SEG <sub>126</sub>	SEG125	SEG125
	↓ COM₂	↓ COM1	↓ COM₂	COM1	COM2	↓ COM1	↓ COM₂	, COM₁

Figure 13.11 LCD RAM Map when Using Segment External Expansis (SGX = "1", SGS3 to SGS0 = "0000" 1/2 Duty)

Rev. 6.00 Aug 04, 2006 pag REJ09

									sp
H'F75F	SEG256	SEG255	SEG <sub>254</sub>	SEG <sub>253</sub>	SEG252	SEG251	SEG <sub>250</sub>	SEG <sub>249</sub>	
	↓ COM1	↓ COM1	↓ COM1	↓ COM1	↓ COM1	↓ COM1	↓ COM1	↓ COM1	

Figure 13.12 LCD RAM Map when Using Segment External Expansio (SGX = "1", SGS3 to SGS0 = "0000" Static)

Rev. 6.00 Aug 04, 2006 page 418 of 626 REJ09B0144-0600






Figure 13.13 LCD Drive Power Supply Unit

power supply circuit for the LCD panel's current dissipation.

#### 1. Principles

- a. Capacitors are connected as external circuits to LCD power supply pins V1, V2, and shown in figure 13.14.
- b. The capacitors connected to V1, V2, and V3 are repeatedly charged and discharged cycle shown in figure 13.14, maintaining the potentials.
- c. At this time, the charged potential is a potential corresponding to the V1, V2, and V respectively. (For example, with 1/3 bias drive, the charge for V2 is 2/3 that of V1, V3 is 1/3 that of V1.)
- d. Power is supplied to the LCD panel by means of the charges accumulated in these c
- e. The capacitances and charging/discharging periods of these capacitors are therefore determined by the current dissipation of the LCD panel.
- f. The charging and discharging periods can be selected by software.

### 2. Example of Operation (with 1/3 bias drive)

- a. During charging period Tc in the figure, the potential is divided among pins V1, V2 by the built-in split-resistance (the potential of V2 being 2/3 that of V1, and that of 1/3 that of V1), as shown in figure 13.14, and external capacitors C1, C2, and C3 ar The LCD panel is continues to be driven during this time.
- b. In the following discharging period, Tdc, charging is halted and the charge accumul each capacitor is discharged, driving the LCD panel.
- c. At this time, a slight voltage drop occurs due to the discharging; optimum values m selected for the charging period and the capacitor capacitances to ensure that this do affect the driving of the LCD panel.
- d. In this way, the capacitors connected to V1, V2, and V3 are repeatedly charged and discharged in the cycle shown in figure 13.14, maintaining the potentials and contin driving the LCD panel.

Rev. 6.00 Aug 04, 2006 page 420 of 626 REJ09B0144-0600




Figure 13.14 Example of Low-Power-Consumption LCD Drive Operat

Rev. 6.00 Aug 04, 2006 pag REJ09




Figure 13.15 Output Waveforms for Each Duty Cycle (A Waveform)

Rev. 6.00 Aug 04, 2006 page 422 of 626 REJ09B0144-0600




Figure 13.16 Output Waveforms for Each Duty Cycle (B Waveform

Rev. 6.00 Aug 04, 2006 pag REJ0

1/3 duty	Common output	V <sub>3</sub>	V <sub>2</sub>	V <sub>1</sub>	Vs
	Segment output	$V_2$	V <sub>3</sub>	V <sub>SS</sub>	V <sub>1</sub>
1/4 duty	Common output	V <sub>3</sub>	V <sub>2</sub>	V <sub>1</sub>	Vs
	Segment output	V <sub>2</sub>	V <sub>3</sub>	V <sub>SS</sub>	V <sub>1</sub>

#### 13.3.5 Operation in Power-Down Modes

In this LSI, the LCD controller/driver can be operated even in the power-down modes. operating state of the LCD controller/driver in the power-down modes is summarized in 13.4.

In subactive mode, watch mode, and subsleep mode, the system clock oscillator stops, a therefore, unless  $\phi w$ ,  $\phi w/2$ , or  $\phi w/4$  has been selected by bits CKS3 to CKS0, the clock supplied and display will halt. Since there is a possibility that a direct current will be at the LCD panel in this case, it is essential to ensure that  $\phi w$ ,  $\phi w/2$ , or  $\phi w/4$  is selected. I (medium-speed) mode, the system clock is switched, and therefore CKS3 to CKS0 must modified to ensure that the frame frequency does not change.

Rev. 6.00 Aug 04, 2006 page 424 of 626 REJ09B0144-0600



ACT =	Stops	FUNCTIONS	FUNCTIONS	Functions	FUNCTIONS	FUNCTIONS	Stops
"1"				*3	*3	*3	-

Notes: 1. The subclock oscillator does not stop, but clock supply is halted.

- 2. The LCD drive power supply is turned off regardless of the setting of the PS
  - 3. Display operation is performed only if  $\phi w, \, \phi w/2, \, or \, \phi w/4$  is selected as the c clock.
  - 4. The clock supplied to the LCD stops.

### 13.3.6 Boosting the LCD Drive Power Supply

When a large panel is driven, the on-chip power supply capacity may be insufficient. supply capacity is insufficient when  $V_{CC}$  is used as the power supply, the power suppl must be reduced. This can be done by connecting bypass capacitors of around 0.1 to pins  $V_1$  to  $V_3$ , as shown in figure 13.17, or by adding a split-resistance externally.




Figure 13.17 Connection of External Split-Resistance

Rev. 6.00 Aug 04, 2006 pag REJ09

Figure 13.18 shows examples of connection to an HD66100. The output level is deterr combination of the data and the M pin output, but these combinations differ from those HD66100. Table 13.3 shows the output levels of the LCD drive power supply, and figure and 13.16 show the common and segment waveforms for each duty cycle.

When ACT is cleared to 0, operation stops with  $CL_2 = 0$ ,  $CL_1 = 0$ , M = 0, and DO at th (1 or 0) being output at that instant. In standby mode, the expansion pins go to the high impedance (floating) state.

When external expansion is implemented, the load in the LCD panel increases and the power supply may not provide sufficient current capacity. In this case, measures shoul as described in section 13.3.6, Boosting the LCD Drive Power Supply.

Rev. 6.00 Aug 04, 2006 page 426 of 626 REJ09B0144-0600






Figure 13.18 Connection to HD66100

Rev. 6.00 Aug 04, 2006 pag REJ0

Rev. 6.00 Aug 04, 2006 page 428 of 626 REJ09B0144-0600




3.0 V or above can be held down to virtually the same low level as when used at approx 3.0 V. If the external power supply is 3.0 V or below, the internal voltage will be prac same as the external voltage. It is, of course, also possible to use the same level of extra supply voltage and internal power supply voltage without using the internal power supply down circuit.

# 14.2 When Using Internal Power Supply Step-Down Circuit

Connect the external power supply to the  $V_{cc}$  pin, and connect a capacitance of approx 0.1  $\mu$ F, in the case of the H8/3827R, or approximately 0.33  $\mu$ F, in the case of the H8/38427, between  $CV_{cc}$  and  $V_{ss}$ , as shown in figure 14.1. The internal step-down cirreffective simply by adding this external circuit. In the external circuit interface, the exsupply voltage connected to  $V_{cc}$  and the GND potential connected to  $V_{ss}$  are the reference for example, for port input/output levels, the  $V_{cc}$  level is the reference for the high level  $V_{ss}$  level is that for the low level. The LCD power supply and A/D converter analog p are not affected by the internal step-down current.

In the H8/3827R Group the operating range differs depending on whether or not the ir down circuit is used. For details, see section 15, Electrical Characteristics.





Rev. 6.00 Aug 04, 2006 pag REJ0






Figure 14.2 Power Supply Connection when Internal Step-Down Circuit is N

# 14.4 H8/3827S Group

The H8/3827S Group has two  $V_{CC}$  pins, which should be interconnected externally.

## 14.5 Notes on Switching from the H8/3827R to the H8/38327 or H

Examine the following with regard to the power supply circuit.

- (1) If the internal power supply step-down circuit was used on the H8/3827R The stabilization capacitance value differs between the products. It is necessary to c value from 0.1  $\mu$ F (H8/3827R) to 0.33  $\mu$ F (H8/38327 or H8/38427). Note that these rough guidelines and it is still necessary to confirm system operation.
- (2) If the internal power supply step-down circuit was not used on the H8/3827R Use of the internal power supply step-down circuit of the H8/38327 or H8/38427 is recommended. Furthermore, operation at a  $V_{CC}$  of 3.6 V or greater is not guaranteed internal power supply step-down circuit is not used. It is therefore necessary to char  $CV_{CC}$  connection to use the internal power supply step-down circuit.

Rev. 6.00 Aug 04, 2006 page 430 of 626 REJ09B0144-0600

RENESAS


#### Table 13.1 Absolute Maximum Ratings

ltem		Symbol	Value	Uni
Power supply ve	oltage	$V_{CC},CV_{CC}$	-0.3 to +7.0	V
Analog power s	upply voltage	AV <sub>CC</sub>	-0.3 to +7.0	V
Programming v	oltage	$V_{PP}$	-0.3 to +13.0	V
Input voltage	Ports other than Port B	V <sub>in</sub>	–0.3 to V <sub>CC</sub> +0.3	V
	Port B	AV <sub>in</sub>	–0.3 to AV <sub>CC</sub> +0.3	V
Operating temp	erature	T <sub>opr</sub>	–20 to +75 <sup>*2</sup>	°C
Storage temper	ature	T <sub>stg</sub>	–55 to +125	°C

Notes: 1. Permanent damage may occur to the chip if maximum ratings are exceede operation should be under the conditions specified in Electrical Characteris Exceeding these values can result in incorrect operation and reduced reliab


2. The operating temperature is the temperature range in which power (voltage in "Electrical Characteristics") can be applied to the chip.

Rev. 6.00 Aug 04, 2006 pag REJ09




Note: fosc is the oscillator frequency. When external clocks are used, fosc=1MHz is the minimum.


Rev. 6.00 Aug 04, 2006 page 432 of 626 REJ09B0144-0600








- Active (high-speed) mode
- Sleep (high-speed) mode
- Internal power supply step-down circuit not used and used



- Active (medium-speed) mode
- Sleep (medium-speed) mode
- Internal power supply step-down circu



- Active (medium-speed) mode
- Sleep (medium-speed) mode
- Internal power supply step-down circu

Rev. 6.00 Aug 04, 2006 page 434 of 626 REJ09B0144-0600

			Values				
Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition
Input high V <sub>IH</sub> voltage	V <sub>IH</sub>	RES,	0.8 V <sub>CC</sub>	_	Vcc + 0.3	V	$V_{\rm CC}$ = 4.0 V to 5.
	$\label{eq:wkp_0} \begin{array}{l} WKP_0 \text{ to } WKP_7, \\ \hline IRQ_0 \text{ to } \overline{IRQ}_4, \\ AEVL, AEVH, \\ TMIC, TMIF, \\ TMIG \\ SCK_{31}, SCK_{32}, \\ \hline ADTRG \end{array}$	0.9 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	_	Except the above	
			$0.7 V_{CC}$	—	V <sub>CC</sub> + 0.3	V	$V_{\rm CC}$ = 4.0 V to 5.4
			0.8 V <sub>CC</sub>	—	V <sub>CC</sub> + 0.3	_	Except the above
		OSC <sub>1</sub>	0.8 V <sub>CC</sub>	—	V <sub>CC</sub> + 0.3	V	$V_{\rm CC}$ = 4.0 V to 5.4
			0.9 V <sub>CC</sub>	—	V <sub>CC</sub> + 0.3	_	Except the above
		X <sub>1</sub>	$0.9  V_{CC}$	_	V <sub>CC</sub> + 0.3	V	$V_{\rm CC}$ = 1.8 V to 5.
		P1 <sub>0</sub> to P1 <sub>7</sub> ,	0.7 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	V	$V_{\rm CC}$ = 4.0 V to 5.
		$\begin{array}{l} {\sf P3}_0 \mbox{ to } {\sf P3}_7, \\ {\sf P4}_0 \mbox{ to } {\sf P4}_3, \\ {\sf P5}_0 \mbox{ to } {\sf P5}_7, \\ {\sf P6}_0 \mbox{ to } {\sf P6}_7, \\ {\sf P7}_0 \mbox{ to } {\sf P7}_7, \\ {\sf P8}_0 \mbox{ to } {\sf P8}_7, \\ {\sf PA}_0 \mbox{ to } {\sf PA}_3 \end{array}$	0.8 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	_	Except the above
		PB <sub>0</sub> to PB <sub>7</sub>	$0.7 V_{\rm CC}$	_	AV <sub>CC</sub> + 0.3	-	$V_{\rm CC}$ = 4.0 V to 5.4
			0.8 V <sub>CC</sub>	_	AV <sub>CC</sub> + 0.3	-	Except the above

Note: Connect the TEST pin to  $V_{SS}$ .

Rev. 6.00 Aug 04, 2006 pag REJ0

		ADTRG					
		RXD <sub>31</sub> , RXD <sub>32</sub> ,	-0.3	—	0.3 V <sub>CC</sub>	V	$V_{\rm CC}$ = 4.0 V to 5.5
		UD	-0.3	_	0.2 V <sub>CC</sub>	_	Except the above
		OSC <sub>1</sub>	-0.3	_	0.2		When internal step down circuit is used.
			-0.3	—	0.2 V <sub>CC</sub>	V	$V_{\rm CC}$ = 4.0 V to 5.5
			-0.3	—	0.1 V <sub>CC</sub>	_	Except the above
$\begin{array}{c} X_1 \\ \hline P1_0 \text{ to } P1_7, \\ P3_0 \text{ to } P3_7, \\ P4_0 \text{ to } P4_3, \\ P5_0 \text{ to } P5_7, \\ P6_0 \text{ to } P5_7, \\ P6_0 \text{ to } P6_7, \\ P7_0 \text{ to } P7_7, \\ P8_0 \text{ to } P8_7, \\ PA_0 \text{ to } PA_3, \\ PB_0 \text{ to } PB_7 \end{array}$		X <sub>1</sub>	-0.3	_	0.1 V <sub>CC</sub>	V	V <sub>CC</sub> = 1.8 V to 5.5
		-0.3	—	0.3 V <sub>CC</sub>	V	$V_{\rm CC}$ = 4.0 V to 5.5	
	P4 <sub>0</sub> to P4 <sub>3</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , PA <sub>0</sub> to PA <sub>3</sub> ,	-0.3	_	0.2 V <sub>CC</sub>		Except the above	
Output high voltage	V <sub>OH</sub>	$\begin{array}{c} {\sf P1}_0 \ {\rm to} \ {\sf P1}_7, \\ {\sf P3}_0 \ {\rm to} \ {\sf P3}_7, \\ {\sf P4}_0 \ {\rm to} \ {\sf P4}_2, \\ {\sf P5}_0 \ {\rm to} \ {\sf P5}_7, \\ {\sf P6}_0 \ {\rm to} \ {\sf P6}_7, \\ {\sf P7}_0 \ {\rm to} \ {\sf P7}_7, \\ {\sf P8}_0 \ {\rm to} \ {\sf P8}_7, \\ {\sf PA}_0 \ {\rm to} \ {\sf PA}_3 \end{array}$	V <sub>CC</sub> – 1.0	—	_	V	V <sub>CC</sub> = 4.0 V to 5.5 V -I <sub>OH</sub> = 1.0 mA
			V <sub>CC</sub> – 0.5	—	_		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$ $-I_{OH} = 0.5 \text{ mA}$
			V <sub>CC</sub> – 0.3	_	_	_	-I <sub>OH</sub> = 0.1 mA

Rev. 6.00 Aug 04, 2006 page 436 of 626 REJ09B0144-0600

	$PA_0$ to $PA_3$					
	P3 <sub>0</sub> to P3 <sub>7</sub>	—	—	1.5		V <sub>CC</sub> = 4.0 V to 5.8 I <sub>OL</sub> = 10 mA
		—	—	0.6		$V_{CC} = 4.0 \text{ V to } 5.8$ $I_{OL} = 1.6 \text{ mA}$
			_	0.5		I <sub>OL</sub> = 0.4 mA
Input/output   I <sub>IL</sub>	RES, P4 <sub>3</sub>			20.0	μA	$V_{IN}$ = 0.5 V to
leakage current		_	_	1.0		V <sub>CC</sub> – 0.5 V
	$OSC_1, X_1, P1_0 \text{ to } P1_7, P3_0 \text{ to } P3_7, P4_0 \text{ to } P4_2, P5_0 \text{ to } P5_7, P6_0 \text{ to } P6_7, P7_0 \text{ to } P7_7, P8_0 \text{ to } P8_7, PA_0 \text{ to } PA_3$	_	_	1.0	μΑ	V <sub>IN</sub> = 0.5 V to V <sub>CC</sub> – 0.5 V
	$PB_0$ to $PB_7$	_	—	1.0		$V_{IN}$ = 0.5 V to AV <sub>CC</sub> - 0.5 V
Pull-up –I <sub>p</sub> MOS	P1 <sub>0</sub> to P1 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> ,	50.0	—	300.0	μA	V <sub>CC</sub> = 5 V, V <sub>IN</sub> = 0 V
current	$P5_0$ to $P5_7$ , $P6_0$ to $P6_7$	_	35.0	_		V <sub>CC</sub> = 2.7 V, V <sub>IN</sub> = 0 V

		P4 <sub>3</sub>	_	_	50.0		
			_		15.0	-	
		PB <sub>0</sub> to PB <sub>7</sub>	_	_	15.0	-	
Active mode current	I <sub>OPE1</sub>	V <sub>CC</sub>	_	4.5	6.5	mA	Active (high-speed mode $V_{CC} = 5 V$ , $f_{OSC} = 10MHz$
dissipation	I <sub>OPE2</sub>	V <sub>cc</sub>	_	1.3	2.0	mA	Active (medium- speed) mode $V_{CC} = 5 V$ , $f_{OSC} = 10MHz$ Divided by 128
Sleep mode current dissipation	I <sub>SLEEP</sub>	V <sub>CC</sub>	_	2.5	4.0	mA	V <sub>CC</sub> =5 V, f <sub>OSC</sub> =10MHz
Subactive mode current dissipation	I <sub>SUB</sub>	V <sub>CC</sub>	—	15	30	μA	$V_{CC} = 2.7 V,$ LCD on 32 kHz crystal oscillator $(\phi_{SUB}=\phi_w/2)$
			_	8	_	μA	$V_{CC}$ = 2.7 V, LCD on 32 kHz crystal oscillator ( $\phi_{SUB} = \phi_w/8$ )
Subsleep mode current dissipation	I <sub>SUBSP</sub>	V <sub>cc</sub>	_	7.5	16	μA	$V_{CC}$ = 2.7 V, LCD on 32 kHz crystal oscillator $(\phi_{SUB}=\phi_w/2)$

Rev. 6.00 Aug 04, 2006 page 438 of 626 REJ09B0144-0600

dissipation							
RAM data retaining voltage	V <sub>RAM</sub>	V <sub>cc</sub>	1.5	_	_	V	
Allowable I <sub>OL</sub> output Iow current (per pin)	I <sub>OL</sub>	Output pins except port 3	_	_	2.0	mA	V <sub>CC</sub> = 4.0 V to 5.5
	Port 3	_	_	10.0		V <sub>CC</sub> = 4.0 V to 5.5	
		All output pins	_	_	0.5		
Allowable output low	$\Sigma I_{OL}$	Output pins except port 3	_	_	40.0	mA	V <sub>CC</sub> = 4.0 V to 5.5
current (total)		Port 3		_	80.0		V <sub>CC</sub> = 4.0 V to 5.5
(total)		All output pins	_	_	20.0		
Allowable	–I <sub>OH</sub>	All output pins	_	_	2.0	mA	V <sub>CC</sub> = 4.0 V to 5.5
output high current (per pin)			_	_	0.2		Except the above
Allowable	$\Sigma - I_{OH}$	All output pins	_	_	15.0	mA	V <sub>CC</sub> = 4.0 V to 5.5
output high current (total)			_	_	10.0		Except the above

Notes: 1. Applies to the Mask ROM products.

2. Applies to the HD6473827R.

Rev. 6.00 Aug 04, 2006 pag REJ0

	Only CPU operates	V <sub>CC</sub>	Halted	System clo		
$V_{CC}$	Only timers operate, CPU stops	$V_{CC}$	Halted	crystal Subclock c		
$V_{CC}$	Only time base operates, CPU stops	$V_{CC}$	Halted	crystal		
$V_{CC}$	CPU and timers both stop	$V_{CC}$	Halted	System clo crystal		
				Subclock c Pin X <sub>1</sub> = G		
	V <sub>cc</sub>	CPU stops       V <sub>CC</sub> Only time base operates, CPU stops       V <sub>CC</sub> CPU and timers both	CPU stops     Vcc       V <sub>CC</sub> Only time base operates, CPU stops       V <sub>CC</sub> CPU and timers both	CPU stops     V <sub>CC</sub> Only time base operates, CPU stops     V <sub>CC</sub> V <sub>CC</sub> CPU and timers both		

4. The guaranteed temperature as an electrical characteristic for Die products i

5. Excludes current in pull-up MOS transistors and output buffers.

6. When internal step-down circuit is used.

Rev. 6.00 Aug 04, 2006 page 440 of 626 REJ09B0144-0600



		Applicable		Values	6		
Item	Symbol	Pins	Min	Тур	Мах	Unit	Test Condition
System clock	f <sub>OSC</sub>	$OSC_1, OSC_2$	2		16	MHz	$V_{\rm CC}$ = 4.5 V to 5.5
oscillation frequency			2	_	10	-	V <sub>CC</sub> = 2.7 V to 5.5
			2	_	4	-	V <sub>CC</sub> = 1.8 V to 5.5
OSC clock (oosc) cycle time	t <sub>osc</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	62.5	—	500 (1000)	ns	V <sub>CC</sub> = 4.5 V to 5.5
			100	_	500 (1000)	-	V <sub>CC</sub> = 2.7 V to 5.5
			250	_	500 (1000)	-	V <sub>CC</sub> = 1.8 V to 5.5
System clock (	t <sub>cyc</sub>		2		128	t <sub>osc</sub>	
cycle time			_		244.1	μs	_
Subclock oscillation frequency	$f_W$	X <sub>1</sub> , X <sub>2</sub>	—	32.768 or 38.4	_	kHz	
Watch clock ( $\phi_W$ ) cycle time	t <sub>W</sub>	X <sub>1</sub> , X <sub>2</sub>	_	30.5 or 26.0	—	μs	
Subclock ( $\phi_{SUB}$ ) cycle time	t <sub>subcyc</sub>		2	—	8	t <sub>W</sub>	
Instruction cycle			2	_	_	t <sub>cyc</sub>	
time						t <sub>subcyc</sub>	
Oscillation stabilization time	t <sub>rc</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	_	20	45	μs	Figure 15.9 V <sub>CC</sub> = 2.2 V to 5.5
			_	0.1	8	ms	Figure 15.9 V <sub>CC</sub> = 2.2 V to 5.5
			_	_	50	ms	Except the above

			100				V <sub>CC</sub> - 1.0 V to 3.5 V
		X <sub>1</sub>	_	15.26 or 13.02	_	μs	
External clock low width	t <sub>CPL</sub>	OSC <sub>1</sub>	25	—	_	ns	V <sub>CC</sub> = 4.5 V to 5.5 V
			40	_	_		V <sub>CC</sub> = 2.7 V to 5.5 V
			100	—	—		$V_{\rm CC}$ = 1.8 V to 5.5 V
		X <sub>1</sub>	_	15.26 or 13.02	_	μs	
External clock rise time	t <sub>CPr</sub>	OSC <sub>1</sub>	_	_	6	ns	V <sub>CC</sub> = 4.5 V to 5.5 V
			_	_	10		V <sub>CC</sub> = 2.7 V to 5.5 V
			_	—	25	_	$V_{\rm CC}$ = 1.8 V to 5.5 V
		X <sub>1</sub>	_	—	55.0	ns	
External clock fall time	t <sub>CPf</sub>	OSC <sub>1</sub>	—	—	6	ns	$V_{\rm CC}$ = 4.5 V to 5.5 V
			_	_	10		V <sub>CC</sub> = 2.7 V to 5.5 V
			_	—	25	_	$V_{\rm CC}$ = 1.8 V to 5.5 V
		X <sub>1</sub>	—	_	55.0	ns	
Pin $\overline{\text{RES}}$ low width	t <sub>REL</sub>	RES	10	_	—	t <sub>cyc</sub>	

Rev. 6.00 Aug 04, 2006 page 442 of 626 REJ09B0144-0600

		ADTRG, TMIC, TMIF, TMIG, AEVL, AEVH				<sup>t</sup> subcyc
UD pin minimum modulation width	t <sub>UDH</sub> t <sub>UDL</sub>	UD	4	_	—	t <sub>cyc</sub> t <sub>subcyc</sub>

Notes: 1. Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).

- 2. Internal power supply step-down circuit not used
- 3. Figures in parentheses are the maximum  $t_{OSC}$  rate with external clock input
- 4. The guaranteed temperature as an electrical characteristic for Die products

#### Table 15.4 Serial Interface (SCI3-1, SCI3-2) Timing

 $V_{CC} = 1.8 \text{ V}$  to 5.5 V,  $AV_{CC} = 1.8 \text{ V}$  to 5.5 V,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ ,  $T_a = -20^{\circ}\text{C}$  to +75 (including subactive mode) unless otherwise indicated.

				Values	6		
Item		Symbol	Min	Тур	Мах	Unit	Test Conditions
Input clock	Asynchronous	t <sub>scyc</sub>	4	_		t <sub>cyc</sub> or t <sub>subcyc</sub>	
cycle	Synchronous		6				
Input clock pulse width		t <sub>SCKW</sub>	0.4		0.6	t <sub>scyc</sub>	
Transmit dat	,	t <sub>TXD</sub>			1	t <sub>cyc</sub> or t <sub>subcyc</sub>	$V_{CC}$ = 4.0 V to 5.5 V
(synchronou	s)		_		1		Except the above
Receive data		t <sub>RXS</sub>	200.0			ns	$V_{CC}$ = 4.0 V to 5.5 V
(synchronous)			400.0			_	Except the above
Receive data hold time (synchronous)		t <sub>RXH</sub>	200.0		_	ns	$V_{CC}$ = 4.0 V to 5.5 V
			400.0		_	_	Except the above

Notes: 1. When internal step-down circuit is not used.

2. The guaranteed temperature as an electrical characteristic for Die products

Rev. 6.00 Aug 04, 2006 pag REJ0

		Applicable	bleValues		_		
Item	Symbol	Pins	Min	Тур	Max	Unit	Test Condition
Analog power supply voltage	$AV_{CC}$	AV <sub>CC</sub>	1.8	—	5.5	V	
Analog input voltage	AV <sub>IN</sub>	AN <sub>0</sub> to AN <sub>7</sub>	- 0.3	—	AV <sub>CC</sub> + 0.3	V	
Analog power	Al <sub>OPE</sub>	AV <sub>CC</sub>	_	—	1.5	mA	$AV_{CC} = 5 V$
supply current	AI <sub>STOP1</sub>	AV <sub>CC</sub>	_	600	—	μA	
	AI <sub>STOP2</sub>	AV <sub>CC</sub>	_		5	μA	
Analog input capacitance	C <sub>AIN</sub>	AN <sub>0</sub> to AN <sub>7</sub>	_	_	15.0	pF	
Allowable signal source impedance	R <sub>AIN</sub>		—	_	10.0	kΩ	
Resolution (data length)			_	_	10	bit	
Nonlinearity error			_	_	±2.5	LSB	AV <sub>CC</sub> = 2.7 V to 5.5 V V <sub>CC</sub> = 2.7 V to 5.5 V
			_	_	±5.5	_	AV <sub>CC</sub> = 2.0 V to 5.5 V V <sub>CC</sub> = 2.0 V to 5.5 V
			_	_	±7.5	_	Except the above
Quantization error				_	±0.5	LSB	

Rev. 6.00 Aug 04, 2006 page 444 of 626 REJ09B0144-0600

time				$V_{CC}$ = 2.7 V to 5.5 V
	62	_	124	 Except the above

Notes: 1. Set  $AV_{CC} = V_{CC}$  when the A/D converter is not used.

- 2. AI<sub>STOP1</sub> is the current in active and sleep modes while the A/D converter is
- AI<sub>STOP2</sub> is the current at reset and in standby, watch, subactive, and subslew while the A/D converter is idle.
- 4. When internal step-down circuit is not used.
- 5. Conversion time 62  $\mu$ s
- 6. The guaranteed temperature as an electrical characteristic for Die products

Rev. 6.00 Aug 04, 2006 pag REJ09

		Applicable	ble Test _		Values		
ltem	Symbol	Pins	Conditions	Min	Тур	Мах	Unit
Segment driver drop voltage	V <sub>DS</sub>	SEG <sub>1</sub> to SEG <sub>32</sub>	$I_D = 2 \ \mu A$ V <sub>1</sub> = 2.7 to 5.5 V	_	_	0.6	V
Common driver drop voltage	V <sub>DC</sub>	COM <sub>1</sub> to COM <sub>4</sub>	$I_D = 2 \ \mu A$ V <sub>1</sub> = 2.7 to 5.5 V	—	—	0.3	V
LCD power supply split-resistance	R <sub>LCD</sub>		Between $V_1$ and $V_{SS}$	0.5	3.0	9.0	MΩ
Liquid crystal display voltage	V <sub>LCD</sub>	V <sub>1</sub>		2.2	_	5.5	V

Notes: 1. The voltage drop from power supply pins V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, and V<sub>SS</sub> to each segme common pin.

- 2. When the liquid crystal display voltage is supplied from an external power so ensure that the following relationship is maintained:  $V_1 \ge V_2 \ge V_3 \ge V_{SS}$ .
- 3. The guaranteed temperature as an electrical characteristic for Die products i

Rev. 6.00 Aug 04, 2006 page 446 of 626 REJ09B0144-0600

	CWL			000			115
Clock setup time	t <sub>CSU</sub>	CL <sub>1</sub> , CL <sub>2</sub>	*1	500	_	_	ns
Data setup time	ts∪	DO	*1	300	_	_	ns
Data hold time	t <sub>DH</sub>	DO	*1	300	_		ns
M delay time	t <sub>DM</sub>	М	*1	-1000	_	1000	ns
Clock rise and fall times	t <sub>C⊺</sub>	$CL_1, CL_2$		—	—	170	ns

Notes: 1. Value when the frame frequency is set to between 30.5 Hz and 488 Hz.

2. The guaranteed temperature as an electrical characteristic for Die products

Rev. 6.00 Aug 04, 2006 pag REJ09


Power supply vol	tage	V <sub>CC</sub> , CV <sub>CC</sub>	-0.3 to $+7.0$
Analog power su	pply voltage	AV <sub>CC</sub>	–0.3 to +7.0
Programming vol	ltage	V <sub>PP</sub>	–0.3 to +13.0
Input voltage	Ports other than Port B	Vin	–0.3 to V <sub>CC</sub> +0.3
	Port B	AV <sub>in</sub>	–0.3 to AV <sub>CC</sub> +0.3
Operating tempe	rature	T <sub>opr</sub>	-40 to +85
Storage tempera	ture	T <sub>stg</sub>	–55 to +125

Note: Permanent damage may occur to the chip if maximum ratings are exceeded. No operation should be under the conditions specified in Electrical Characteristics. these values can result in incorrect operation and reduced reliability.


Rev. 6.00 Aug 04, 2006 page 448 of 626 REJ09B0144-0600













Rev. 6.00 Aug 04, 2006 page 450 of 626 REJ09B0144-0600




Subsleep mode (except CPU)


Watch mode (except CPU)



- Active (high-speed) mode
- Sleep (high-speed) mode
- Internal power supply step-down circuit not used and used



- Active (medium-speed) mode
- Sleep (medium-speed) mode
- Internal power supply step-down circ



- Active (medium-speed) mode
- Sleep (medium-speed) mode
- Internal power supply step-down cire



				Value	es		
Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition
Input high	V <sub>IH</sub>	RES,	0.8 V <sub>CC</sub>	_	Vcc + 0.3	V	$V_{CC}$ = 4.0 V to 5.5
voltage		WKP <sub>0</sub> to WKP <sub>7</sub> , IRQ <sub>0</sub> to IRQ <sub>4</sub> , AEVL, AEVH, TMIC, TMIF, TMIG SCK <sub>31</sub> , SCK <sub>32</sub> , ADTRG	0.9 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3		Except the above
		RXD <sub>31</sub> , RXD <sub>32</sub> , UD	$0.7 V_{CC}$	_	V <sub>CC</sub> + 0.3	V	$V_{CC}$ = 4.0 V to 5.5
			0.8 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3		Except the above
		OSC <sub>1</sub>	0.8 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	V	$V_{CC}$ = 4.0 V to 5.5
			0.9 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	_	Except the above
		X <sub>1</sub>	0.9 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	V	$V_{CC}$ = 1.8 V to 5.5
		P1 <sub>0</sub> to P1 <sub>7</sub> ,	0.7 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	V	$V_{\rm CC}$ = 4.0 V to 5.5
	P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>3</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub> , P7 <sub>0</sub> to P7 <sub>7</sub> , P8 <sub>0</sub> to P8 <sub>7</sub> , PA <sub>0</sub> to PA <sub>3</sub>	0.8 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	_	Except the above	
		PB <sub>0</sub> to PB <sub>7</sub>	0.7 V <sub>CC</sub>	_	$AV_{CC} + 0.3$	_	V <sub>CC</sub> = 4.0 V to 5.5
			0.8 V <sub>CC</sub>	_	AV <sub>CC</sub> + 0.3	_	Except the above

Note: Connect the TEST pin to  $V_{SS}$ .

Rev. 6.00 Aug 04, 2006 page 452 of 626 REJ09B0144-0600

		ADTRG					
		RXD <sub>31</sub> , RXD <sub>32</sub> ,	-0.3	_	0.3 V <sub>CC</sub>	V	$V_{\rm CC}$ = 4.0 V to 5.8
		UD	-0.3	_	$0.2 V_{CC}$		Except the above
		OSC <sub>1</sub>	-0.3	_	0.2		When internal ste down circuit is used.
			-0.3	_	0.2 V <sub>CC</sub>	V	$V_{\rm CC}$ = 4.0 V to 5.8
		X <sub>1</sub>	-0.3	_	0.1 V <sub>CC</sub>		Except the above
			-0.3	_	0.1 V <sub>CC</sub>	V	V <sub>CC</sub> = 1.8 V to 5.8
		P1 <sub>0</sub> to P1 <sub>7</sub> ,	-0.3	_	0.3 V <sub>CC</sub>	V	$V_{\rm CC}$ = 4.0 V to 5.8
		$\begin{array}{c} P3_0 \text{ to } P3_7, \\ P4_0 \text{ to } P4_3, \\ P5_0 \text{ to } P5_7, \\ P6_0 \text{ to } P6_7, \\ P7_0 \text{ to } P7_7, \\ P8_0 \text{ to } P8_7, \\ PA_0 \text{ to } PA_3, \\ PB_0 \text{ to } PB_7 \end{array}$	-0.3	_	0.2 V <sub>CC</sub>		Except the above
Output high voltage	V <sub>OH</sub>	P1 <sub>0</sub> to P1 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> ,	V <sub>CC</sub> – 1.0	_	-	V	V <sub>CC</sub> = 4.0 V to 5.8 –I <sub>OH</sub> = 1.0 mA
	$P4_0$ to $P4_2$ , $P5_0$ to $P5_7$ , $P6_0$ to $P6_7$ ,	V <sub>CC</sub> – 0.5	_	_		V <sub>CC</sub> = 4.0 V to 5.8 –I <sub>OH</sub> = 0.5 mA	
	$P7_0$ to $P7_7$ , $P8_0$ to $P8_7$ , $PA_0$ to $PA_3$	V <sub>CC</sub> – 0.3	_	—		-I <sub>OH</sub> = 0.1 mA	

	$PA_0$ to $PA_3$					
	P3 <sub>0</sub> to P3 <sub>7</sub>	_	—	1.5		V <sub>CC</sub> = 4.0 V to 5.5 V I <sub>OL</sub> = 10 mA
		—	_	0.6		V <sub>CC</sub> = 4.0 V to 5.5 V I <sub>OL</sub> = 1.6 mA
		_	—	0.5		I <sub>OL</sub> = 0.4 mA
Input/output   I <sub>IL</sub>   leakage current	RES, P4 <sub>3</sub>	—	—	20.0	μA	$V_{IN}$ = 0.5 V to
		_	—	1.0		$V_{CC} - 0.5 V$
	$\begin{array}{c} OSC_1, X_1, \\ P1_0 \ to \ P1_7, \\ P3_0 \ to \ P3_7, \\ P4_0 \ to \ P4_2, \\ P5_0 \ to \ P5_7, \\ P6_0 \ to \ P6_7, \\ P7_0 \ to \ P7_7, \\ P8_0 \ to \ P8_7, \\ PA_0 \ to \ PA_3 \end{array}$	_	_	1.0	μΑ	V <sub>IN</sub> = 0.5 V to V <sub>CC</sub> – 0.5 V
	$PB_0$ to $PB_7$	_	—	1.0		$V_{IN} = 0.5 V$ to AV <sub>CC</sub> - 0.5 V
Pull-up –I <sub>p</sub> MOS current	P1 <sub>0</sub> to P1 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> ,	50.0	_	300.0	μA	V <sub>CC</sub> = 5 V, V <sub>IN</sub> = 0 V
	P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub>	_	35.0	—		V <sub>CC</sub> = 2.7 V, V <sub>IN</sub> = 0 V

Rev. 6.00 Aug 04, 2006 page 454 of 626 REJ09B0144-0600

		P4 <sub>3</sub>	_	_	50.0		
			_	_	15.0	_	
		PB <sub>0</sub> to PB <sub>7</sub>	_		15.0	_	
Active mode current	I <sub>OPE1</sub>	V <sub>CC</sub>		4.5	6.5	mA	Active (high-spee mode $V_{CC}$ = 5 V, $f_{OSC}$ = 10MHz
dissipation	I <sub>OPE2</sub>	V <sub>cc</sub>	_	1.3	2.0	mA	Active (medium- speed) mode $V_{CC} = 5 V$ , $f_{OSC} = 10MHz$ Divided by 128
Sleep mode current dissipation	I <sub>SLEEP</sub>	V <sub>CC</sub>	_	2.5	4.0	mA	V <sub>CC</sub> =5 V, f <sub>OSC</sub> =10MHz
Subactive mode current dissipation	I <sub>SUB</sub>	V <sub>CC</sub>	_	15	30	μA	$V_{CC}$ = 2.7 V, LCD on 32 kHz crystal oscillator $(\phi_{SUB}=\phi_w/2)$
			-	8	_	μA	$V_{CC}$ = 2.7 V, LCD on 32 kHz crystal oscillator ( $\phi_{SUB}=\phi_w/8$ )
Subsleep mode current dissipation	I <sub>SUBSP</sub>	V <sub>cc</sub>	_	7.5	16	μA	$V_{CC}$ = 2.7 V, LCD on 32 kHz crystal oscillator ( $\phi_{SUB}=\phi_w/2$ )

dissipation							
RAM data retaining voltage	V <sub>RAM</sub>	V <sub>cc</sub>	1.5	_	_	V	
Allowable output low	I <sub>OL</sub>	Output pins except port 3	_	_	2.0	mA	$V_{\rm CC}$ = 4.0 V to 5.5 V
current (per pin)		Port 3	_	_	10.0		$V_{\rm CC}$ = 4.0 V to 5.5 V
		All output pins		_	0.5		
Allowable output low	$\Sigma I_{\rm OL}$	Output pins except port 3	_	_	40.0	mA	$V_{\rm CC}$ = 4.0 V to 5.5 V
current (total)		Port 3	_	_	80.0		$V_{\rm CC}$ = 4.0 V to 5.5 V
(lotal)		All output pins	_	_	20.0		
Allowable	–I <sub>OH</sub>	All output pins		_	2.0	mA	$V_{\rm CC}$ = 4.0 V to 5.5 V
output high current (per pin)			_		0.2		Except the above
Allowable	$\Sigma - I_{OH}$	All output pins	_	_	15.0	mA	$V_{\rm CC}$ = 4.0 V to 5.5 V
output high current (total)			—	_	10.0		Except the above

Notes: 1. Applies to the Mask ROM products.

2. Applies to the HD6473827R.

Rev. 6.00 Aug 04, 2006 page 456 of 626 REJ09B0144-0600

V <sub>CC</sub>	Only CPU operates	V <sub>CC</sub>	Halted	System c		
$V_{CC}$	Only timers operate, CPU stops	$V_{CC}$	Halted	crystal Subclock		
$V_{CC}$	Only time base operates, CPU stops	$V_{CC}$	Halted	crystal		
$V_{CC}$	CPU and timers both stop	$V_{CC}$	Halted	System c crystal		
				Subclock Pin X <sub>1</sub> = 0		
	V <sub>cc</sub>	V <sub>CC</sub> Only timers operate, CPU stops           V <sub>CC</sub> Only time base operates, CPU stops           V <sub>CC</sub> CPU and timers both	V <sub>CC</sub> Only timers operate, CPU stops     V <sub>CC</sub> V <sub>CC</sub> Only time base operates, CPU stops     V <sub>CC</sub> V <sub>CC</sub> CPU and timers both     V <sub>CC</sub>	V <sub>CC</sub> Only timers operate, CPU stops     V <sub>CC</sub> Halted       V <sub>CC</sub> Only time base operates, CPU stops     V <sub>CC</sub> Halted       V <sub>CC</sub> CPU and timers both     V <sub>CC</sub> Halted		

4. Excludes current in pull-up MOS transistors and output buffers.

5. When internal step-down circuit is used.

Rev. 6.00 Aug 04, 2006 pag REJ09

		Applicable		Values	3		
Item	Symbol	Pins	Min	Тур	Мах	Unit	Test Condition
	f <sub>osc</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	2	_	16	MHz	$V_{\rm CC}$ = 4.5 V to 5.5 V
oscillation frequency			2	—	10	-	V <sub>CC</sub> = 2.7 V to 5.5 V
			2	_	4	-	$V_{\rm CC}$ = 1.8 V to 5.5 V
OSC clock ( $\phi_{OSC}$ ) cycle time	t <sub>osc</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	62.5	_	500 (1000)	ns	$V_{\rm CC}$ = 4.5 V to 5.5 V
			100	_	500 (1000)	-	$V_{\rm CC}$ = 2.7 V to 5.5 V
			250	_	500 (1000)	-	$V_{\rm CC}$ = 1.8 V to 5.5 V
	t <sub>cyc</sub>		2	_	128	tosc	
cycle time			—	—	244.1	μs	-
Subclock oscillation frequency	f <sub>W</sub>	X <sub>1</sub> , X <sub>2</sub>	—	32.768 or 38.4	_	kHz	
Watch clock ( $\phi_W$ ) cycle time	t <sub>w</sub>	X <sub>1</sub> , X <sub>2</sub>	—	30.5 or 26.0	_	μs	
Subclock ( $\phi_{SUB}$ ) cycle time	t <sub>subcyc</sub>		2	—	8	t <sub>W</sub>	
Instruction cycle time			2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>	
Oscillation stabilization time	t <sub>rc</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	_	20	45	μs	Figure 15.9 V <sub>CC</sub> = 2.2 V to 5.5 V
			_	0.1	8	ms	Figure 15.9 V <sub>CC</sub> = 2.2 V to 5.5 V
			_	_	50	ms	Except the above

Rev. 6.00 Aug 04, 2006 page 458 of 626 REJ09B0144-0600

		_	100	_			v <sub>CC</sub> = 1.0 v to 3.5
		X <sub>1</sub>	_	15.26 or 13.02	_	μs	
External clock low width	t <sub>CPL</sub>	OSC <sub>1</sub>	25	—	_	ns	$V_{\rm CC}$ = 4.5 V to 5.5
			40	—	_	_	$V_{\rm CC}$ = 2.7 V to 5.5
			100	_	_	_	$V_{\rm CC}$ = 1.8 V to 5.5
		X <sub>1</sub>	_	15.26 or 13.02	_	μs	
External clock rise time	t <sub>CPr</sub>	OSC <sub>1</sub>	—	_	6	ns	$V_{\rm CC}$ = 4.5 V to 5.5 V
			_	—	10	_	$V_{\rm CC}$ = 2.7 V to 5.5
			_	_	25	_	$V_{\rm CC}$ = 1.8 V to 5.5
		X <sub>1</sub>	_		55.0	ns	
External clock fall time	t <sub>CPf</sub>	OSC <sub>1</sub>	—	—	6	ns	V <sub>CC</sub> = 4.5 V to 5.5
			_	_	10	_	$V_{\rm CC}$ = 2.7 V to 5.5
			_	—	25	_	$V_{\rm CC}$ = 1.8 V to 5.5
		X <sub>1</sub>	—		55.0	ns	
$Pin\overline{RES}lowwidth$	t <sub>REL</sub>	RES	10	_	_	t <sub>cyc</sub>	
· · · · · · · · · · · · · · · · · · ·							

		ADTRG, TMIC, TMIF, TMIG, AEVL, AEVH				tsubcyc
UD pin minimum modulation width	t <sub>UDH</sub>	UD	4	—	—	t <sub>cyc</sub>
	t <sub>UDL</sub>					t <sub>subcyc</sub>

Notes: 1. Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).

- 2. Internal power supply step-down circuit not used
- 3. Figures in parentheses are the maximum  $t_{OSC}$  rate with external clock input.

#### Table 15.11 Serial Interface (SCI3-1, SCI3-2) Timing

 $V_{CC} = 1.8$  V to 5.5 V,  $AV_{CC} = 1.8$  V to 5.5 V,  $V_{SS} = AV_{SS} = 0.0$  V,  $T_a = -40^{\circ}$ C to  $+85^{\circ}$  otherwise indicated.

				Values	S			R
Item		Symbol	Min	Тур	Мах	Unit	Test Conditions	F
Input clock	Asynchronous	t <sub>scyc</sub>	4	_	_	t <sub>cyc</sub> or		F
cycle	Synchronous	_	6	_	—	t <sub>subcyc</sub>		
Input clock pulse width		t <sub>SCKW</sub>	0.4	_	0.6	t <sub>scyc</sub>		F
Transmit data delay time		t <sub>TXD</sub>	_	_	1	t <sub>cyc</sub> or	$V_{\rm CC}$ = 4.0 V to 5.5 V	F
(synchronous)			_	_	1	t <sub>subcyc</sub>	Except the above	_
Receive data setup time		t <sub>RXS</sub>	200.0	_	—	ns	$V_{\rm CC}$ = 4.0 V to 5.5 V	F
(synchronous)			400.0	_	_	_	Except the above	F
Receive data hold time (synchronous)		t <sub>RXH</sub>	200.0	_	—	ns	$V_{CC}$ = 4.0 V to 5.5 V	F
			400.0	—	—	-	Except the above	F

Note: \* When internal step-down circuit is not used.

Rev. 6.00 Aug 04, 2006 page 460 of 626 REJ09B0144-0600

ltem	Symbol	Pins	Min	Тур	Max	Unit	Test Condition
Analog power supply voltage	$AV_{CC}$	$AV_{CC}$	1.8		5.5	V	
Analog input voltage	AV <sub>IN</sub>	AN <sub>0</sub> to AN <sub>7</sub>	- 0.3	—	AV <sub>CC</sub> + 0.3	V	
Analog power	$AI_OPE$	$AV_{CC}$	_	_	1.5	mA	$AV_{CC}$ = 5 V
supply current	AI <sub>STOP1</sub>	AV <sub>CC</sub>	—	600	_	μA	
	AI <sub>STOP2</sub>	AV <sub>CC</sub>	_	_	5	μA	
Analog input capacitance	C <sub>AIN</sub>	AN <sub>0</sub> to AN <sub>7</sub>	—	—	15.0	рF	
Allowable signal source impedance	R <sub>AIN</sub>		—	_	10.0	kΩ	
Resolution (data length)			—	—	10	bit	
Nonlinearity error			_	_	±2.5	LSB	$AV_{CC} = 2.7 V \text{ to } 5.5 V$ $V_{CC} = 2.7 V \text{ to } 5.5 V$
			_	—	±5.5	_	$AV_{CC} = 2.0 V \text{ to } 5.5 V$ $V_{CC} = 2.0 V \text{ to } 5.5 V$
			_	—	±7.5		Except the above
Quantization error			—	_	±0.5	LSB	

time				$V_{CC}$ = 2.7 V to 5.5 V
	62	_	124	Except the above

Notes: 1. Set  $AV_{CC} = V_{CC}$  when the A/D converter is not used.

- 2. AI<sub>STOP1</sub> is the current in active and sleep modes while the A/D converter is in
- 3. AI<sub>STOP2</sub> is the current at reset and in standby, watch, subactive, and subslee while the A/D converter is idle.
- 4. When internal step-down circuit is not used.
- 5. Conversion time 62 µs

Rev. 6.00 Aug 04, 2006 page 462 of 626 REJ09B0144-0600



		Applicable	Test	Values			
ltem	Symbol	Pins	Conditions	Min	Тур	Мах	Unit
Segment driver drop voltage	V <sub>DS</sub>	SEG <sub>1</sub> to SEG <sub>32</sub>	$I_D = 2 \ \mu A$ V <sub>1</sub> = 2.7 to 5.5 V	_	_	0.6	V
Common driver drop voltage	V <sub>DC</sub>	COM <sub>1</sub> to COM <sub>4</sub>	$I_D = 2 \ \mu A$ V <sub>1</sub> = 2.7 to 5.5 V	—	_	0.3	V
LCD power supply split-resistance	R <sub>LCD</sub>		Between $V_1$ and $V_{SS}$	0.5	3.0	9.0	MΩ
Liquid crystal display voltage	V <sub>LCD</sub>	V <sub>1</sub>		2.2		5.5	V

Notes: 1. The voltage drop from power supply pins V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, and V<sub>SS</sub> to each segme common pin.

2. When the liquid crystal display voltage is supplied from an external power s ensure that the following relationship is maintained:  $V_1 \ge V_2 \ge V_3 \ge V_{SS}$ .

Rev. 6.00 Aug 04, 2006 pag REJ09

	CWL			000			115
Clock setup time	t <sub>csu</sub>	$CL_1, CL_2$	*	500	_	—	ns
Data setup time	t <sub>su</sub>	DO	*	300	_	—	ns
Data hold time	t <sub>DH</sub>	DO	*	300	—	—	ns
M delay time	t <sub>DM</sub>	М	*	-1000	_	1000	ns
Clock rise and fall times	t <sub>CT</sub>	CL <sub>1</sub> , CL <sub>2</sub>		—	—	170	ns

Note: \* Value when the frame frequency is set to between 30.5 Hz and 488 Hz.


Rev. 6.00 Aug 04, 2006 page 464 of 626 REJ09B0144-0600



Analog power su	pply voltage	AV <sub>CC</sub>	-0.3 to +4.3	V
Input voltage Ports other than Port B		V <sub>in</sub>	–0.3 to V <sub>CC</sub> +0.3	V
	Port B	AV <sub>in</sub>	-0.3 to AV <sub>CC</sub> +0.3	V
Operating temper	rature	T <sub>opr</sub>	–20 to +75 (Regular specifications)	°C
			-40 to +85 (wide-range specifications)	-
			+75 (products shipped as chips) <sup>*2</sup>	-
Storage temperat	ture	T <sub>stg</sub>	–55 to +125	°C

Notes: 1. Permanent damage may occur to the chip if maximum ratings are exceede operation should be under the conditions specified in Electrical Characteris Exceeding these values can result in incorrect operation and reduced reliab


2. Power may be applied when the temperature is between -20 and  $-75^{\circ}$ C.




Note: fosc is the oscillator frequency. When external clocks are used, fosc=1MHz is the minimum.

Rev. 6.00 Aug 04, 2006 page 466 of 626 REJ09B0144-0600





- 3. Analog Power Supply Voltage and A/D Converter Operating Range





Input high voltage	V <sub>IH</sub>	$\begin{array}{c} \text{RES,} \\ \overline{\text{WKP}}_0 \text{ to } \overline{\text{WKP}}_7, \\ \overline{\text{IRQ}}_0 \text{ to } \overline{\text{IRQ}}_4, \\ \text{AEVL, AEVH,} \\ \text{TMIC, TMIF,} \\ \overline{\text{TMIG}}, \\ \overline{\text{SCK}}_{31}, \text{SCK}_{32}, \\ \hline \end{array}$	0.9 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	V
		ADTRG				
		RXD <sub>31</sub> , RXD <sub>32</sub> , UD	0.8 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	V
		OSC <sub>1</sub>	0.9 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	V
		X <sub>1</sub>	0.9 V <sub>CC</sub>	_	V <sub>CC</sub> + 0.3	V
		$\begin{array}{c} P1_0 \text{ to } P1_7, \\ P3_0 \text{ to } P3_7, \\ P4_0 \text{ to } P4_3, \\ P5_0 \text{ to } P5_7, \\ P6_0 \text{ to } P6_7, \\ P7_0 \text{ to } P7_7, \\ P8_0 \text{ to } P8_7, \\ PA_0 \text{ to } PA_3 \end{array}$	0.8 V <sub>CC</sub>	—	V <sub>CC</sub> + 0.3	V
		PB <sub>0</sub> to PB <sub>7</sub>	0.8 V <sub>CC</sub>		AV <sub>CC</sub> + 0.3	
Note: Co	nnoct the	TEST nin to Vor				

Note: Connect the TEST pin to V<sub>SS</sub>.

Rev. 6.00 Aug 04, 2006 page 468 of 626 REJ09B0144-0600

	ADTRG					
	RXD <sub>31</sub> , RXD <sub>32</sub> , UD	-0.3	—	0.2 V <sub>CC</sub>	V	
	OSC <sub>1</sub>	-0.3		0.1 V <sub>CC</sub>	V	
	X <sub>1</sub>	-0.3		0.1 V <sub>CC</sub>	V	
	$\begin{array}{c} {P1}_0 \text{ to } {P1}_7, \\ {P3}_0 \text{ to } {P3}_7, \\ {P4}_0 \text{ to } {P4}_3, \\ {P5}_0 \text{ to } {P5}_7, \\ {P6}_0 \text{ to } {P6}_7, \\ {P7}_0 \text{ to } {P7}_7, \\ {P8}_0 \text{ to } {P8}_7, \\ {PA}_0 \text{ to } {PA}_3, \\ {PB}_0 \text{ to } {PB}_7 \end{array}$	-0.3	_	0.2 V <sub>CC</sub>	V	
Output high V <sub>OH</sub> voltage	$\begin{array}{c} {\sf P1}_0 \mbox{ to } {\sf P1}_7, \\ {\sf P3}_0 \mbox{ to } {\sf P3}_7, \\ {\sf P4}_0 \mbox{ to } {\sf P4}_2, \\ {\sf P5}_0 \mbox{ to } {\sf P5}_7, \\ {\sf P6}_0 \mbox{ to } {\sf P6}_7, \\ {\sf P7}_0 \mbox{ to } {\sf P7}_7, \\ {\sf P8}_0 \mbox{ to } {\sf P8}_7, \\ {\sf PA}_0 \mbox{ to } {\sf PA}_3 \end{array}$	V <sub>CC</sub> – 0.3	_	_	V	–I <sub>OH</sub> = 0.1 mA

	P3 <sub>0</sub> to P3 <sub>7</sub>	_	_	0.5		I <sub>OL</sub> = 0.4 mA
Input/output  I <sub>IL</sub>   leakage current	$\begin{array}{c} \overline{\text{RES}}, \mbox{OSC}_1, \ X_1, \\ \ P1_0 \ to \ P1_7, \\ \ P3_0 \ to \ P3_7, \\ \ P4_0 \ to \ P4_3, \\ \ P5_0 \ to \ P5_7, \\ \ P6_0 \ to \ P6_7, \\ \ P7_0 \ to \ P7_7, \\ \ P8_0 \ to \ P8_7, \\ \ PA_0 \ to \ PA_3 \end{array}$	_	_	1.0	μA	V <sub>IN</sub> = 0.5 V to V <sub>CC</sub> – 0.5 V
	PB <sub>0</sub> to PB <sub>7</sub>	_	—	1.0		$V_{IN} = 0.5 V$ to AV <sub>CC</sub> - 0.5 V
Pull-up –I <sub>p</sub> MOS current	P1 <sub>0</sub> to P1 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P5 <sub>0</sub> to P5 <sub>7</sub> , P6 <sub>0</sub> to P6 <sub>7</sub>	10.0		300.0	μA	V <sub>CC</sub> = 3 V, V <sub>IN</sub> = 0 V

Rev. 6.00 Aug 04, 2006 page 470 of 626 REJ09B0144-0600

		_	1.4	*3		Active (high-speed) mode V <sub>CC</sub> = 3 V, f <sub>OSC</sub> = 4 MHz
		_	3.5		-	Active (high-speed) mode $V_{CC} = 3 V$ , $f_{OSC} = 10 MHz$
I <sub>OPE2</sub>	V <sub>cc</sub>	_	0.1	*3	_	Active (medium-speed) mode $V_{CC}$ = 1.8 V, $f_{OSC}$ = 2 MHz $\phi_{OSC}/128$
		_	0.3	*3	_	Active (medium-speed) mode $V_{CC}$ = 3 V, $f_{OSC}$ = 4 MHz $\phi_{OSC}/128$
		_	0.7	1.6	_	Active (medium-speed) mode $V_{CC}$ = 3 V, $f_{OSC}$ = 10 MHz $\phi_{OSC}/128$
Sleep mode I <sub>SLEEP</sub> current	V <sub>CC</sub>	_	0.2	*3	mA	$V_{CC}$ = 1.8 V, $f_{OSC}$ = 2 MHz
dissipation		-	0.6	*3	_	$V_{CC}$ = 3 V, $f_{OSC}$ = 4 MHz
		-	1.4	2.9	_	V <sub>CC</sub> = 3 V, f <sub>OSC</sub> = 10 MHz

							$(\phi_{SUB} = \phi_W/8)$
			_	14	*3	-	$V_{CC}$ = 2.7 V, LCD on 32 kHz crystal oscillator $(\phi_{SUB} = \phi_W/2)$
Subsleep mode current dissipation	I <sub>SUBSP</sub>	V <sub>CC</sub>	_	5.0	12	μA	$V_{CC}$ = 2.7 V, LCD on 32 kHz crystal oscillator ( $\phi_{SUB}=\phi_w/2$ )
Watch mode current dissipation	I <sub>WATCH</sub>	V <sub>CC</sub>	_	1.4	*3	μA	V <sub>CC</sub> = 1.8 V, Ta = 25°C 32 kHz crystal oscillator LCD not used
			_	2.2	*3	_	V <sub>CC</sub> = 2.7 V, Ta = 25°C 32 kHz crystal oscillator LCD not used
			_	2.8	6	_	V <sub>CC</sub> = 2.7 V, 32 kHz crystal oscillator LCD not used
Standby mode current dissipation	I <sub>STBY</sub>	V <sub>cc</sub>	_	0.3	*3	μA	32 kHz crystal oscillator not used $V_{CC} = 1.8 V$ , Ta = 25°C
			_	0.5	*3	-	$\begin{array}{l} 32 \text{ kHz crystal oscillator} \\ \text{not used} \\ V_{\text{CC}} = 2.7 \text{ V}, \\ \text{Ta} = 25^{\circ}\text{C} \end{array}$
			—	1	5	_	Except the above
RAM data retaining voltage	V <sub>RAM</sub>	V <sub>cc</sub>	1.5	_	—	V	

Rev. 6.00 Aug 04, 2006 page 472 of 626 REJ09B0144-0600

(total)						
Allowable output high current (per pin)	–I <sub>OH</sub>	All output pins	_	_	0.2	mA
Allowable output high current (total)	$\Sigma - I_{OH}$	All output pins	_	—	10.0	mA
Notes: 1.	Pin state	es during current	t meası	Ireme	nt.	

V <sub>CC</sub>			Supply	Oscillato
- 00	Only CPU operates	$V_{CC}$	Halted	System c crystal
_				Subclock Pin X1 = 0
$V_{CC}$	Only timers operate	$V_{CC}$	Halted	-
$V_{CC}$	Only CPU operates	$V_{CC}$	Halted	System c
$V_{CC}$	Only timers operate, CPU stops	V <sub>CC</sub>	Halted	crystal Subclock
$V_{CC}$	Only time base operates, CPU stops	V <sub>CC</sub>	Halted	<sup>-</sup> crystal
$V_{CC}$	CPU and timers both stop	$V_{CC}$	Halted	System c crystal
				Subclock Pin X <sub>1</sub> = 0
	V <sub>cc</sub> V <sub>cc</sub> V <sub>cc</sub> V <sub>cc</sub>	V <sub>CC</sub> Only timers operate       V <sub>CC</sub> Only CPU operates       V <sub>CC</sub> Only timers operate, CPU stops       V <sub>CC</sub> Only time base operates, CPU stops       V <sub>CC</sub> Only time base operates, CPU stops       V <sub>CC</sub> CPU and timers both	V <sub>CC</sub> Only timers operate     V <sub>CC</sub> V <sub>CC</sub> Only CPU operates     V <sub>CC</sub> V <sub>CC</sub> Only timers operate, CPU stops     V <sub>CC</sub> V <sub>CC</sub> Only time base operates, CPU stops     V <sub>CC</sub> V <sub>CC</sub> Only time base operates, CPU stops     V <sub>CC</sub>	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

2. Excludes current in pull-up MOS transistors and output buffers.

3. The maximum current consumption value (standard) is  $1.1 \times typ$ .

Rev. 6.00 Aug 04, 2006 pag REJ0

System clock	f <sub>OSC</sub>	$OSC_1, OSC_2$	2	_	10	MHz	$V_{CC}$ = 2.7 V to 3.6 V
oscillation frequency			2	_	4		V <sub>CC</sub> = 1.8 V to 3.6 V
OSC clock (\u00f6osc) cycle time	t <sub>osc</sub>	OSC <sub>1</sub> , OSC <sub>2</sub>	100	_	500 (1000)	ns	V <sub>CC</sub> = 2.7 V to 3.6 V
			250	_	500 (1000)	_	V <sub>CC</sub> = 1.8 V to 3.6 V
System clock (	t <sub>cyc</sub>		2	_	128	t <sub>osc</sub>	
cycle time			_	_	128	μs	_
Subclock oscillation frequency	f <sub>W</sub>	X <sub>1</sub> , X <sub>2</sub>		32.768 or 38.4	—	kHz	
Watch clock ( $\phi_W$ ) cycle time	t <sub>W</sub>	X <sub>1</sub> , X <sub>2</sub>	—	30.5 or 26.0	—	μs	
Subclock ( $\phi_{SUB}$ ) cycle time	t <sub>subcyc</sub>		2	-	8	t <sub>W</sub>	
Instruction cycle			2	_	_	t <sub>cyc</sub>	
time						t <sub>subcyc</sub>	

Rev. 6.00 Aug 04, 2006 page 474 of 626 REJ09B0144-0600

				0.0	È	mo	Parameters $V_{CC}$ = 2.7 V to 3.6
			_	1.2	3		Crystal Oscillator Parameters V <sub>CC</sub> = 2.2 V to 3.6
			_	4.0	_	_	Crystal Oscillator Parameters Except the above
					50	_	Except the above
		X1, X2			2	S	V <sub>CC</sub> = 2.2 V to 3.6
			_	4			Except the above
External clock high	t <sub>CPH</sub>	OSC <sub>1</sub>	40			ns	V <sub>CC</sub> = 2.7 V to 3.6
width			100			_	V <sub>CC</sub> = 1.8 V to 3.6
		X <sub>1</sub>	_	15.26 or 13.02	-	μs	
External clock low	t <sub>CPL</sub>	t <sub>CPL</sub> OSC <sub>1</sub>	40	_	_	ns	V <sub>CC</sub> = 2.7 V to 3.6
width			100			_	V <sub>CC</sub> = 1.8 V to 3.6
		X <sub>1</sub>	_	15.26 or 13.02	_	μs	
External clock rise	t <sub>CPr</sub>	OSC <sub>1</sub>		_	10	ns	V <sub>CC</sub> = 2.7 V to 3.6
time			_	_	25	_	V <sub>CC</sub> = 1.8 V to 3.6
		X <sub>1</sub>			55.0	_	
External clock fall	t <sub>CPf</sub>	OSC <sub>1</sub>			10	ns	$V_{\rm CC}$ = 2.7 V to 3.6
time			_		25	_	V <sub>CC</sub> = 1.8 V to 3.6
		X <sub>1</sub>			55.0		
Pin $\overline{\text{RES}}$ low width	t <sub>REL</sub>	RES	10	_		t <sub>cyc</sub>	

Input pin low width	t <sub>ıL</sub>	$\label{eq:response} \begin{array}{l} \overline{IRQ}_0 \mbox{ to } \overline{IRQ}_4, \\ \overline{WKP}_0 \mbox{ to } \\ \overline{WKP}_7, \\ \overline{ADTRG}, \\ \overline{TMIC}, \mbox{ TMIF}, \\ \overline{TMIG}, \mbox{ AEVL}, \\ \overline{AEVH} \end{array}$	2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>
UD pin minimum modulation width	t <sub>UDH</sub> t <sub>UDL</sub>	UD	4	—	—	t <sub>cyc</sub> t <sub>subcyc</sub>

Notes: 1. Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).

2. Figures in parentheses are the maximum  $t_{\mbox{\scriptsize OSC}}$  rate with external clock input.

#### Table 15.18 Serial Interface (SCI3-1, SCI3-2) Timing

				Values	5			R
Item		Symbol	Min	Тур	Мах	Unit	Test Conditions	F
Input clock	Asynchronous	t <sub>scyc</sub>	4	_	—	t <sub>cyc</sub> or		F
cycle	Synchronous		6		_	t <sub>subcyc</sub>		
Input clock p	ulse width	t <sub>SCKW</sub>	0.4		0.6	t <sub>scyc</sub>		F
Transmit dat (synchronous	-	t <sub>TXD</sub>	—	—	1	t <sub>cyc</sub> or t <sub>subcyc</sub>		F
Receive data (synchronous	•	t <sub>RXS</sub>	400.0	_	—	ns		F
Receive data (synchronous		t <sub>RXH</sub>	400.0	—	—	ns		F

Rev. 6.00 Aug 04, 2006 page 476 of 626 REJ09B0144-0600

Analog power supply voltage	AV <sub>CC</sub>	AV <sub>CC</sub>	1.8	_	3.6	V	
Analog input voltage	AV <sub>IN</sub>	AN <sub>0</sub> to AN <sub>7</sub>	- 0.3		AV <sub>CC</sub> + 0.3	V	
Analog power	$AI_OPE$	$AV_{CC}$	—	—	1.2	mA	AV <sub>CC</sub> = 3.0 V
supply current	AI <sub>STOP1</sub>	AV <sub>CC</sub>	—	600	_	μA	
	AI <sub>STOP2</sub>	AV <sub>CC</sub>	_	_	5	μA	
Analog input capacitance	C <sub>AIN</sub>	AN <sub>0</sub> to AN <sub>7</sub>	—	_	15.0	pF	
Allowable signal source impedance	R <sub>AIN</sub>		—	_	10.0	kΩ	
Resolution (data length)			_	_	10	bit	
Nonlinearity error			_	_	±3.5	LSB	$AV_{CC} = 2.7 V \text{ to } 3.6 V$ $V_{CC} = 2.7 V \text{ to } 3.6 V$
			_	—	±5.5	_	$AV_{CC} = 2.0 V \text{ to } 3.6 V$ $V_{CC} = 2.0 V \text{ to } 3.6 V$
			_	—	±7.5		Except the above
Quantization error			—		±0.5	LSB	

time				V <sub>CC</sub> = 2.7 V to 3.6 V
	62	_	124	Except the above

Notes: 1. Set  $AV_{CC} = V_{CC}$  when the A/D converter is not used.

- 2. AI<sub>STOP1</sub> is the current in active and sleep modes while the A/D converter is in
- 3. AI<sub>STOP2</sub> is the current at reset and in standby, watch, subactive, and subslee while the A/D converter is idle.
- 4. Conversion time 62 µs

Rev. 6.00 Aug 04, 2006 page 478 of 626 REJ09B0144-0600



Segment driver drop voltage	V <sub>DS</sub>	SEG <sub>1</sub> to SEG <sub>32</sub>	$I_D = 2 \ \mu A$ V <sub>1</sub> = 2.7 to 3.6 V	_	_	0.6	V
Common driver drop voltage	V <sub>DC</sub>	COM <sub>1</sub> to COM <sub>4</sub>	$I_D = 2 \ \mu A$ V <sub>1</sub> = 2.7 to 3.6 V	_	—	0.3	V
LCD power supply	Р		Detween V and	1 5	2 5	7	MO
split-resistance	R <sub>LCD</sub>		Between V <sub>1</sub> and $V_{SS}$	1.5	3.5	1	MΩ

Notes: 1. The voltage drop from power supply pins V<sub>1</sub>, V<sub>2</sub>, V<sub>3</sub>, and V<sub>SS</sub> to each segme common pin.

2. When the liquid crystal display voltage is supplied from an external power s ensure that the following relationship is maintained:  $V_1 \ge V_2 \ge V_3 \ge V_{SS}$ .

#### Table 15.21 AC Characteristics for External Segment Expansion

		Applicable Test		Values	_		
ltem	Symbol	Pins	Conditions	Min	Тур	Max	Unit
Clock high width	t <sub>CWH</sub>	CL <sub>1</sub> , CL <sub>2</sub>	*	800.0	_	_	ns
Clock low width	t <sub>CWL</sub>	CL <sub>2</sub>	*	800.0	_	_	ns
Clock setup time	tcsu	CL <sub>1</sub> , CL <sub>2</sub>	*	500.0	_	_	ns
Data setup time	t <sub>su</sub>	DO	*	300.0	_	_	ns
Data hold time	t <sub>DH</sub>	DO	*	300.0	_	_	ns
M delay time	t <sub>DM</sub>	М		-1000.0	_	1000.0	ns
Clock rise and fall times	t <sub>CT</sub>	$CL_1, CL_2$		—	—	170.0	ns

Note: \* Value when the frame frequency is set to between 30.5 Hz and 488 Hz.

Rev. 6.00 Aug 04, 2006 pag REJ0


	•			
		CV <sub>CC</sub>	-0.3 to +4.3	V
Analog power su	oply voltage	$AV_{CC}$	–0.3 to +7.0	V
Input voltage	Other than port B	V <sub>in</sub> -0.3 to V <sub>CC</sub> +0.3		V
	Port B	AV <sub>in</sub>	-0.3 to AV <sub>CC</sub> +0.3	V
Operating temper	rature	T <sub>opr</sub>	–20 to +75 <sup>*2</sup> (regular specifications)	°C
			-40 to +85 <sup>*2</sup> (wide-range temperature specifications)	
			+75 <sup>*3</sup> (chip shipment specifications)	-
Storage temperat	ture	T <sub>stg</sub>	–55 to +125	°C


Notes: 1. Permanent damage may result if maximum ratings are exceeded. Normal or should be under the conditions specified in Electrical Characteristics. Exceed values can result in incorrect operation and reduced reliability.

2. The operating temperature ranges from –20°C to +75°C when programming the flash memory.


3. The temperature range in which power may be applied to the device is  $-20^{\circ}$ 

Rev. 6.00 Aug 04, 2006 page 480 of 626 REJ09B0144-0600






Note: fosc is the oscillator frequency. When an external clock is used 1 MHz is the r fosc value.



The figure in parentheses () indicates the minimum operating frequency when an external clock is used. When the resonator is used the minimum operating frequency (a) is 15.625 kHz.

Rev. 6.00 Aug 04, 2006 page 482 of 626 REJ09B0144-0600





Item	Symbol	Applicable Pins	Min	Тур	Max	Unit	Test Condition
Input high voltage		$\begin{tabular}{c} \hline RES, \\ \hline WKP_0 \mbox{ to } \hline WKP_7, \\ \hline IRQ_0 \mbox{ to } \hline IRQ_4, \end{tabular}$	$V_{CC} \times 0.8$	_	V <sub>CC</sub> + 0.3	V	$V_{CC}$ = 4.0 V to 5
		AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK <sub>31</sub> , SCK <sub>32</sub>	$V_{CC} \times 0.9$	_	V <sub>CC</sub> + 0.3	_	Other than abo
		RXD <sub>31</sub> , RXD <sub>32</sub> ,	$V_{CC}\!\times\!0.7$	_	V <sub>CC</sub> + 0.3	V	$V_{\rm CC}$ = 4.0 V to 5
		UD	$V_{CC}\!\times\!0.8$	_	V <sub>CC</sub> + 0.3	_	Other than abo
		OSC <sub>1</sub>	$V_{CC}\!\times\!0.8$	_	V <sub>CC</sub> + 0.3	V	$V_{CC}$ = 4.0 V to 5
			$V_{CC}\!\times\!0.9$	_	V <sub>CC</sub> + 0.3	_	Other than abo
		P1 <sub>0</sub> to P1 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>3</sub> ,	V <sub>CC</sub> ×0.7	_	V <sub>CC</sub> + 0.3	V	$V_{CC} = 4.0 V \text{ to } 5$
		$P5_0$ to $P5_7$ , $P6_0$ to $P6_7$ , $P7_0$ to $P7_7$ , $P8_0$ to $P8_7$ , $PA_0$ to $PA_3$	$V_{CC} \times 0.8$	_	V <sub>CC</sub> + 0.3	_	Other than abo
		PB <sub>0</sub> to PB <sub>7</sub>	$V_{CC}\!\times 0.7$	—	$AV_{CC}$ + 0.3	V	$V_{\rm CC}$ = 4.0 V to 5
			$V_{CC}\!\times\!0.8$	—	$AV_{CC}$ + 0.3	-	Other than abo
		EXCL	$V_{CC}\!\times\!0.9$	—	V <sub>CC</sub> + 0.3	V	

Note: Connect the TEST pin to V<sub>SS</sub>.

Rev. 6.00 Aug 04, 2006 page 484 of 626 REJ09B0144-0600

		10031, 10032,	- 0.5		$V_{\rm CC} \times 0.5$	v	V <sub>CC</sub> - 4.0 V lo
		UD	- 0.3	—	$V_{CC} \times 0.2$		Other than ab
		OSC <sub>1</sub>	- 0.3	_	$V_{CC} \times 0.2$	V	$V_{CC}$ = 4.0 V to
			- 0.3	—	$V_{CC} \times 0.1$	_	Other than ab
		EXCL	- 0.3	_	0.1 V <sub>CC</sub>	V	
		P1 <sub>0</sub> to P1 <sub>7</sub> P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>3</sub> ,	- 0.3	_	$V_{CC} \times 0.3$	V	$V_{CC}$ = 4.0 V to
		P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3, PB0 to PB7	- 0.3	_	$V_{CC} \times 0.2$		Other than ab
Output high voltage	high	P1 <sub>0</sub> to P1 <sub>7</sub> P3 <sub>0</sub> to P3 <sub>7</sub> , P4 <sub>0</sub> to P4 <sub>2</sub> ,	V <sub>CC</sub> – 1.0	_	_	V	V <sub>CC</sub> = 4.0 V to –I <sub>OH</sub> = 1.0 mA
vollage	$P5_0$ to $P5_7$ , $P6_0$ to $P6_7$ ,	V <sub>CC</sub> – 0.5		_		$V_{CC} = 4.0 V \text{ to}$ -I <sub>OH</sub> = 0.5 mA	
	$P_{10}$ to $P_{7}$ , $P_{80}$ to $P_{87}$ , $P_{40}$ to $P_{43}$	,	V <sub>CC</sub> – 0.3	_	_		–I <sub>OH</sub> = 0.1 mA

		1 30 10 1 37			1.0		$V_{CC} = 4.0 V_{10}$
							I <sub>OL</sub> = 10 mA
			_	_	0.6		$V_{CC}$ = 4.0 V to §
							I <sub>OL</sub> = 1.6 mA
			_		0.5		I <sub>OL</sub> = 0.4 mA
Input/ output leakage current	I <sub>IL</sub>	$\begin{array}{c} \overline{\text{RES}}, \ P4_3, \\ P1_0 \ to \ P1_7, \\ OSC_1, \ X_1, \\ P3_0 \ to \ P3_7, \\ P4_0 \ to \ P4_2, \\ P5_0 \ to \ P5_7, \\ P6_0 \ to \ P6_7, \\ P7_0 \ to \ P7_7, \\ P8_0 \ to \ P8_7, \\ PA_0 \ to \ PA_3 \end{array}$	_	_	1.0	μΑ	V <sub>IN</sub> = 0.5 V to V 0.5 V
		PB <sub>0</sub> to PB <sub>7</sub>	—	_	1.0		V <sub>IN</sub> = 0.5 V to A - 0.5 V
Pull-up MOS	-lp	P1 <sub>0</sub> to P1 <sub>7</sub> , P3 <sub>0</sub> to P3 <sub>7</sub> ,	20	_	200	μA	V <sub>CC</sub> = 5.0 V, V <sub>IN</sub> = 0.0 V
current		$P5_0$ to $P5_7$ , $P6_0$ to $P6_7$	_	40	_		V <sub>CC</sub> = 2.7 V, V <sub>IN</sub> = 0.0 V
Input capaci- tance	C <sub>in</sub>	All input pins except power supply pin	_		15.0	pF	f = 1 MHz, V <sub>IN</sub> = 0.0 V, T <sub>a</sub> = 25°C

Rev. 6.00 Aug 04, 2006 page 486 of 626 REJ09B0144-0600

_	1.0	_	Active (high-speed mode $V_{CC} = 5 V$ , $f_{OSC} = 2 MHz$
_	1.5	_	
_	2.0	_	Active (high-speed mode $V_{CC} = 5 V$ , $f_{OSC} = 4 MHz$
_	2.4	_	
_	4.0	7.0	Active (high-speed
_	4.9	7.0	mode V <sub>CC</sub> = 5 V, f <sub>OSC</sub> = 10 MHz

_	0.5	_	Active (medium- speed) mode $V_{CC} = 5 V$ , $f_{OSC} = 2 MHz$ , $\phi_{OSC}/128$
_	1.0	_	
_	0.8	_	Active (medium- speed) mode $V_{CC} = 5 V$ , $f_{OSC} = 4 MHz$ , $\phi_{OSC}/128$
_	1.2	_	
_	1.2	3.0	Active (medium-
_	1.7	3.0	speed) mode $V_{CC} = 5 V$ , $f_{OSC} = 10 MHz$ , $\phi_{OSC}/128$

Rev. 6.00 Aug 04, 2006 page 488 of 626 REJ09B0144-0600

			_	0.7	_	_	V <sub>CC</sub> = 5 V, f <sub>OSC</sub> = 2 MHz
			_	1.2	_	_	
			_	1.1	_	_	V <sub>CC</sub> = 5 V, f <sub>OSC</sub> = 4 MHz
			_	1.6	_	_	
			_	1.9	5.0	_	$V_{\rm CC} = 5 V$ ,
			—	2.6	5.0		f <sub>OSC</sub> = 10 MHz
mode current	I <sub>SUB</sub>	V <sub>CC</sub>	_	12	-	μA	V <sub>CC</sub> = 2.7 V, LCD on, 32-kHz crystal
consump- tion			_	15	—	_	resonator used $(\phi_{SUB} = \phi_W/8)$
				18	50		V <sub>CC</sub> = 2.7 V,
			_	30	50	_	LCD on, 32-kHz crystal resonator used $(\phi_{SUB} = \phi_W/2)$

current							
consump- tion			_	1.8	_		resonator used, LCD not used
			_	3.0	6.0		V <sub>CC</sub> = 2.7 V, 32-kHz crystal resonator used, LCD not used
Standby mode current consump-	I <sub>STBY</sub>	V <sub>CC</sub>	_	0.3		μA	$V_{CC}$ = 2.7 V, T <sub>a</sub> = 25°C, 32-kHz crystal resonator not used
tion			_	0.3	_		$V_{CC}$ = 2.7 V, T <sub>a</sub> = 25°C, 32-kHz crystal resonator not used
			_	0.4	_		$V_{CC}$ = 5.0 V, T <sub>a</sub> = 25°C, 32-kHz crystal
			_	0.5	—		resonator not used
			_	1.0	5.0		32-kHz crystal resonator not used
RAM data retaining voltage	V <sub>RAM</sub>	V <sub>CC</sub>	2.0	_	_	V	
Allowable output low	I <sub>OL</sub>	Output pins except port 3	—	—	2.0	mA	$V_{CC}$ = 4.0 V to 5.5 V
current (per pin)		Port 3	_	_	10.0		$V_{\rm CC}$ = 4.0 V to 5.5 V
(per pin)		All output pins	_	—	0.5		
Allowable output low	$\Sigma I_{OL}$	Output pins except port 3	_	_	40.0	mA	$V_{\rm CC}$ = 4.0 V to 5.5 V
current (total)		Port 3	_	—	80.0		$V_{\rm CC}$ = 4.0 V to 5.5 V
(10101)		All output pins	_	_	20.0		

Rev. 6.00 Aug 04, 2006 page 490 of 626 REJ09B0144-0600

current (total)

Notes: Connect the TEST pin to V<sub>SS</sub>.

1. Applies to the mask-ROM version.

- 2. Applies to the F-ZTAT version.
- 3. Pin states when current consumption is measured

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscilla
Active (high-speed) mode (I <sub>OPE1</sub> )	Vcc	Only CPU operates	Vcc	Stops	System crystal
Active (medium- speed) mode (I <sub>OPE2</sub> )					Subcloo Pin X <sub>1</sub> =
Sleep mode	Vcc	Only all on-chip timers operate	Vcc	Stops	_
Subactive mode	$V_{CC}$	Only CPU operates	V <sub>CC</sub>	Stops	System
Subsleep mode	$V_{CC}$	Only all on-chip timers operate	V <sub>CC</sub>	Stops	crystal
		CPU stops			crystal
Watch mode	V <sub>CC</sub>	Only clock time base operates	V <sub>CC</sub>	Stops	_
		CPU stops			
Standby mode	$V_{CC}$	CPU and timers both stop	$V_{CC}$	Stops	System crystal
					Subcloo Pin X <sub>1</sub> =

4. Except current which flows to the pull-up MOS or output buffer

5. Voltage maintained in standby mode

Rev. 6.00 Aug 04, 2006 pag REJ0



Item	Symbol	Pins	Min	Тур	Мах	Unit	Test Condition
System clock	fosc	OSC <sub>1</sub> ,	2.0	_	16.0	MHz	
oscillation frequency		OSC <sub>2</sub>	2.0	_	16.0	_	$V_{CC}$ = 4.5 to 5.5 V
nequency			2.0	_	10.0	_	$V_{CC}$ = 2.7 to 5.5 V
OSC clock ( $\phi_{OSC}$ ) cycle time	tosc	OSC <sub>1</sub> , OSC <sub>2</sub>	62.5	_	500 (1000)	ns	
			62.5	—	500 (1000)	_	$V_{CC}$ = 4.5 to 5.5 V
			100		500 (1000)	_	$V_{CC}$ = 2.7 to 5.5 V
System clock (	t <sub>cyc</sub>		2	_	128	tosc	
cycle time			_	_	128	μs	-
Subclock oscillation frequency	f <sub>W</sub>	X <sub>1</sub> , X <sub>2</sub> , EXCL	_	32.768 or 38.4	_	kHz	
Watch clock ( $\phi_W$ ) cycle time	t₩	X <sub>1</sub> , X <sub>2</sub> , EXCL		30.5 or 26.0	_	μs	
Subclock ( $\phi_{SUB}$ ) cycle time	t <sub>subcyc</sub>		2	—	4	t <sub>W</sub>	
Instruction cycle time			2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>	
Oscillation stabilization time	t <sub>rc</sub>	$OSC_1, OSC_2$		20	45	μs	Ceramic resonator ( $V_{CC}$ = 3.0 to 5.5 V)
			_	80	—	_	Ceramic resonator other than above
			_	0.8	2	ms	Crystal resonator
			_	_	50	-	Other than above
	t <sub>rc</sub>	X <sub>1</sub> , X <sub>2</sub>	—	—	2.0	S	

Rev. 6.00 Aug 04, 2006 page 492 of 626 REJ09B0144-0600

External clock low width	t <sub>CPL</sub>	OSC1	25	—	—	ns	
			25	_			$V_{\rm CC}$ = 4.5 to 5.5 V
			40	_			$V_{CC}$ = 2.7 to 5.5 V
		EXCL	_	15.26 or 13.02	—	μs	
External clock rise time	t <sub>CPr</sub>	OSC <sub>1</sub>	_	_	6	ns	
			—	_	6	_	$V_{\rm CC}$ = 4.5 to 5.5 V
			—	_	10		$V_{CC}$ = 2.7 to 5.5 V
		EXCL	—	—	55.0		
External clock fall time	t <sub>CPf</sub>	OSC <sub>1</sub>	_	_	6	ns	
			—	_	6		$V_{CC}$ = 4.5 to 5.5 V
			—	_	10		$V_{\rm CC}$ = 2.7 to 5.5 V
		EXCL	—	_	55.0		
RES pin low width	t <sub>REL</sub>	RES	10	_	_	t <sub>cyc</sub>	
Input pin high width	tн	IRQ <sub>0</sub> to IRQ <sub>4</sub> , WKP <sub>0</sub> to WKP <sub>7</sub> , ADTRG, TMIC, TMIF, TMIG	2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>	
		AEVL, AEVH	32	_	—	ns	_

UD pin minimum	t <sub>UDH</sub>	UD	4	—	—	t <sub>cyc</sub>
transition width	t <sub>UDL</sub>					t <sub>subcyc</sub>

Notes: 1. Determined by the SA1 and SA0 bits in the system control register 2 (SYSC

- 2. The figure in parentheses () indicates the maximum fosc value when an exist is used.
- 3. Also applies to H8/38327 Group.
- 4. Also applies to H8/38427 Group.

#### Table 15.25 Serial Interface (SCI3) Timing

 $V_{CC} = 2.7 \text{ V}$  to 5.5 V,  $AV_{CC} = 2.7 \text{ V}$  to 5.5 V,  $V_{SS} = AV_{SS} = 0.0 \text{ V}$ , unless otherwise spin

			,	Values	5		Test	Ref
ltem		Symbol	Min	Тур	Мах	Unit	Condition	Fig
Input clock	Asynchronous	t <sub>scyc</sub>	4	_	_	t <sub>cyc</sub> or		Figu
cycle	Clocked synchronous	=	6	_	—	t <sub>subcyc</sub>		
Input clock	pulse width	t <sub>SCKW</sub>	0.4	_	0.6	t <sub>scyc</sub>		Figu
Transmit da (clocked sy	ta delay time nchronous)	t <sub>TXD</sub>	—	—	1	t <sub>cyc</sub> or t <sub>subcyc</sub>		Figu
Receive dat (clocked sy	ta setup time nchronous)	t <sub>RXS</sub>	200	—	_	ns		Figu
Receive dat (clocked sy		t <sub>RXH</sub>	200	—		ns		Figu

Rev. 6.00 Aug 04, 2006 page 494 of 626 REJ09B0144-0600

Item	Symbol	Pins	Min	Тур	Max	Unit	Condition
Analog power supply voltage	AV <sub>CC</sub>	AV <sub>CC</sub>	2.7	_	5.5	V	
Analog input voltage	AV <sub>IN</sub>	AN₀ to AN₃	- 0.3	_	AV <sub>CC</sub> + 0.3	V	
Analog power supply	Alope	AV <sub>CC</sub>		_	1.5	mA	$AV_{CC}$ = 5.0 V
current	AI <sub>STOP1</sub>	$AV_{CC}$	—	600	—	μA	
	AI <sub>STOP2</sub>	AV <sub>CC</sub>	_	_	5.0	μA	
Analog input capacitance	C <sub>AIN</sub>	AN₀ to AN <sub>7</sub>	_	_	15.0	pF	
Allowable signal source impedance	R <sub>AIN</sub>		—	_	10.0	kΩ	
Resolution (data length)			—	—	10	bit	
Nonlinearity error			—	—	±3.5	LSB	AV <sub>CC</sub> = 4.0 V to 5.5 V
			—	—	±7.5	_	AV <sub>CC</sub> = 2.7 V to 5.5 V
Quantization error			_	_	±0.5	LSB	
Absolute accuracy			—	±2.0	±4.0	LSB	AV <sub>CC</sub> = 4.0 V to 5.5 V
			—	±2.0	±8.0	_	AV <sub>cc</sub> = 2.7 V to 5.5 V
Conversion time			7.8		124	μs	
			12.4		124	_	

Notes: 1. Set  $AV_{CC} = V_{CC}$  when the A/D converter is not used.

2. AI<sub>STOP1</sub> is the current in active and sleep modes while the A/D converter is

- AI<sub>STOP2</sub> is the current at reset and in standby, watch, subactive, and subslew while the A/D converter is idle.
- 4. Also applies to H8/38327 Group.
- 5. Also applies to H8/38427 Group.

Rev. 6.00 Aug 04, 2006 pag REJ09

Item	Symbol	Pins	Min	Тур	Мах	Unit	Test Condition
Segment driver step-down voltage	$V_{DS}$	SEG <sub>1</sub> to SEG <sub>32</sub>	_	_	0.6	V	I <sub>D</sub> = 2 μA V1 = 2.7 V to 5.5 V
Common driver step-down voltage	V <sub>DC</sub>	COM <sub>1</sub> to COM <sub>4</sub>	_	_	0.3	V	I <sub>D</sub> = 2 μA V1 = 2.7 V to 5.5 V
LCD power supply split-resistance	R <sub>LCD</sub>		1.5	3.0	7.0	MΩ	Between V1 and $V_{ss}$
Liquid crystal display voltage	$V_{LCD}$	V <sub>1</sub>	2.7	_	5.5	V	

Notes: 1. The voltage step-down from power supply pins V1, V2, V3, and V<sub>SS</sub> to each pin or common pin.

2. When the liquid crystal display voltage is supplied from an external power su ensure that the following relationship is maintained:  $V1 \ge V2 \ge V3 \ge V_{SS}$ .

Rev. 6.00 Aug 04, 2006 page 496 of 626 REJ09B0144-0600

				Values			
Item		Symbol	Min	Тур	Max	Unit	C
Programming t	ime <sup>*1*2*4</sup>	t₽	_	7	200	ms/128 bytes	
Erase time*1*3	*5	t <sub>E</sub>	_	100	1200	ms/block	
Reprogrammin	g count	N <sub>WEC</sub>	1000 <sup>*8</sup>	10000 <sup>*9</sup>	—	times	
Data retain per	iod	t <sub>DRP</sub>	10 <sup>*10</sup>	_	_	year	
Programming	Wait time after SWE-bit setting <sup>*1</sup>	x	1	—	_	μs	
	Wait time after PSU-bit setting <sup>*1</sup>	у	50	_	—	μs	
	Wait time after P-bit setting <sup>*1*4</sup>	z1	28	30	32	μs	1
		z2	198	200	202	μs	7
		z3	8	10	12	μs	Р р
	Wait time after P-bit clear <sup>*1</sup>	α	5	—	—	μs	
	Wait time after PSU-bit clear <sup>*1</sup>	β	5	—	_	μs	
	Wait time after PV-bit setting <sup>*1</sup>	γ	4	—	—	μs	
	Wait time after dummy write <sup>*1</sup>	8	2	—	—	μs	
	Wait time after PV-bit clear <sup>*1</sup>	η	2	_	—	μs	
	Wait time after SWE-bit clear <sup>*1</sup>	θ	100	—	—	μs	
	Maximum programming count <sup>*1*4*5</sup>	N	—	—	1000	times	

E-bit clear <sup>*1</sup>	u	10	_	_	μs
Wait time after ESU-bit clear <sup>*1</sup>	β	10	_	_	μs
Wait time after EV-bit setting <sup>*1</sup>	γ	20	—	—	μs
Wait time after dummy write <sup>*1</sup>	ε	2	—	—	μs
Wait time after EV-bit clear <sup>*1</sup>	η	4	—	—	μs
Wait time after SWE-bit clear <sup>*1</sup>	θ	100		—	μs
Maximum erase count <sup>*1*6*7</sup>	N	—	—	120	times

Notes: 1. Set the times according to the program/erase algorithms.

- Programming time per 128 bytes (Shows the total period for which the P bit in FLMCF does not include the programming verification time.)
- 3. Block erase time (Shows the total period for which the E bit in FLMCR1 is set. It does the erase verification time.)
- 4. Maximum programming time ( $t_P$  (max))

 $t_{\mathsf{P}}$  (max) = Wait time after P-bit setting (z)  $\times$  maximum number of writes (N)

5. The maximum number of writes (N) should be set according to the actual set value of z3 to allow programming within the maximum programming time (t<sub>P</sub> (max)). The wait time after P-bit setting (z1 and z2) should be alternated according to the num (n) as follows:

 $7 \le n \le 1000$  z2 = 200 µs

- 6. Maximum erase time (t<sub>E</sub> (max))
  - $t_E$  (max) = Wait time after E-bit setting (z) × maximum erase count (N)
- 7. The maximum number of erases (N) should be set according to the actual set value o erasing within the maximum erase time ( $t_E$  (max)).
- This minimum value guarantees all characteristics after reprogramming (the guarantee from 1 to the minimum value).
- Reference value when the temperature is 25°C (normally reprogramming will be perfor count).
- This is a data retain characteristic when reprogramming is performed within the specif including this minimum value.

Rev. 6.00 Aug 04, 2006 page 498 of 626 REJ09B0144-0600

RENESAS




Figure 15.1 Clock Input Timing




Figure 15.2 **RES** Low Width




Figure 15.3 Input Timing




Figure 15.5 SCK3 Input Clock Timing

Rev. 6.00 Aug 04, 2006 page 500 of 626 REJ09B0144-0600






Figure 15.6 SCI3 Synchronous Mode Input/Output Timing




Figure 15.7 Segment Expansion Signal Timing

Rev. 6.00 Aug 04, 2006 page 502 of 626 REJ09B0144-0600




Figure 15.8 Output Load Condition

#### 15.11 Resonator




Figure 15.9 Resonator Equivalent Circuit

Rev. 6.00 Aug 04, 2006 pag REJ0

Ceramic resonator			
Resonating Frequency	Manufacturer	Model	C <sub>1</sub> , C <sub>2</sub>
2 MHz	MURATA	CSTCC2M00G53-B0	15pF ± 20%
		CSTCC2M00G56-B0	47pF ± 20%
4 MHz		CSTLS4M00G53-B0	15pF ± 20%
		CSTLS4M00G56-B0	47pF ± 20%
10 MHz		CSTLS10M0G53-B0	15pF ± 20%
		CSTLS10M0G56-B0	47pF ± 20%

### 15.12 Usage Note

Each of the products covered in this manual satisfy the electrical characteristics indicate However, the actual electrical characteristics, operating margin and noise margin may of the indicated values due to differences in the manufacturing process, built-in ROM, lay and other factors.

If a system evaluation test is conducted with the ZTAT or F-ZTAT version, when switch mask ROM version, perform the same evaluation test with the mask ROM version.

Rev. 6.00 Aug 04, 2006 page 504 of 626 REJ09B0144-0600

130/10						
Rn8/16	General register (8 or 16 bits)					
CCR	Condition code register					
N	N (negative) flag in CCR					
Z	Z (zero) flag in CCR					
V	V (overflow) flag in CCR					
С	C (carry) flag in CCR					
PC	Program counter					
SP	Stack pointer					
#xx: 3/8/16	Immediate data (3, 8, or 16 bits)					
d: 8/16	Displacement (8 or 16 bits)					
@aa: 8/16	Absolute address (8 or 16 bits)					
+	Addition					
-	Subtraction					
×	Multiplication					
÷	Division					
^	Logical AND					
V	Logical OR					
$\oplus$	Exclusive logical OR					
→ Move						
_	Logical complement					

## **Condition Code Notation**

### Symbol

-	
$\updownarrow$	Modified according to the instruction result
*	Not fixed (value not guaranteed)
0	Always cleared to 0
_	Not affected by the instruction execution result

Rev. 6.00 Aug 04, 2006 pag REJ09



	Ope		X	c	@RI	p)	٦	aa	(d	0	ld	2		T
Mnemonic	ō	Operation	XX#	Rn	0	0	0	0	0	0	Ξ	I	н	Ν
MOV.B #xx:8, Rd	В	$\#xx:8 \rightarrow Rd8$	2									_	<u> </u> _	\$
MOV.B Rs, Rd	в	$Rs8 \rightarrow Rd8$		2			L	L				_	_	\$
MOV.B @Rs, Rd	В	$@Rs16 \rightarrow Rd8$			2							_	_	$\updownarrow$
MOV.B @(d:16, Rs), Rd	В	$@(d:16, Rs16) \rightarrow Rd8$				4						_	_	$\updownarrow$
MOV.B @Rs+, Rd	В	$\begin{array}{l} @Rs16 \rightarrow Rd8 \\ Rs16+1 \rightarrow Rs16 \end{array}$					2					-	_	\$
MOV.B @aa:8, Rd	В	@aa:8 $\rightarrow$ Rd8						2				E	Ē	€
MOV.B @aa:16, Rd	В	@aa:16 $\rightarrow$ Rd8						4				_	Ŀ	\$
MOV.B Rs, @Rd	в	$Rs8 \rightarrow @Rd16$			2							_	_	\$
MOV.B Rs, @(d:16, Rd)	В	$Rs8 \rightarrow @(d:16, Rd16)$				4						E	E	\$
MOV.B Rs, @-Rd	В	$ \begin{array}{c} Rd16-1 \rightarrow Rd16 \\ Rs8 \rightarrow @Rd16 \end{array} $					2					-	_	\$
MOV.B Rs, @aa:8	В	$Rs8 \rightarrow @aa:8$	L					2				_	_	€
MOV.B Rs, @aa:16	В	$Rs8 \rightarrow @aa:16$						4				_	<u> </u>	€
MOV.W #xx:16, Rd	W	$#xx:16 \rightarrow Rd$	4									<u> </u>	Ē	€
MOV.W Rs, Rd	W	$Rs16 \rightarrow Rd16$		2								_	_	€
MOV.W @Rs, Rd	W	$@$ Rs16 $\rightarrow$ Rd16			2							_	_	€
MOV.W @(d:16, Rs), Rd	W	$@(d:16, Rs16) \rightarrow Rd16$				4						_	_	\$
MOV.W @Rs+, Rd	W	$\begin{array}{c} @Rs16 \rightarrow Rd16 \\ Rs16+2 \rightarrow Rs16 \end{array}$					2					-	-	\$
MOV.W @aa:16, Rd	W	@aa:16 $\rightarrow$ Rd16						4				_	_	€
MOV.W Rs, @Rd	W	$Rs16 \rightarrow @Rd16$			2							_	_	€
MOV.W Rs, @(d:16, Rd)	W	$Rs16 \rightarrow @(d:16, Rd16)$				4						_	_	€
MOV.W Rs, @-Rd	W	$\begin{array}{c} \text{Rd16-2} \rightarrow \text{Rd16} \\ \text{Rs16} \rightarrow \text{@Rd16} \end{array}$					2					_	_	\$
MOV.W Rs, @aa:16	W	$Rs16 \rightarrow @aa:16$						4				_	_	$\uparrow$
POP Rd	W	$\begin{array}{c} @ SP \rightarrow Rd16 \\ SP+2 \rightarrow SP \end{array}$					2					-	_	\$
PUSH Rs	W	$\begin{array}{c} SP-2 \to SP \\ Rs16 \to @SP \end{array}$					2					_	_	\$

Rev. 6.00 Aug 04, 2006 page 506 of 626 REJ09B0144-0600

RENESAS

ADD.W Rs, Rd	W	$Rd16\text{+}Rs16 \rightarrow Rd16$		2					(1)	$\uparrow$
ADDX.B #xx:8, Rd	В	$Rd8\text{+}\texttt{\#xx:8}\text{+}C\toRd8$	2						$\updownarrow$	$\uparrow$
ADDX.B Rs, Rd	В	$Rd8\text{+}Rs8\text{+}C\rightarrowRd8$		2					$\updownarrow$	$\uparrow$
ADDS.W #1, Rd	W	$Rd16+1 \rightarrow Rd16$		2					—	_
ADDS.W #2, Rd	W	$Rd16+2 \rightarrow Rd16$		2				—	—	_
INC.B Rd	В	$Rd8+1 \rightarrow Rd8$		2				—	—	$\Leftrightarrow$
DAA.B Rd	в	Rd8 decimal adjust $\rightarrow$ Rd8		2				_	*	⊅
SUB.B Rs, Rd	в	$Rd8-Rs8 \rightarrow Rd8$		2				—	$\updownarrow$	⊅
SUB.W Rs, Rd	w	$\rm Rd16Rs16 \rightarrow \rm Rd16$		2					(1)	$\uparrow$
SUBX.B #xx:8, Rd	В	$Rd8\#xx:8C\rightarrowRd8$	2					—	\$	$\uparrow$
SUBX.B Rs, Rd	В	$Rd8Rs8C\toRd8$		2				—	$\updownarrow$	$\uparrow$
SUBS.W #1, Rd	w	$Rd16-1 \rightarrow Rd16$		2				—	—	_
SUBS.W #2, Rd	w	$Rd16-2 \rightarrow Rd16$		2				—	_	-
DEC.B Rd	В	$Rd8-1 \rightarrow Rd8$		2				—	—	$\Rightarrow$
DAS.B Rd	В	Rd8 decimal adjust $\rightarrow$ Rd8		2				—	*	$\uparrow$
NEG.B Rd	В	$0-Rd \rightarrow Rd$		2				—	$\updownarrow$	\$
CMP.B #xx:8, Rd	В	Rd8–#xx:8	2					—	\$	\$
CMP.B Rs, Rd	в	Rd8–Rs8		2				—	\$	\$
CMP.W Rs, Rd	W	Rd16–Rs16		2				—	(1)	$\uparrow$

Rev. 6.00 Aug 04, 2006 pag REJ0

		(RdH: remainder, RdL: quotient)								
AND.B #xx:8, Rd	в	$Rd8 \land \#xx:8 \rightarrow Rd8$	2					_	_	\$
AND.B Rs, Rd	в	$Rd8{\scriptscriptstyle\wedge}Rs8 \to Rd8$		2				_	—	$\uparrow$
OR.B #xx:8, Rd	в	$Rd8{\scriptstyle\vee}\#xx:8\rightarrow Rd8$	2					_	_	\$
OR.B Rs, Rd	в	$Rd8 \lor Rs8 \rightarrow Rd8$		2				_	_	\$
XOR.B #xx:8, Rd	в	$Rd8 \oplus \#xx: 8 \rightarrow Rd8$	2					_	_	\$
XOR.B Rs, Rd	в	$Rd8{\oplus}Rs8 \to Rd8$		2				_	_	\$
NOT.B Rd	в	$\overline{\text{Rd}} \to \text{Rd}$		2				_	_	\$
SHAL.B Rd	В			2						\$
SHAR.B Rd	В			2						\$
SHLL.B Rd	В			2				_		\$
SHLR.B Rd	В	$0 \rightarrow \boxed[b_7 \\ b_0 $		2				_		0
ROTXL.B Rd	В	C		2				_		\$
ROTXR.B Rd	В	b <sub>7</sub> b <sub>0</sub> C		2						\$

Rev. 6.00 Aug 04, 2006 page 508 of 626 REJ09B0144-0600

		b <sub>7</sub> b <sub>0</sub>								
ROTR.B Rd	В		2						_	1
BSET #xx:3, Rd	В	(#xx:3 of Rd8) ← 1	2					_		E
BSET #xx:3, @Rd	В	(#xx:3 of @Rd16) ← 1		4					_	E
BSET #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← 1				4		_	_	E
BSET Rn, Rd	В	(Rn8 of Rd8) ← 1	2					_		E
BSET Rn, @Rd	В	(Rn8 of @Rd16) ← 1		4				<u> </u>	_	E
BSET Rn, @aa:8	В	(Rn8 of @aa:8) ← 1				4		<u> </u>	_	E
BCLR #xx:3, Rd	В	(#xx:3 of Rd8) ← 0	2					_	<u> </u>	E
BCLR #xx:3, @Rd	В	(#xx:3 of @Rd16) ← 0		4				-	-	E
BCLR #xx:3, @aa:8	В	(#xx:3 of @aa:8) ← 0				4		<u> </u>	_	E
BCLR Rn, Rd	В	(Rn8 of Rd8) ← 0	2					<b>—</b>	-	E
BCLR Rn, @Rd	В	(Rn8 of @Rd16) ← 0		4				<u> </u>	_	E
BCLR Rn, @aa:8	В	(Rn8 of @aa:8) ← 0				4		<u> </u>	_	E
BNOT #xx:3, Rd	В	$(\#xx:3 \text{ of } Rd8) \leftarrow \\ (\#xx:3 \text{ of } Rd8)$	2					-	-	-
BNOT #xx:3, @Rd	В	(#xx:3 of @Rd16) ← (#xx:3 of @Rd16)		4				-	-	-
BNOT #xx:3, @aa:8	В	$(\#xx:3 \text{ of } @aa:8) \leftarrow \\ (\#xx:3 \text{ of } @aa:8)$				4		-	-	-
BNOT Rn, Rd	В	(Rn8 of Rd8) ← (Rn8 of Rd8)	2					-	-	-
BNOT Rn, @Rd	В	$(\frac{\text{Rn8 of } @\text{Rd16}}{(\overline{\text{Rn8 of } @\text{Rd16}})} \leftarrow$		4				-	-	
BNOT Rn, @aa:8	В	$(\frac{Rn8 of @aa:8}{(Rn8 of @aa:8)} \leftarrow$				4				-

Rev. 6.00 Aug 04, 2006 pag REJ0



BTST #xx:3, @aa:8	В	$(\overline{\#xx:3} \text{ of } \overline{@aa:8}) \rightarrow Z$				4		—	—	—
BTST Rn, Rd	В	$(\overline{\text{Rn8}}\ \overline{\text{of}}\ \overline{\text{Rd8}}) \to \text{Z}$	2					_	_	_
BTST Rn, @Rd	в	$(\overline{\text{Rn8}} \ \overline{\text{of}} \ \overline{\text{@Rd16}}) \rightarrow \text{Z}$		4				—	—	
BTST Rn, @aa:8	в	$(\overline{\text{Rn8}} \ \overline{\text{of}} \ \overline{@aa:8}) \rightarrow \text{Z}$				4		—	_	_
BLD #xx:3, Rd	в	(#xx:3 of Rd8) $\rightarrow$ C	2					_	—	—
BLD #xx:3, @Rd	в	(#xx:3 of @Rd16) $\rightarrow$ C		4				—	—	—
BLD #xx:3, @aa:8	в	(#xx:3 of @aa:8) $\rightarrow$ C				4		_	—	—
BILD #xx:3, Rd	в	$(\overline{\#xx:3}\ \overline{of}\ \overline{Rd8})\to C$	2					_	—	—
BILD #xx:3, @Rd	в	$(\overline{\#xx:3}\ \overline{of}\ \overline{@\ Rd16}) \to C$		4				—	—	—
BILD #xx:3, @aa:8	в	$(\overline{\#xx:3} \ \overline{of} \ \overline{@aa:8}) \to C$				4		_	—	—
BST #xx:3, Rd	в	$C \rightarrow$ (#xx:3 of Rd8)	2					_	—	—
BST #xx:3, @Rd	в	$C \rightarrow (\#xx:3 \text{ of } @\text{Rd16})$		4				—	—	
BST #xx:3, @aa:8	в	$C \rightarrow (\#xx:3 \text{ of } @aa:8)$				4		—	_	_
BIST #xx:3, Rd	в	$\overline{C} \rightarrow$ (#xx:3 of Rd8)	2					_	—	—
BIST #xx:3, @Rd	в	$\overline{C} \rightarrow$ (#xx:3 of @Rd16)		4				—	—	
BIST #xx:3, @aa:8	в	$\overline{C} \rightarrow$ (#xx:3 of @aa:8)				4		_	_	_
BAND #xx:3, Rd	В	$C {\wedge} (\#xx:3 \text{ of } Rd8) \to C$	2					_		
BAND #xx:3, @Rd	в	$C {\scriptstyle \wedge} (\#xx:3 \text{ of } @Rd16) \rightarrow C$		4				_	—	
BAND #xx:3, @aa:8	в	$C {\scriptstyle \land} (\#xx:3 \text{ of } @aa:8) \rightarrow C$				4		_	_	_
BIAND #xx:3, Rd	В	$C {\wedge} (\overline{\#xx:3} \ \overline{of} \ \overline{Rd8}) \to C$	2					_		
BIAND #xx:3, @Rd	в	$C {\wedge} (\overline{\#xx:3} \ \overline{of} \ \overline{@Rd16}) \to C$		4				_	—	
BIAND #xx:3, @aa:8	в	$C {\wedge} (\overline{\#xx:3} \ \overline{of} \ \overline{@aa:8}) \to C$				4		_	_	
BOR #xx:3, Rd	в	$C{\scriptstyle\lor}(\text{\#xx:3 of Rd8})\rightarrow C$	2					_	_	
BOR #xx:3, @Rd	в	$C_{\vee}(\#xx:3 \text{ of } @Rd16) \rightarrow C$		4				_		
BOR #xx:3, @aa:8	в	$C \lor (\#xx:3 \text{ of } @aa:8) \rightarrow C$				4		—	—	_
BIOR #xx:3, Rd	в	$C{\scriptstyle\vee}(\overline{\#xx:3}\ \overline{of}\ \overline{Rd8})\rightarrow C$	2					_	—	—
BIOR #xx:3, @Rd	в	$C {\scriptstyle \lor} (\overline{\#xx:3} \ \overline{of} \ \overline{@ \ Rd16}) \rightarrow C$		4				_	—	—

Rev. 6.00 Aug 04, 2006 page 510 of 626 REJ09B0144-0600

BXOR #xx:3, @Rd	В	C⊕(#xx:3 of	f @Rd16) $\rightarrow$ C		4					—	—	
BXOR #xx:3, @aa:8	В	C⊕(#xx:3 of	f @aa:8) $\rightarrow$ C				4			—	_	
BIXOR #xx:3, Rd	В	C⊕( <del>#xx:3</del> of	$\overline{f} \overline{Rd8}) \rightarrow C$	2						—	_	
BIXOR #xx:3, @Rd	в	C⊕( <del>#xx:3</del> o	$\overline{f} \ \overline{@Rd16}) \rightarrow C$		4					—	—	
BIXOR #xx:3, @aa:8	в	C⊕( <del>#xx:3</del> o	$\overline{f @aa:8} \to C$				4			—	—	
BRA d:8 (BT d:8)	—	$PC \leftarrow PC + c$	d:8					2		_	_	
BRN d:8 (BF d:8)	—	$PC \leftarrow PC + 2PC$	2					2		_	_	_
BHI d:8	—	lf	$C \lor Z = 0$					2		_	_	_
BLS d:8	—	condition is true	C ∨ Z = 1					2		—	_	_
BCC d:8 (BHS d:8)	—	then	C = 0					2		—	_	
BCS d:8 (BLO d:8)	—		C = 1					2		—	—	
BNE d:8	—	PC+d:8 else next;	Z = 0					2		—	—	
BEQ d:8	—	,	Z = 1					2		—	—	
BVC d:8	—		V = 0					2		—	_	_
BVS d:8	—		V = 1					2		_	_	
BPL d:8	—		N = 0					2		_	_	_
BMI d:8	—		N = 1					2		—	—	
BGE d:8	—		N⊕V = 0					2		_	_	_
BLT d:8	—		N⊕V = 1					2		—	_	
BGT d:8	—		$Z \lor (N \oplus V) = 0$					2		—	—	
BLE d:8	—		$Z \lor (N \oplus V) = 1$					2		—	—	
JMP @Rn	—	$PC \leftarrow Rn16$	3		2					_	_	
JMP @aa:16	—	$PC \leftarrow aa:16$	6				4			_	_	
JMP @@aa:8	_	$PC \gets @aa$	:8						2	_	_	_
BSR d:8		$\begin{array}{l} SP-2 \rightarrow SP \\ PC \rightarrow @SP \\ PC \leftarrow PC+d:8 \end{array}$						2			_	

Rev. 6.00 Aug 04, 2006 pag REJ0

JSR @aa:16		$\begin{array}{l} SP-2 \rightarrow SP \\ PC \rightarrow @ SP \\ PC \leftarrow aa: 16 \end{array}$				4					
JSR @@aa:8		$\begin{array}{l} SP-2 \to SP \\ PC \to @SP \\ PC \leftarrow @aa:8 \end{array}$					2		_	_	
RTS	_	$PC \leftarrow @SP$ $SP+2 \rightarrow SP$						2		_	_
RTE		$\begin{array}{l} CCR \gets @SP \\ SP+2 \rightarrow SP \\ PC \gets @SP \\ SP+2 \rightarrow SP \end{array}$						2	\$	\$	\$
SLEEP	—	Transit to sleep mode.						2	_	_	<u> </u>
LDC #xx:8, CCR	В	$\#xx:8 \rightarrow CCR$	2						\$	\$	$\uparrow$
LDC Rs, CCR	В	$Rs8 \rightarrow CCR$		2					\$	\$	$\uparrow$
STC CCR, Rd	В	$CCR \rightarrow Rd8$		2					—	—	_
ANDC #xx:8, CCR	В	$CCR {\scriptstyle \land} \#xx{:} 8 \to CCR$	2						$\updownarrow$	\$	$\uparrow$
ORC #xx:8, CCR	В	$CCR \lor \#xx:8 \rightarrow CCR$	2						\$	\$	\$
XORC #xx:8, CCR	В	$CCR \oplus \#xx: 8 \rightarrow CCR$	2						\$	\$	\$
NOP	—	$PC \gets PC+2$						2	—	—	<u> </u>
EEPMOV		if R4L≠0 Repeat @R5 → @R6 R5+1 → R5 R6+1 → R6 R4L-1 → R4L Until R4L=0 else next;						4			

Notes: (1) Set to 1 when there is a carry or borrow from bit 11; otherwise cleared to 0.

(2) If the result is zero, the previous value of the flag is retained; otherwise the flag is clear

- (3) Set to 1 if decimal adjustment produces a carry; otherwise retains value prior to arithme
- (4) The number of states required for execution is 4n + 9 in the H8/3827R Group and 4n + H8/3827S Group, H8/38327 Group and H8/38427 Group (n = value of R4L).
- (5) Set to 1 if the divisor is negative; otherwise cleared to 0.
- (6) Set to 1 if the divisor is zero; otherwise cleared to 0.

Rev. 6.00 Aug 04, 2006 page 512 of 626 REJ09B0144-0600

RENESAS

Rev. 6.00 Aug 04, 2006 pag REJ09

High Low	0	-	2	3	4	5	9	7	8	6	A	В	c
0	NOP	SLEEP	STC	LDC	ORC	XORC	ANDC	LDC	ADD	D	INC	ADDS	MON
۲	SHLL	SHLR	ROTXL	ROTXR	OR	XOR	AND	NOT	SUB	в	DEC	SUBS	CMI
2													
3								NOM NOM	2				
4	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE
5	MULXU	DIVXU			RTS	BSR	RTE				AML		
9								BST BIST				W	MOV*
7	BSEI	IONA	BULK	BISI	BOR BIOR	BXOR BIXOR	BAND BIAND	BLD		MOV		EEPMOV	Bit-m
8								ADD	D				
6								ADDX	Х				
A								CIV	CMP				
В								SUBX	BX				
ပ								ō	OR				
۵								XOR	Я				
ш								AND	g				
Ц								MOW	NC				

Rev. 6.00 Aug 04, 2006 page 514 of 626 REJ09B0144-0600

RENESAS

Examples: When instruction is fetched from on-chip ROM, and an on-chip RAM is a

BSET #0, @FF00 From table A.4: I = L = 2, J = K = M = N = 0From table A.3:  $S_I = 2$ ,  $S_L = 2$ Number of states required for execution =  $2 \times 2 + 2 \times 2 = 8$ When instruction is fetched from on-chip ROM, branch address is read from on-chip I on-chip RAM is used for stack area.

JSR @@ 30 From table A.4: I = 2, J = K = 1, L = M = N = 0From table A.3:  $S_I = S_J = S_K = 2$ Number of states required for execution  $= 2 \times 2 + 1 \times 2 + 1 \times 2 = 8$ 

Execution Status			Access Location
(Instruction Cycle)		<b>On-Chip Memory</b>	On-Chip Peripheral M
Instruction fetch	Sı	2	_
Branch address read	SJ		
Stack operation	Sĸ		
Byte data access	SL		2 or 3*
Word data access	SM		_
Internal operation	S <sub>N</sub>	1	
Note: * Depends on v	which on-cl	hip module is accessed	See section 2.9.1 Notes

#### Table A.3 Number of Cycles in Each Instruction

Note: \* Depends on which on-chip module is accessed. See section 2.9.1, Notes Access for details.

> Rev. 6.00 Aug 04, 2006 pag REJ09

ADDX	ADDX.B #xx:8, Rd	1	
	ADDX.B Rs, Rd	1	
AND	AND.B #xx:8, Rd	1	
	AND.B Rs, Rd	1	
ANDC	ANDC #xx:8, CCR	1	
BAND	BAND #xx:3, Rd	1	
	BAND #xx:3, @Rd	2	1
	BAND #xx:3, @aa:8	2	1
Bcc	BRA d:8 (BT d:8)	2	
	BRN d:8 (BF d:8)	2	
	BHI d:8	2	
	BLS d:8	2	
	BCC d:8 (BHS d:8)	2	
	BCS d:8 (BLO d:8)	2	
	BNE d:8	2	
	BEQ d:8	2	
	BVC d:8	2	
	BVS d:8	2	
	BPL d:8	2	
	BMI d:8	2	
	BGE d:8	2	
	BLT d:8	2	
	BGT d:8	2	
	BLE d:8	2	
BCLR	BCLR #xx:3, Rd	1	
	BCLR #xx:3, @Rd	2	2
	BCLR #xx:3, @aa:8	2	2
	BCLR Rn, Rd	1	
	BCLR Rn, @Rd	2	2
	BCLR Rn, @aa:8	2	2
BIAND	BIAND #xx:3, Rd	1	
	BIAND #xx:3, @Rd	2	1
	BIAND #xx:3, @aa:8	2	1

Rev. 6.00 Aug 04, 2006 page 516 of 626 REJ09B0144-0600

	BIST #xx:3, @Rd	2	2
	BIST #xx:3, @aa:8	2	2
BIXOR	BIXOR #xx:3, Rd	1	
	BIXOR #xx:3, @Rd	2	1
	BIXOR #xx:3, @aa:8	2	1
BLD	BLD #xx:3, Rd	1	
	BLD #xx:3, @Rd	2	1
	BLD #xx:3, @aa:8	2	1
BNOT	BNOT #xx:3, Rd	1	
	BNOT #xx:3, @Rd	2	2
	BNOT #xx:3, @aa:8	2	2
	BNOT Rn, Rd	1	
	BNOT Rn, @Rd	2	2
	BNOT Rn, @aa:8	2	2
BOR	BOR #xx:3, Rd	1	
	BOR #xx:3, @Rd	2	1
	BOR #xx:3, @aa:8	2	1
BSET	BSET #xx:3, Rd	1	
	BSET #xx:3, @Rd	2	2
	BSET #xx:3, @aa:8	2	2
	BSET Rn, Rd	1	
	BSET Rn, @Rd	2	2
	BSET Rn, @aa:8	2	2
BSR	BSR d:8	2	1
BST	BST #xx:3, Rd	1	
	BST #xx:3, @Rd	2	2
	BST #xx:3, @aa:8	2	2
BTST	BTST #xx:3, Rd	1	
	BTST #xx:3, @Rd	2	1
	BTST #xx:3, @aa:8	2	1
	BTST Rn, Rd	1	
	BTST Rn, @Rd	2	1

Rev. 6.00 Aug 04, 2006 pag REJ0

DAA	DAA.B Rd	1				
DAS	DAS.B Rd	1				
DEC	DEC.B Rd	1				
DIVXU	DIVXU.B Rs, Rd	1				
EEPMOV	EEPMOV	2			2n+2 <sup>*1</sup>	
INC	INC.B Rd	1				
JMP	JMP @Rn	2				
	JMP @aa:16	2				
	JMP @@aa:8	2	1			
JSR	JSR @Rn	2		1		
	JSR @aa:16	2		1		
	JSR @@aa:8	2	1	1		
LDC	LDC #xx:8, CCR	1				
	LDC Rs, CCR	1				
MOV	MOV.B #xx:8, Rd	1				
	MOV.B Rs, Rd	1				
	MOV.B @Rs, Rd	1			1	
	MOV.B @(d:16, Rs), Rd	2			1	
	MOV.B @Rs+, Rd	1			1	
	MOV.B @aa:8, Rd	1			1	
	MOV.B @aa:16, Rd	2			1	
	MOV.B Rs, @Rd	1			1	
	MOV.B Rs, @(d:16, Rd)	2			1	
	MOV.B Rs, @-Rd	1			1	
	MOV.B Rs, @aa:8	1			1	
	MOV.B Rs, @aa:16	2			1	
	MOV.W #xx:16, Rd	2				
	MOV.W Rs, Rd	1				
	MOV.W @Rs, Rd	1				1
	MOV.W @(d:16, Rs), Rd	2				1
	MOV.W @Rs+, Rd	1				1
	MOV.W @aa:16, Rd	2				1

Rev. 6.00 Aug 04, 2006 page 518 of 626 REJ09B0144-0600

NOT	NOT.B Rd	1		
OR	OR.B #xx:8, Rd	1		
	OR.B Rs, Rd	1		
ORC	ORC #xx:8, CCR	1		
ROTL	ROTL.B Rd	1		
ROTR	ROTR.B Rd	1		
ROTXL	ROTXL.B Rd	1		
ROTXR	ROTXR.B Rd	1		
RTE	RTE	2	2	
RTS	RTS	2	1	
SHAL	SHAL.B Rd	1		
SHAR	SHAR.B Rd	1		
SHLL	SHLL.B Rd	1		
SHLR	SHLR.B Rd	1		
SLEEP	SLEEP	1		
STC	STC CCR, Rd	1		
SUB	SUB.B Rs, Rd	1		
	SUB.W Rs, Rd	1		
SUBS	SUBS.W #1, Rd	1		
	SUBS.W #2, Rd	1		
POP	POP Rd	1	1	
PUSH	PUSH Rs	1	1	
SUBX	SUBX.B #xx:8, Rd	1		
	SUBX.B Rs, Rd	1		
XOR	XOR.B #xx:8, Rd	1		
	XOR.B Rs, Rd	1		
XORC	XORC #xx:8, CCR	1		

Notes: 1. n: Initial value in R4L. The source and destination operands are accessed n + 1 times each.

2. 1 in the H8/3827R Group and 0 in the H8/3827S Group, H8/38327 Group, and H8/38427 Group.

Rev. 6.00 Aug 04, 2006 pag REJ0



H'21	FLMCR2	FLER	-	_	-	-	—	—	—
H'22	FLPWCR	PDWND	_	_	_	_			_
H'23	EBR	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
H'24									
H'25									
H'26									
H'27									
H'28									
H'29									
H'2A									
H'2B	FENR	FLSHE	—	—	—	—		—	
H'2C									
H'2D									
H'2E									
H'2F									

Rev. 6.00 Aug 04, 2006 page 520 of 626 REJ09B0144-0600



H'95	ECCSR	OVH	OVL	—	CH2	CUEH	CUEL	CRCH	CRCL
H'96	ECH	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1	ECH0
H'97	ECL	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1	ECL0
H'98	SMR31	COM31	CHR31	PE31	PM31	STOP31	MP31	CKS311	CKS31
H'99	BRR31	BRR317	BRR316	BRR315	BRR314	BRR313	BRR312	BRR311	BRR31
H'9A	SCR31	TIE31	RIE31	TE31	RE31	MPIE31	TEIE31	CKE31	CKE31
H'9B	TDR31	TDR317	TDR316	TDR315	TDR314	TDR313	TDR312	TDR311	TDR31
H'9C	SSR31	TDRE31	RDRF31	OER31	FER31	PER31	TEND31	MPBR31	MPBT:
H'9D	RDR31	RDR317	RDR316	RDR315	RDR314	RDR313	RDR312	RDR311	RDR3
H'9E									
H'9F									
H'A0									
H'A1									
H'A2									
H'A3									
H'A4									
H'A5									
H'A6									
H'A7									
H'A8	SMR32	COM32	CHR32	PE32	PM32	STOP32	MP32	CKS321	CKS32
H'A9	BRR32	BRR327	BRR326	BRR325	BRR324	BR323	BRR322	BRR321	BRR32
H'AA	SCR32	TIE32	RIE32	TE32	RE32	MPIE32	TEIE32	CKE321	CKE32
H'AB	TDR32	TDR327	TDR326	TDR325	TDR324	TDR323	TDR322	TDR321	TDR32
H'AC	SSR32	TDRE32	RDRF32	OER32	FER32	PER32	TEND32	MPBR32	MPBT:
H'AD	RDR32	RDR327	RDR326	RDR325	RDR324	RDR323	RDR322	RDR321	RDR32
H'AE									
H'AF									
H'B0	TMA	TMA7	TMA6	TMA5	—	TMA3	TMA2	TMA1	TMA0

Rev. 6.00 Aug 04, 2006 pag REJ0

H B0	ICRF	TOLH	CKSHZ	CKSHT	CKSHU	TOLL	CKSL2	CKSLT	CKSLU
H'B7	TCSRF	OVFH	CMFH	OVIEH	CCLRH	OVFL	CMFL	OVIEL	CCLRL
H'B8	TCFH	TCFH7	TCFH6	TCFH5	TCFH4	TCFH3	TCFH2	TCFH1	TCFH0
H'B9	TCFL	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2	TCFL1	TCFL0
H'BA	OCRFH	OCRFH7	OCRFH6	OCRFH5	OCRFH4	OCRFH3	OCRFH2	OCRFH1	OCRFH
H'BB	OCRFL	OCRFL7	OCRFL6	OCRFL5	OCRFL4	OCRFL3	OCRFL2	OCRFL1	OCRFL
H'BC	TMG	OVFH	OVFL	OVIE	IIEGS	CCLR1	CCLR0	CKS1	CKS0
H'BD	ICRGF	ICRGF7	ICRGF6	ICRGF5	ICRGF4	ICRGF3	ICRGF2	ICRGF1	ICRGFC
H'BE	ICRGR	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1	ICRGRO
H'BF									
H'C0	LPCR	DTS1	DTS0	CMX	SGX	SGS3	SGS2	SGS1	SGS0
H'C1	LCR	_	PSW	ACT	DISP	CKS3	CKS2	CKS1	CKS0
H'C2	LCR2	LCDAB	_	_	_	CDS3	CDS2	CDS1	CDS0
H'C3									
H'C4	ADRRH	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2
H'C5	ADRRL	ADR1	ADR0	_	_	_	_	_	_
H'C6	AMR	CKS	TRGE	_	_	CH3	CH2	CH1	CH0
H'C7	ADSR	ADSF	_	_	_	_	_	_	_
H'C8	PMR1	IRQ3	IRQ2	IRQ1	IRQ4	TMIG	TMOFH	TMOFL	TMOW
H'C9	PMR2	EXCL	—	—	_	_	—	—	—
H'CA	PMR3	AEVL	AEVH	WDCKS	NCS	IRQ0	RESO	UD	PWM
H'CB									
H'CC	PMR5	WKP7	WKP6	WKP5	WKP4	WKP3	WKP2	WKP1	WKP0
H'CD									
H'CE									
H'CF									
H'D0	PWCR	_	_	_	_	_	_	PWCR1	PWCR0
H'D1	PWDRU	—	—	PWDRU5	PWDRU4	PWDRU3	PWDRU2	PWDRU1	PWDRU
H'D2	PWDRL	PWDRL7	PWDRL6	PWDRL5	PWDRL4	PWDRL3	PWDRL2	PWDRL1	PWDRL
H'D3									
H'D4	PDR1	P17	P16	P15	P14	P13	P12	P11	P10
-									

Rev. 6.00 Aug 04, 2006 page 522 of 626 REJ09B0144-0600

H'DC         H'DD       PDRA       —       —       —       PA3       PA2       PA1         H'DE       PDRB       PB7       PB6       PB5       PB4       PB3       PB2       PB1         H'DF       H'E0       PUCR1       PUCR17       PUCR16       PUCR15       PUCR14       PUCR13       PUCR12       PUCR11         H'E1       PUCR3       PUCR37       PUCR36       PUCR35       PUCR34       PUCR33       PUCR32       PUCR31         H'E2       PUCR5       PUCR57       PUCR56       PUCR55       PUCR64       PUCR63       PUCR52       PUCR51         H'E3       PUCR6       PUCR67       PUCR66       PUCR65       PUCR64       PUCR63       PUCR62       PUCR61         H'E4       PCR1       PCR17       PCR16       PCR15       PCR14       PCR13       PCR12       PCR11         H'E5            PCR33       PCR32       PCR31         H'E6       PCR3       PCR37       PCR36       PCR35       PCR34       PCR33       PCR32       PCR31         H'E7       PCR4       —       —       —       —       —       —       PCR42	P80
H'DE         PDRB         PB7         PB6         PB5         PB4         PB3         PB2         PB1           H'DF         H'E0         PUCR1         PUCR17         PUCR16         PUCR15         PUCR14         PUCR13         PUCR12         PUCR11           H'E1         PUCR3         PUCR37         PUCR36         PUCR35         PUCR34         PUCR33         PUCR32         PUCR31           H'E2         PUCR5         PUCR57         PUCR56         PUCR55         PUCR64         PUCR63         PUCR62         PUCR61           H'E3         PUCR6         PUCR67         PUCR66         PUCR55         PUCR64         PUCR33         PUCR22         PUCR61           H'E4         PCR1         PCR17         PCR16         PCR15         PCR14         PCR13         PCR12         PCR11           H'E4         PCR1         PCR17         PCR16         PCR15         PCR14         PCR13         PCR12         PCR11           H'E5            PCR33         PCR32         PCR31           H'E6         PCR3         PCR37         PCR36         PCR35         PCR34         PCR33         PCR32         PCR31           H'E7         PCR4<	
H'DF           H'E0         PUCR1         PUCR17         PUCR16         PUCR15         PUCR14         PUCR13         PUCR12         PUCR11           H'E1         PUCR3         PUCR37         PUCR36         PUCR35         PUCR34         PUCR33         PUCR32         PUCR31           H'E2         PUCR5         PUCR57         PUCR56         PUCR55         PUCR54         PUCR53         PUCR52         PUCR51           H'E3         PUCR6         PUCR67         PUCR66         PUCR55         PUCR64         PUCR63         PUCR62         PUCR61           H'E4         PCR1         PCR17         PCR16         PCR15         PCR14         PCR13         PCR22         PUCR61           H'E4         PCR1         PCR17         PCR16         PCR15         PCR14         PCR13         PCR22         PCR11           H'E5            PCR37         PCR36         PCR35         PCR34         PCR32         PCR31           H'E6         PCR3         PCR37         PCR36         PCR35         PCR34         PCR32         PCR31           H'E7         PCR4         -         -         -         -         PCR42         PCR41 <tr< td=""><td>PA0</td></tr<>	PA0
H'E0         PUCR1         PUCR17         PUCR16         PUCR15         PUCR14         PUCR13         PUCR12         PUCR11           H'E1         PUCR3         PUCR37         PUCR36         PUCR35         PUCR34         PUCR33         PUCR32         PUCR31           H'E2         PUCR5         PUCR57         PUCR56         PUCR55         PUCR54         PUCR53         PUCR52         PUCR51           H'E3         PUCR6         PUCR67         PUCR66         PUCR55         PUCR64         PUCR63         PUCR62         PUCR61           H'E4         PCR1         PCR17         PCR16         PCR15         PCR14         PCR13         PCR12         PCR11           H'E4         PCR1         PCR17         PCR16         PCR15         PCR14         PCR13         PCR12         PCR11           H'E5            PCR37         PCR36         PCR35         PCR34         PCR33         PCR32         PCR31           H'E6         PCR3         PCR37         PCR36         PCR35         PCR34         PCR33         PCR32         PCR31           H'E7         PCR4         -         -         -         -         PCR42         PCR41	PB0
H'E1         PUCR3         PUCR37         PUCR36         PUCR35         PUCR34         PUCR33         PUCR32         PUCR31           H'E2         PUCR5         PUCR57         PUCR56         PUCR55         PUCR54         PUCR53         PUCR52         PUCR51           H'E3         PUCR6         PUCR66         PUCR65         PUCR64         PUCR63         PUCR62         PUCR61           H'E4         PCR1         PCR17         PCR16         PCR15         PCR14         PCR13         PCR12         PCR11           H'E5           H'E6         PCR3         PCR37         PCR36         PCR35         PCR34         PCR33         PCR32         PCR31           H'E6         PCR3         PCR37         PCR36         PCR35         PCR34         PCR33         PCR32         PCR31           H'E7         PCR4         -         -         -         -         PCR42         PCR41           H'E8         PCR5         PCR57         PCR56         PCR55         PCR54         PCR53         PCR52         PCR51           H'E9         PCR6         PCR67         PCR66         PCR65         PCR64         PCR63         PCR62         PCR61	
H'E2         PUCR5         PUCR57         PUCR56         PUCR55         PUCR54         PUCR53         PUCR52         PUCR51           H'E3         PUCR6         PUCR67         PUCR66         PUCR65         PUCR64         PUCR63         PUCR62         PUCR61           H'E4         PCR1         PCR17         PCR16         PCR15         PCR14         PCR13         PCR12         PCR11           H'E5             PCR37         PCR36         PCR35         PCR34         PCR33         PCR32         PCR31           H'E6         PCR3         PCR37         PCR36         PCR35         PCR34         PCR33         PCR32         PCR31           H'E7         PCR4         —         —         —         —         —         PCR42         PCR41           H'E8         PCR5         PCR57         PCR56         PCR55         PCR54         PCR53         PCR52         PCR51           H'E8         PCR6         PCR67         PCR66         PCR65         PCR64         PCR63         PCR62         PCR61	PUCR
H'E3         PUCR6         PUCR67         PUCR66         PUCR65         PUCR64         PUCR63         PUCR62         PUCR61           H'E4         PCR1         PCR17         PCR16         PCR15         PCR14         PCR13         PCR12         PCR11           H'E5         H'E6         PCR3         PCR37         PCR36         PCR35         PCR34         PCR33         PCR32         PCR31           H'E7         PCR4         -         -         -         -         PCR42         PCR41           H'E8         PCR5         PCR57         PCR56         PCR55         PCR54         PCR53         PCR52         PCR51           H'E9         PCR6         PCR67         PCR66         PCR65         PCR64         PCR63         PCR22         PCR61	PUCR
H'E4         PCR1         PCR17         PCR16         PCR15         PCR14         PCR13         PCR12         PCR11           H'E5         -         -         -         -         -         PCR33         PCR32         PCR31           H'E6         PCR3         PCR37         PCR36         PCR35         PCR34         PCR33         PCR32         PCR31           H'E7         PCR4         -         -         -         -         PCR42         PCR41           H'E8         PCR5         PCR57         PCR56         PCR55         PCR54         PCR53         PCR52         PCR51           H'E9         PCR6         PCR67         PCR66         PCR65         PCR64         PCR63         PCR22         PCR61	PUCR
H'E5           H'E6         PCR3         PCR37         PCR36         PCR35         PCR34         PCR33         PCR32         PCR31           H'E7         PCR4         -         -         -         -         PCR42         PCR41           H'E8         PCR5         PCR57         PCR56         PCR55         PCR54         PCR53         PCR52         PCR51           H'E9         PCR6         PCR66         PCR65         PCR64         PCR63         PCR62         PCR61	PUCR
H'E6         PCR3         PCR37         PCR36         PCR35         PCR34         PCR33         PCR32         PCR31           H'E7         PCR4         -         -         -         -         PCR42         PCR41           H'E8         PCR5         PCR57         PCR56         PCR55         PCR54         PCR53         PCR52         PCR51           H'E9         PCR6         PCR67         PCR66         PCR65         PCR64         PCR63         PCR62         PCR61	PCR10
H'E7         PCR4         —         —         —         —         PCR42         PCR41           H'E8         PCR5         PCR57         PCR56         PCR55         PCR54         PCR53         PCR52         PCR51           H'E9         PCR6         PCR67         PCR66         PCR65         PCR64         PCR63         PCR62         PCR61	
H'E8         PCR5         PCR57         PCR56         PCR55         PCR54         PCR53         PCR52         PCR51           H'E9         PCR6         PCR67         PCR66         PCR65         PCR64         PCR63         PCR62         PCR61	PCR3
H'E9 PCR6 PCR67 PCR66 PCR65 PCR64 PCR63 PCR62 PCR61	PCR4
	PCR5
	PCR6
TEA FORT FORT FORTO FORTS FORT4 FORTS FORTZ FORT	PCR7
H'EB PCR8 PCR87 PCR86 PCR85 PCR84 PCR83 PCR82 PCR81	PCR8
H'EC	
H'ED PCRA – – – PCRA3 PCRA2 PCRA1	PCRA
H'EE	
H'EF	
H'FO SYSCR1 SSBY STS2 STS1 STS0 LSON — MA1	MA0
H'F1 SYSCR2 — — — NESEL DTON MSON SA1	SA0
H'F2 IEGR — — — IEG4 IEG3 IEG2 IEG1	IEG0
H'F3 IENR1 IENTA — IENWP IEN4 IEN3 IEN2 IEN1	IEN0
H'F4 IENR2 IENDT IENAD — IENTG IENTFH IENTFL IENTC	IENEC
H'F5	
H'F6 IRR1 IRRTA — — IRRI4 IRRI3 IRRI2 IRRI1	IRRI0
H'F7 IRRI2 IRRDT IRRAD — IRRTG IRRTFH IRRTFL IRRTC	IRREC
H'F8	


Rev. 6.00 Aug 04, 2006 pag REJ0

H'FE

H'FF Legend:


SCI: Serial Communication Interface

Rev. 6.00 Aug 04, 2006 page 524 of 626 REJ09B0144-0600



\*: Don't care

Rev. 6.00 Aug 04, 2006 pag REJ0



Rev. 6.00 Aug 04, 2006 page 526 of 626 REJ09B0144-0600



#### Flash memory error

FLPWCR—Fla	F022	Fl							
Bit	7	6	5	4	3	2	1		
	PDWND	_					_		
Initial value	0	0	0	0	0	0	0		
Read/Write	R/W	—	_		_		_		
Power-down Disable         0       When the system transits to sub-active mode, the flash memory changes to low-power mode         1       When the system transits to sub-active mode, the flash memory changes to normal mode									

Note: A write to FLMCR2 is prohibited.

Rev. 6.00 Aug 04, 2006 pag REJ09

BIC	ocks 7 to 0	
0	When a block of EDZ to	

0 When a block of EB7 to EB0 is not selected (init1 When a block of EB7 to EB0 is selected

Note: Set the bit of EBR to H'00 when erasing.

ENR Flash M	emory Ena	H'H	Fla				
Bit	7	6	5	4	3	2	1
	FLSHE	_	—	_	—	_	
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	_	_	_		_	
	0 The	e flash me	control Re emory cont	rol registe	r cannot b	e accesse	ed

Rev. 6.00 Aug 04, 2006 page 528 of 626 REJ09B0144-0600


### WKPn edge selected

- WKPn pin falling edge detected 0
- WKPn pin rising edge detected 1

(n = 0 to 7)

Rev. 6.00 Aug 04, 2006 pag RENESAS

REJ0



Rev. 6.00 Aug 04, 2006 page 530 of 626 REJ09B0144-0600

#### TMOW pin clock select

 $\begin{array}{c|c} 0 & Clock output from TMA is output \\ 1 & \phi_W is output \end{array}$ 

Rev. 6.00 Aug 04, 2006 pag REJ09

	1 1								
								Co	unter reset cor
								0	ECL is reset
								1	ECL reset is o
									and count-up
									is enabled
						Co	unte	r re	set control H
						0	EC	H is	s reset
						1	EC	H r	eset is cleared a
							COL	unt-	up function is e
					C	ount	-up e	nal	ble L
					(				t clock input is o
									is held
					Ľ	1   E	CL e	ven	t clock input is e
					our	nt-up	enat	ble	н
							even <sup>:</sup> value		ock input is disa held
					1	ECH	even	t clo	ock input is ena
			Cha	nnel	sele	ect			
			0						d together as a ounter
			1	ECH	and	ECL	are	use	d as two indepe
				8-bit	eve	nt co	unter	cha	annels
	Co	ounter overflo	wL						
	0	ECL has not		erflow	ed				
	1	ECL has over		-					
Count									
	er overflov								
0 E	un nas not	overflowed							

ECH has overflowed 1

Note: \* Only a write of 0 for flag clearing is possible.

Rev. 6.00 Aug 04, 2006 page 532 of 626 REJ09B0144-0600




#### 

Note: ECH and ECL can also be used as the upper and lower halves, respectively, event counter (EC).

ECL—Event C	ounter L		H'97					
Bit	7	6	5	4	3	2	1	
	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1	
Initial value	0	0	0	0	0	0	0	
Read/Write	R	R	R	R	R	R	R	
			Count	value				

Note: ECH and ECL can also be used as the upper and lower halves, respectively, event counter (EC).



Rev. 6.00 Aug 04, 2006 page 534 of 626 REJ09B0144-0600

Rev. 6.00 Aug 04, 2006 pag REJ09


			Clock	enable -				
			Bit 1	Bit 0	Description			
				CKE310	Communication Mode	Clock Source	SCK <sub>3</sub> Pin Functi	
			0	0	Asynchronous	Internal clock	I/O port	
					Synchronous	Internal clock	Serial clock outp	
			0	1	Asynchronous	Internal clock	Clock output	
					Synchronous	Reserved (Do n	ot specify this combination	
			1	0	Asynchronous	External clock	Clock input	
					Synchronous	External clock	Serial clock inpu	
			1	1	Asynchronous	Reserved (Do n	ot specify this combination	
					Synchronous	Reserved (Do n	ot specify this combination	
			∣ Transmit e	end interi	rupt enable			
			0 Tran	smit end	interrupt request (TEI) disa	abled		
					interrupt request (TEI) ena			
		Mul	tiprocessor interrupt enable					
		0	Multiprocessor interrupt request disabled (normal receive operation) [Clearing condition] When data is received in which the multiprocessor bit is set to 1					
		1	The receive interrupt request (RXI), receive error interrupt request (ERI), and setting RDRF, FER, and OER flags in the serial status register (SSR), are disabled until dat the multiprocessor bit set to 1 is received.					
	Re		e enable					
	0	) F	Receive op	eration di	sabled (RXD pin is I/O por	t)		
	1	F	Receive op	eration er	nabled (RXD pin is receive	data pin)		
Tra	ans	mit e	nable					
0		Transmit operation disabled (TXD pin is transmit data pin)						
1		Trans	ransmit operation enabled (TXD pin is transmit data pin)					
					ed (TXD pin is transmit dat	ta pin)		
			upt enable		quest (RXI) and receive er	ror interrupt, reques	st (EPI) disabled	
				•			. ,	
				terrupt re	quest (RXI) and receive er	ror interrupt reques	st (ERI) enabled	
			ot enable			]		
					quest (TXI) disabled			
Tra	nsn	nit da	ita empty in	iterrupt re	equest (TXI) enabled			

Rev. 6.00 Aug 04, 2006 page 536 of 626 REJ09B0144-0600



Data for transfer to TSR

Rev. 6.00 Aug 04, 2006 pag REJ0




Note: \* Only a write of 0 for flag clearing is possible.

Rev. 6.00 Aug 04, 2006 page 538 of 626 REJ09B0144-0600



Ochai receiving data are stored

Rev. 6.00 Aug 04, 2006 pag REJ09



Rev. 6.00 Aug 04, 2006 page 540 of 626 REJ09B0144-0600

Rev. 6.00 Aug 04, 2006 pag REJ0


		n l									
				Clock e	enable –						
				Bit 1	Bit 0		Descriptio	n			
					CKE320	Communication Mode	Clock Source	e S	CK <sub>3</sub> Pin Functi		
				0	0	Asynchronous	Internal clo		O port		
						Synchronous	Internal clo	ck S	Serial clock output		
				0	1	Asynchronous	Internal clo	ck C			
						Synchronous	Reserved (		ify this combin		
				1	0	Asynchronous	External clo	ock C	lock input		
						Synchronous	External clo	ock S	erial clock inpu		
				1	1	Asynchronous	Reserved (	Do not spec	ify this combin		
						Synchronous	Reserved (	Do not spec	ify this combin		
Transmit end interrupt enable         0       Transmit end interrupt request (TEI) disabled         1       Transmit end interrupt request (TEI) enabled											
									M	lultip	
		0 Multiprocessor interrupt request disabled (normal receive operation) [Clearing condition] When data is received in which the multiprocessor bit is set to 1									
1         Multiprocessor interrupt request enabled           The receive interrupt request (RXI), receive error interrupt request (ERI), and           RDRF, FER, and OER flags in the serial status register (SSR), are disabled to the multiprocessor bit set to 1 is received.											
		Rece		enable							
		0	Re	ceive ope	eration dis	sabled (RXD pin is I/O port	:)				
		1	Re	ceive ope	eration en	abled (RXD pin is receive	data pin)				
	Tra	nsmit	t ena	ble							
	0	Tra	ansm	it operat	ion disabl	ed (TXD pin is transmit da	ta pin)				
	1	Tra	ansm	it operat	ion enable	ed (TXD pin is transmit dat	a pin)				
		o inte		ot enable							
						quest (RXI) and receive er	ror interrupt re	quest (EDI)	disabled		
	-					,	•	,			
[ 1	·				terrupt red	quest (RXI) and receive er	ror interrupt re	quest (ERI)	enabled		
				enable	40 munt	auget (TVI) dischlad					
						quest (TXI) disabled					
1	ı rar	ansmit data empty interrupt request (TXI) enabled									

Rev. 6.00 Aug 04, 2006 page 542 of 626 REJ09B0144-0600

RENESAS

Data for transfer to TSR

Rev. 6.00 Aug 04, 2006 pag REJ0



Note: \* Only a write of 0 for flag clearing is possible.

Rev. 6.00 Aug 04, 2006 page 544 of 626 REJ09B0144-0600



Senai receiving uata are stored

Rev. 6.00 Aug 04, 2006 pag REJ09

### Internal clock select

ТМАЗ	TMA2	TMA1	тмао		er and Divider Ratio low Period		
0	0	0	0	PSS	φ/8192		
			1	PSS	φ/4096	1 .	
		1	0	PSS	ф/2048	1	
			1	PSS	φ/512	1	
	1	0	0	PSS	ф/256	1	
			1	PSS	ф/128	1	
		1	0	PSS	ф/ <b>3</b> 2		
			1	PSS	φ/8		
1	0	0	0	PSW	1 s	Ti	
			1	PSW	0.5 s	b	
		1	0	PSW	0.25 s	(\   u	
			1	PSW	0.03125 s	3	
	1	0	0	PSW an	d TCA are reset		
			1				
		1	0				
				1			

### Clock output select\*

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					
1         0         φ/8           1         φ/4           1         0         φ <sub>W</sub> /32	0	0	0	0	ф/32
1 φ/4 1 0 0 φ <sub>W</sub> /32				1	ф/16
1 0 0 ¢ <sub>W</sub> /32		1		0	ф/8
- + <b>v</b> v· -				1	φ/4
1 φ <sub>W</sub> /16	1	0	1	0	φ <sub>W</sub> /32
				1	φ <sub>W</sub> /16
1 0 \$\phi_W/8		1		0	φ <sub>W</sub> /8
1 φ <sub>W</sub> /4				1	φ <sub>W</sub> /4

Note: \* Values when the CWOS bit in CWOSR is cleared to 0. When the CWOS bit is set to 1,  $\varphi_W$  is output regardless of the value of bits TMA7 to TMA5.

Rev. 6.00 Aug 04, 2006 page 546 of 626 REJ09B0144-0600

RENESAS

Count value

Rev. 6.00 Aug 04, 2006 pag REJ09



			Г								
				Wa	atchdog timer reset						
				0 [Clearing conditions]							
					<ul> <li>Reset by RES pin</li> <li>When TCSRWE = 1, and 0 is written in both B0WI and</li> </ul>						
				1	[Setting condition] When TCW overflows and a reset signal is generated						
			В	Bit 0 write inhibit							
				) B	lit 0 is write-enabled						
			1	I B	Bit 0 is write-protected						
			Wato	hdo	og timer on						
					chdog timer operation is disabled						
					chdog timer operation is enabled						
			i4 2	t 2 write inhibit Bit 2 is write-enabled							
					status register W write enable t be written to bits 2 and 0						
		1 1	Jala Ca	nbe	e written to bits 2 and 0						
	Bit	4 wr	ite inhi	ibit							
	0	Bit	4 is writ	te-er	nabled						
	1	Bit	4 is writ	te-pr	rotected						
	<u> </u>			•.							
- 1	-				e enable						
0 1					itten to TCW						
1	Da	ia ca	in de W	ntter	n to TCW						
6 v	write	e inh	ibit								
Bi	it 6 i	s wri	te-enab	bled							


Note: \* Write is permitted only under certain conditions.

Rev. 6.00 Aug 04, 2006 page 548 of 626 REJ09B0144-0600

1 Bit 6 is write-protected



Count value



Rev. 6.00 Aug 04, 2006 pag REJ0




#### 

TLC—Timer Load Register C H'B5 Bit 7 6 5 4 3 2 1 TLC7 TLC6 TLC5 TLC3 TLC1 TLC4 TLC2 Initial value 0 0 0 0 0 0 0 R/W R/W R/W Read/Write R/W R/W R/W R/W Reload value

Note: TCC is assigned to the same address as TLC. In a read, the TCC value is read

Note: TLC is assigned to the same address as TCC. In a write, the TLC value is write

Rev. 6.00 Aug 04, 2006 page 550 of 626 REJ09B0144-0600




\* : Don't care

#### Toggle output level H

0	Low level
1	High level

Rev. 6.00 Aug 04, 2006 pag REJ0



Note: \* Bits 7, 6, 3, and 2 can only be written with 0, for flag clearing.

Rev. 6.00 Aug 04, 2006 page 552 of 626 REJ09B0144-0600


#### 

Note: TCFH and TCFL can also be used as the upper and lower halves, respectivel of a 16-bit event counter (TCF).

TCFL—8-Bit T	'imer Cou	nter FL	H'B9					
Bit	7	6	5	4	3	2	1	
	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2	TCFL1	
Initial value	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
				Count	t value			

Note: TCFH and TCFL can also be used as the upper and lower halves, respective of a 16-bit event counter (TCF).

output compare register (OCRF).



Note: ECH and ECL can also be used as the upper and lower halves, respectively, o output compare register (OCRF).

Rev. 6.00 Aug 04, 2006 page 554 of 626 REJ09B0144-0600

											0	0	Internal clock: cou
											0	1	Internal clock: cou
											1	0	Internal clock: cou
					~	ount	er clea	or			1	1	Internal clock: cou
						ount							
					(	0 0		clearing	•				
					(	) 1	TCG	cleared	l by falli	ng e	edge	e of	input capture input
						1 0	TCG	cleared	l by risir	ng e	dge	e of	input capture input
						1   1	TCG	cleared	l by botl	h ed	ges	s of	input capture input
			h	nput c	apture	e inte	rrupt	edge se	elect				
				) Inte	errupt c	enera	ated o	n risina	edae of	inp	ut c	apt	ure input signal
				-					•	· ·			ture input signal
						,			eage e	·p		oup	tare input orginal
		Timer overflow interrupt enable											
		0	TCC	3 over	flow in	terrup	t requ	est is di	sabled				
		1	тсо	G over	flow in	terrup	t requ	est is er	nabled				
						<u> </u>	· · ·						
T	imer ov	/erfl	ow f	lag L									
0		[Clearing condition] After reading OVFL = 1, cleared by writing 0 to OVFL											
1		[Setting condition] Set when TCG overflows from H'FF to H'00											
Timer ove	rflow fl	lag I	н										

	-
0	[Clearing condition] After reading OVFH = 1, cleared by writing 0 to OVFH
1	[Setting condition] Set when TCG overflows from H'FF to H'00

Note: \* Bits 7 and 6 can only be written with 0, for flag clearing.

Rev. 6.00 Aug 04, 2006 pag REJ0



ICRGR—Input	Capture	Register	H'BE				
Bit	7	6	5	4	3	2	1
	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1
Initial value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R
					I		

Stores TCG value at rising edge of input capture signal

Rev. 6.00 Aug 04, 2006 page 556 of 626 REJ09B0144-0600

	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			F	unction of	Pins SEG	2 to SEG1		
	SGX	SGS3	SGS2	SGS1	SGS0	SEG <sub>32</sub> to SEG <sub>29</sub>	SEG <sub>28</sub> to SEG <sub>25</sub>	SEG <sub>24</sub> to SEG <sub>21</sub>	SEG <sub>20</sub> to SEG <sub>17</sub>	SEG <sub>16</sub> to SEG <sub>13</sub>	SEG <sub>12</sub> to SEG <sub>9</sub>	SEG <sub>8</sub> to SEG <sub>5</sub>	S to 3
	0	0	0	0	0	Port	Port	Port	Port	Port	Port	Port	F
		0	0	0	1	Port	Port	Port	Port	Port	Port	Port	F
		0	0	1	*	SEG	SEG	Port	Port	Port	Port	Port	F
		0	1	0	*	SEG	SEG	SEG	SEG	Port	Port	Port	F
		0	1	1	*	SEG	SEG	SEG	SEG	SEG	SEG	Port	F
		1	*	*	*	SEG	SEG	SEG	SEG	SEG	SEG	SEG	S
	1	0	0	0	0	Port*	Port	Port	Port	Port	Port	Port	F
* * * *								Use prohibited					
Note: * SEG32 to SEG29 are external expansion pins.													
4 X	Description												

Bit 4	Description	
SGX	Description	
0	Pins SEG <sub>32</sub> to SEG <sub>29</sub> * (Initial value)	
1	Pins CL <sub>1</sub> , CL <sub>2</sub> , DO, M	

Note: \* These pins function as ports when the setting of SGS3 to SGS0 is 0000 or 0001.

In the case of the H8/38327 Group and H8/38427 Group the initial values of these bits must not be changed.

#### Duty select, common function select

Bit 7	Bit 6	Bit 5			
DTS1			Duty Cycle	Common Drivers	Notes
0	0	0	Static	COM <sub>1</sub>	
		1	Static	COM <sub>4</sub> to COM <sub>1</sub>	COM <sub>4</sub> to COM <sub>2</sub> output the same waveform as COM <sub>1</sub>
0	1	0	1/2 duty	COM <sub>2</sub> to COM <sub>1</sub>	
		1	1/2 duty	COM <sub>4</sub> to COM <sub>1</sub>	COM <sub>4</sub> outputs the same waveform as COM <sub>3</sub> and COM <sub>2</sub> outputs the same waveform as COM
1	0	0	1/3 duty	COM <sub>3</sub> to COM <sub>1</sub>	
		1	1/5 duty	COM <sub>4</sub> to COM <sub>1</sub>	COM <sub>4</sub> outputs a non-selected waveform
1	1	0	1/4 dutv	COM <sub>4</sub> to COM <sub>1</sub>	_
		1	174 duty	00000	

Rev. 6.00 Aug 04, 2006 pag REJ0

				_			• .	
				Frame	freque	-	lect	
				Bit 3	Bit 2	Bit 1	Bit 0	Ono
				CKS3	CKS2	CKS1	CKS0	Ope
				0	*	0	0	
				0	*	0	1	
				0	*	1	*	
				1	0	0	0	
				1	0	0	1	
				1	0	1	0	
				1	0	1	1	
				1	1	0	0	
				1	1	0	1	
				1	1	1	0	
				1	1	1	1	
		D:-					-	*
		DIS	play data	Contro	21			
		0	Blank da	ita is dis	splayed	1		
		1	LCD RA	M data	is displ	ayed		
	-		on activa					
0	_CD co	ntro	oller/drive	r operat	tion hal	ted		
1 L	_CD co	ntro	oller/drive	r opera	tes			

### LCD drive power supply on/off control

0	LCD drive power supply off
---	----------------------------

1 LCD drive power supply on

Rev. 6.00 Aug 04, 2006 page 558 of 626 REJ09B0144-0600

### Charge/discharge pulse duty cy

	Bit 3	Bit 2	Bit 1	Bit 0	Du
(	CDS3	CDS2	CDS1	CDS0	Du
	0	0	0	0	
	0	0	0	1	
	0	0	1	0	
	0	0	1	1	
	0	1	0	0	
	0	1	0	1	
	0	1	1	0	
	0	1	1	1	
	1	0	*	*	
	1	1	*	*	

#### A waveform/B waveform switching control

0 Drive using A waveform

1 Drive using B waveform

Rev. 6.00 Aug 04, 2006 pag REJ0

Read/Write	R	R	R	R	R	R	R
				A/D conve	ersion resu	ult	
ADRRL							
Bit	7	6	5	4	3	2	1
	ADR1	ADR0	—	_	—	—	_
Initial value	Not fixed	Not fixed	_	_	_	_	
Read/Write	R	R	—	—	—	—	_
	A/D conve	ersion resu	lt				

Rev. 6.00 Aug 04, 2006 page 560 of 626 REJ09B0144-0600



Channe	el selec	rt		
Bit 3	Bit 2	Bit 1	Bit 0	
CH3	CH2	CH1	CH0	Analog Input
0	0	*	*	No channel s
	1	0	0	AN <sub>0</sub>
			1	AN <sub>1</sub>
		1	0	AN <sub>2</sub>
			1	AN <sub>3</sub>
1	0	0	0	AN <sub>4</sub>
			1	AN <sub>5</sub>
		1	0	AN <sub>6</sub>
			1	AN <sub>7</sub>
1	1	*	*	Setting prohi

#### External trigger select

0 Disables start of A/D conversion by external trigger

1 Enables start of A/D conversion by rising or falling ec of external trigger at pin ADTRG

#### **Clock select**

Bit 7		Conversion Time		
CKS	<b>Conversion Period</b>	$\phi = 1 \text{ MHz}$	$\phi = 5 \text{ MHz}$	
0	62/ <b></b>	62 µs	12.4 µs	
1	31/ф	31 µs	—	

Rev. 6.00 Aug 04, 2006 pag REJ0

\* :

0	Read	Indicates completion of A/D conversion
	Write	Stops A/D conversion
1	Read	Indicates A/D conversion in progress
	Write	Starts A/D conversion

Rev. 6.00 Aug 04, 2006 page 562 of 626 REJ09B0144-0600



	1 Functions as TMC
	P1 <sub>1</sub> /TMOFL pin function swit
	0 Functions as P1 <sub>1</sub> I/O pin
	1 Functions as TMOFL output
	P1 <sub>2</sub> /TMOFH pin function switch
	0 Functions as P1 <sub>2</sub> I/O pin
	1 Functions as TMOFH output pin
	P1 <sub>3</sub> /TMIG pin function switch
	0 Functions as P1 <sub>3</sub> I/O pin
	1 Functions as TMIG input pin
	P1 <sub>4</sub> /IRQ <sub>4</sub> /ADTRG pin function switch
	0 Functions as P1 <sub>4</sub> I/O pin
	1 Functions as IRQ <sub>4</sub> /ADTRG input pin
	$P1_5/\overline{IRQ}_1/TMIC$ pin function switch
	0 Functions as P1 <sub>5</sub> I/O pin
	1 Functions as IRQ <sub>1</sub> /TMIC input pin
	$P1_{6}/\overline{IRQ}_2$ pin function switch
	0 Functions as P1 <sub>6</sub> I/O pin
	1 Functions as IRQ <sub>2</sub> input pin
20-	TMIF pin function switch
-	

	P1 <sub>7</sub> /IRQ <sub>3</sub> /TMIF pin function switch						
0 Functions as P1 <sub>7</sub> I/O pin							
1 Functions as IRQ <sub>3</sub> /TMIF input pin							

Rev. 6.00 Aug 04, 2006 pag REJ0

	Functions as P3 <sub>1</sub> /UD I/O pin
1	Functions as EXCL input pin

Note: The information on this register applies to the H8/38327 Group and H8/38427 G

Rev. 6.00 Aug 04, 2006 page 564 of 626 REJ09B0144-0600



	1 Functions as P
	P3 <sub>1</sub> /UD pin function switc
	0 Functions as P3 <sub>1</sub> I/O pir
	1 Functions as UD input p
	P3 <sub>2</sub> /RESO pin function switch
	0 Functions as P3 <sub>2</sub> I/O pin
	1 Functions as RESO I/O pin
	P4 <sub>3</sub> /IRQ <sub>0</sub> pin function switch
	0 Functions as P4 <sub>3</sub> I/O pin
	1 Functions as IRQ <sub>0</sub> input pin
	TMIG noise canceler select
	0 Noise cancellation function not used
	1 Noise cancellation function used
	Watchdog timer switch
	0
	1 \$\phi_W/4
	P3 <sub>6</sub> /AEVH pin function switch
	0 Functions as P3 <sub>6</sub> I/O pin
	1 Functions as AEVH input pin
Р3	<sub>7</sub> /AEVL pin function switch
0	Functions as P3 <sub>7</sub> I/O pin
1	Functions as AEVL input pin

Note: \* In the H8/38327 Group and H8/38427 Group this bit is reserved and cannot be written to.

Rev. 6.00 Aug 04, 2006 pag REJ0



#### P5<sub>n</sub>/WKP<sub>n</sub>/SEG<sub>n</sub>+1 pin functio

0 Functions as P5<sub>n</sub> I/O pin

1 Functions as WKP<sub>n</sub> input pir

(n = 7 t c)


PWCR—PWM Control Register H'D0 1								
Bit		7	6	5	4	3	2	1
		I	<u> </u>	<u> </u>		<u> </u>	<b>—</b>	PWCR1
Initial value	-	1	1	1	1	1	1	0
Read/Write		_	_	—	—	_	_	W
C	Sloc	ck select						
-	0	The input	clock is $\phi_i$	$1/2 (t\phi^* = 2/$	/φ)			
						a minimur	m modula	tion width of
		The input	clock is ø	$1/4 (t\phi^* = 4/$	/φ)			
L		The conv	ersion per	iod is 32,7	68/ø, with	a minimur	n modula	tion width of
	1	The input	clock is $\phi_i$	/8 (to <sup>*</sup> = 8/	/φ)			
		The conv	ersion per	iod is 65,5	536/φ, with	a minimur	m modula	tion width of
		The input	clock is o	√16 (tϙ <sup>*</sup> = <sup>·</sup>	<u>16/φ)</u>			
L		The conv	ersion per	iod is 131,	,072/ <b></b> , witł	n a minimu	um modul	ation width

Note: \* to: Period of PWM input clock


Rev. 6.00 Aug 04, 2006 page 566 of 626 REJ09B0144-0600

PWDRL—PW	M Data R	egister L	H'D2					
Bit	7	6	5	4	3	2	1	
	PWDRL7	PWDRL6	PWDRL5	PWDRL4	PWDRL3	PWDRL2	PWDRI	
Initial value	0	0	0	0	0	0	0	
Read/Write	W	W	W	W	W	W	W	
		Lowe	er 8 bits of	data for ge	enerating l	PWM wav	eform	
DR1—Port D	ata Regist	er 1			H'I	04		
Bit	7	6	5	4	3	2	1	
	P1 <sub>7</sub>	P1 <sub>6</sub>	P1 <sub>5</sub>	P1 <sub>4</sub>	P1 <sub>3</sub>	P1 <sub>2</sub>	P1 <sub>1</sub>	
Initial value	0	0	0	0	0	0	0	
Read/Write	R/W							
				Data for p	 port 1 pins	3		
DR3—Port D	ata Regist	er 3			ΗΊ	D6		
Bit	7	6	5	4	3	2	1	
	P3 <sub>7</sub>	P3 <sub>6</sub>	P3 <sub>5</sub>	P3 <sub>4</sub>	P3 <sub>3</sub>	P3 <sub>2</sub>	P3 <sub>1</sub>	
Initial value	0	0	0	0	0	0	0	
Read/Write	R/W							
				Data for p	port 3 pins			

Rev. 6.00 Aug 04, 2006 pag REJ0



REJ09B0144-0600




Data for port B pins

Rev. 6.00 Aug 04, 2006 pag REJ0

#### Fort i input puil-up MOS control

- 0 Input pull-up MOS is off
- 1 Input pull-up MOS is on

Note: When the PCR1 specification is 0. (Input port spe



#### PUCR5—Port Pull-Up Control Register 5

H'E2

Bit	7	6	5	4	3	2	1
	PUCR57	PUCR5 <sub>6</sub>	PUCR55	PUCR5 <sub>4</sub>	PUCR53	PUCR5 <sub>2</sub>	PUCR51
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W R/W R/W		R/W	R/W	R/W	R/W
Port 5 input pull-up MOS control							

0 Input pull-up MOS is off

1 Input pull-up MOS is on

Note: When the PCR5 specification is 0. (Input port spe


Rev. 6.00 Aug 04, 2006	page 570 of 626
REJ09B0144-0600	

#### Fort o input puil-up MOS control

0	(	0	Input	pull-up	MOS is off	
0	C	υ	Input	pull-up	IVIUS IS 01	T

1 Input pull-up MOS is on

Note: When the PCR6 specification is 0. (Input port sp




Rev. 6.00 Aug 04, 2006 pag REJ0

0	Input pin
1	Output pin

PCR5—Port Co	H'E8						
Bit	7	6	5	4	3	2	1
	PCR57	PCR5 <sub>6</sub>	PCR5 <sub>5</sub>	PCR5 <sub>4</sub>	PCR5 <sub>3</sub>	PCR5 <sub>2</sub>	PCR5 <sub>1</sub>
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W
					ort 5 input		elect
				0	· • • • •		
				1	Output	pin	
PCR6—Port Co			H'F	E <b>9</b>			
Bit	7	6	5	4	3	2	1
Bit	7 PCR6 <sub>7</sub>	6 PCR6 <sub>6</sub>	5 PCR6 <sub>5</sub>	4 PCR6 <sub>4</sub>	3 PCR6 <sub>3</sub>	2 PCR6 <sub>2</sub>	1 PCR6 <sub>1</sub>
Bit Initial value		-	-	-	-	_	-
	PCR67	PCR6 <sub>6</sub>	PCR6 <sub>5</sub>	PCR6 <sub>4</sub>	PCR6 <sub>3</sub>	PCR6 <sub>2</sub>	PCR6 <sub>1</sub>
Initial value	PCR6 <sub>7</sub>	PCR6 <sub>6</sub>	PCR6 <sub>5</sub>	PCR6 <sub>4</sub> 0 W	PCR6 <sub>3</sub>	PCR6 <sub>2</sub> 0 W	PCR6 <sub>1</sub> 0 W
Initial value	PCR6 <sub>7</sub>	PCR6 <sub>6</sub>	PCR6 <sub>5</sub>	PCR6 <sub>4</sub> 0 W	PCR6 <sub>3</sub> 0 W ort 6 input 0 Input pi	PCR6 <sub>2</sub> 0 W <b>t/output s</b>	PCR6 <sub>1</sub> 0 W

Rev. 6.00 Aug 04, 2006 page 572 of 626 REJ09B0144-0600

0	Input pin
1	Output pin



Rev. 6.00 Aug 04, 2006 pag REJ0

								clock sele
						0	0	φ <sub>osc</sub> /16
							1	φ <sub>osc</sub> /32
						1	0	φ <sub>osc</sub> /64
							1	\$ osc/128
			0	w spood d	) on flag			
				w speed o	•			
	0 The CPU operates on the system							
1 The CPU operates on the subcloc								
	nd	hv	tin	ner select	2 to 0			
2		-						
	0	0	V	Vait time =	= 8,192 s	tate	s	
		1	V	Vait time =	= 16,384	sta	tes	
	1	0	V	Vait time =	32,768	sta	tes	
		1	V	Vait time =	= 65,536	sta	tes	
	0	0	V	Vait time =	= 131,072	2 st	ates	6
		1	V	Vait time =	= 2 states	5		

### Sta

0	0	0	Wait time = 8,192 states
		1	Wait time = 16,384 states
	1	0	Wait time = 32,768 states
		1	Wait time = 65,536 states
1	0	0	Wait time = 131,072 states
		1	Wait time = 2 states
	1	0	Wait time = 8 states
		1	Wait time = 16 states

### Software standby

	······································
0	<ul> <li>When a SLEEP instruction is executed in active mode, a transmade to sleep mode</li> </ul>
	<ul> <li>When a SLEEP instruction is executed in subactive mode, a t is made to subsleep mode</li> </ul>
1	<ul> <li>When a SLEEP instruction is executed in active mode, a transmade to standby mode or watch mode</li> </ul>
	<ul> <li>When a SLEEP instruction is executed in subactive mode, a t is made to watch mode</li> </ul>

Rev. 6.00 Aug 04, 2006 page 574 of 626 REJ09B0144-0600


									Su	bac	tive	e mo	ode o	clock	selec
									0	0	¢٧	<sub>V</sub> /8			
										1	φv	<sub>V</sub> /4			
			-						1	*	φv	<sub>V</sub> /2			
		Med	dium sp	eed or	n flag									*:	Don't
		0	Operat	es in ac	ctive (ł	high-	spee	d) mo	ode						
		1	Operat	es in ac	ctive (r	mediu	um-s	peed	) m	ode	) (				
Dire	ect tr	ansf	er on fl	ag							,				
0			a SLEE o stand										trar	nsitior	n is
			a SLEE o watch						sub	act	ive	moc	le, a	trans	ition is
1	tra	insiti	a SLEE on is ma = 0, or t	ade to a	active	(med	dium-	spee	d) r	noc	le if	SSI	3Y =	0, M	SON =
	tra	insiti	a SLEE on is ma = 0, or t	ade to a	active	(high	n-spe	ed) m	nod	e if	SS	BY =	= 0, 1	NSÓN	$\mathbf{V} = 0, \mathbf{a}$
	tra an	nsiti d MS	a SLEE on is ma SON = ( = 0, and	ade to a	active active	(high	n-spe	ed) m	nod	e if	SS	BY =	= 1, 7	ГМАЗ	= 1, L

### Noise elimination sampling frequency select

	Sampling rate is $\phi_{OSC}/16$
1	Sampling rate is $\phi_{OSC}/4$

Rev. 6.00 Aug 04, 2006 pag REJ09





### IRQ<sub>4</sub> edge select

0	Falling edge of $\overline{IRQ}_4$ pin and $\overline{ADTRG}$ pin is detected

1 Rising edge of  $\overline{IRQ}_4$  pin and  $\overline{ADTRG}$  pin is detected

Rev. 6.00 Aug 04, 2006 page 576 of 626 REJ09B0144-0600

#### $\overline{IRQ}_4$ to $\overline{IRQ}_0$ interrupt enable

- 0 Disables  $\overline{IRQ}_4$  to  $\overline{IRQ}_0$  interrupt req
- 1 Enables IRQ<sub>4</sub> to IRQ<sub>0</sub> interrupt req

#### Wakeup interrupt enable

- 0 Disables WKP<sub>7</sub> to WKP<sub>0</sub> interrupt requests
- 1 Enables  $\overline{WKP}_7$  to  $\overline{WKP}_0$  interrupt requests

#### Timer A interrupt enable

- 0 Disables timer A interrupt requests
- 1 Enables timer A interrupt requests

Rev. 6.00 Aug 04, 2006 pag REJ09

				Asynchronous event counter interrupt e
				0 Disables asynchronous event counter interrupt requests
				1 Enables asynchronous event counter interrupt requests
				Timer C interrupt enable
				0 Disables timer C interrupt requests
				1 Enables timer C interrupt requests
				Timer FL interrupt enable
				0 Disables timer FL interrupt requests
				1 Enables timer FL interrupt requests
				Timer FH interrupt enable
				0 Disables timer FH interrupt requests
				1 Enables timer FH interrupt requests
			I	
				ner G interrupt enable
			0	Disables timer G interrupt requests
			1	Enables timer G interrupt requests
		VD co	nve	erter interrupt enable
	(	) Disa	able	es A/D converter interrupt requests
	-	I Ena	ble	s A/D converter interrupt requests
	L			
Di	rec	t trans	siti	on interrupt enable
0		Disable	s d	rect transition interrupt requests

1 Enables direct transition interrupt requests

Rev. 6.00 Aug 04, 2006 page 578 of 626 REJ09B0144-0600



#### IRQ4 to IRQ0 interrupt request flags

0	[Clearing condition] When IRRIn = 1, it is cleared by writin
1	[Setting condition] When pin IRQn is designated for inter input and the designated signal edge

#### Timer A interrupt request flag

0	[Clearing condition] When IRRTA = 1, it is cleared by writing 0
1	[Setting condition] When the timer A counter value overflows (from H'FF to H'00)

Note: \* Bits 7 and 4 to 0 can only be written with 0, for flag clearing.

Rev. 6.00 Aug 04, 2006 pag REJ0

												_					]			
													As	sy	nchronou	s eve	nt counte	er inter	rupt req	uest flag
													0		[Clearing of When IRR			ared by	y writing	0
													1		[Setting co When the			event c	ounter va	alue overflo
											<u> </u>				upt reques	st flag	1			
										0					ondition] TC = 1, it i	s clea	red by wri	ting 0		
										1	Ň	Vhe	en the	e t	ndition] timer C cou to H'00) o				0 to H'FF	-)
								Tin	ner	FL in	ite	rru	ipt re	q	uest flag					
								0		learin					it is cleare	dbyy	writing 0		]	
								1		etting					It is cleare	ubyv	vinning 0		-	
									Ŵ	hen c	ou	inte	er FL	а	nd output o mode	compa	are registe	er FL		
						Ті	 mer	FH int	errı	upt re	a	ues	st fla	a						
						0	[C	learing		nditio	n]			-						7
						1	-	etting of					s ciea		ed by writir	ig u				_
						'	Ŵ	hen co	unte	er FH	l a	nd	outp	ut	compare r 6-bit coun	registe	FH mate	ch		
															FL and Fl				mode	
				Tin	ner G	interru	pt r	equest	fla	g										
				0		aring co n IRRT				arod k	~~~	writ	ting (							
				1		ing con					Jy	wiii	ung			-				
					Whe		MIG	pin is					TMI	G	input and					
		A/D		ortor	intor	rupt re	~	ot flog												
			[Clea				que	st nag							7					
						1, it is o	clea	red by	writi	ing 0					_					
		1		n the	A/D c	n] onverte	er co	mplete	s co	onver	sic	on a	and							
		Ш	ADSF																	
Dir			ion in conditi		pt ree	quest f	lag					٦								
					s clea	red by	writi	ng 0												
1	[Settin When	ng co na Sl	nditio	n] instru	uction	is exec	ute	d while	DT	ON is	5									
	set to	1, ai	nd a d	irect	transi	tion is r	nad	e												

Note: \* Bits 7, 6 and 4 to 0 can only be written with 0, for flag clearing.

# Rev. 6.00 Aug 04, 2006 page 580 of 626 REJ09B0144-0600



#### Wakeup interrupt request register

 Clearing condition] When IWPFn = 1, it is cleared by writing 0
 [Setting condition] When pin WKPn is designated for wakeup input a falling edge is input at that pin

(

Note: \* All bits can only be written with 0, for flag clearing.

Rev. 6.00 Aug 04, 2006 pag REJ09

						_						
						[						
							Tir	mer A	A modu	le star	ndby	mode co
							0	Tim	er A is s	set to r	nodul	e standb
							1	Tim	er A mo	dule s	tandb	y mode i
						Tir			le stanc	-		
						0						lby mode
						1	Timer	Cm	odule sta	andby	mode	e is clear
					Tin	ner F mo	dule sta	andb	v mode	contr	ol	
					0				dule sta			
					1				ndby mo			
						1		0 0101				<u> </u>
			-			errupt en						
					er G	is set to r	nodule	stand	lby mod	е		
				1 Tim	er G	module s	tandby	mode	e is clea	red		
		A/	D con	verter n	nodu	le stand	by mod	le coi	ntrol			
		0				et to mod	-					
		1				dule stan				_		
	SC	13-2 moo	Jule st	andby	mode	e contro		_				
	0	SCI3-2	is set t	to modu	le sta	andby mo	de					
	1	SCI3-2	modul	e stand	by mo	ode is cle	ared					
S	CI3-1 mo	dule sta	ndby n	node co	ontro	I						
0	SCI3-1	is set to	modul	e standt	by mo	ode						
1		module			-							

Rev. 6.00 Aug 04, 2006 page 582 of 626 REJ09B0144-0600



		LCD module standby mode con
		0 LCD is set to module standby
		1 LCD module standby mode is
	PWM n	nodule standby mode control
	0 PV	VM is set to module standby mode
	1 PV	VM module standby mode is cleared
w	DT module s	standby mode control
0	WDT is se	et to module standby mode
1	WDT mod	ule standby mode is cleared
Asynchrono	ous event co	ounter module standby mode con

1 Asynchronous event counter module standby mode is cle

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure C.1 (a) Port 1 Block Diagram (Pins P17 to P14)

Rev. 6.00 Aug 04, 2006 page 584 of 626 REJ09B0144-0600




Figure C.1 (b) Port 1 Block Diagram (Pin P1<sub>3</sub>)






Figure C.1 (c) Port 1 Block Diagram (Pin P1<sub>2</sub>, P1<sub>1</sub>)

Rev. 6.00 Aug 04, 2006 page 586 of 626 REJ09B0144-0600






Figure C.1 (d) Port 1 Block Diagram (Pin P1<sub>0</sub>)




Figure C.2 (a) Port 3 Block Diagram (Pin P3<sub>7</sub> to P3<sub>6</sub>)

Rev. 6.00 Aug 04, 2006 page 588 of 626 REJ09B0144-0600






Figure C.2 (b) Port 3 Block Diagram (Pin P3<sub>5</sub>)




Figure C.2 (c) Port 3 Block Diagram (Pin P3<sub>4</sub>)

Rev. 6.00 Aug 04, 2006 page 590 of 626 REJ09B0144-0600






Figure C.2 (d) Port 3 Block Diagram (Pin P3<sub>3</sub>)




Figure C.2 (e-1) Port 3 Block Diagram (Pin P3<sub>2</sub>, H8/3827R Group and H8/3827

Rev. 6.00 Aug 04, 2006 page 592 of 626 REJ09B0144-0600






Figure C.2 (e-2) Port 3 Block Diagram (Pin P3<sub>2</sub> in the Mask ROM Version of th Group and H8/38427 Group)




Figure C.2 (e-3) Port 3 Block Diagram (Pin P3<sub>2</sub> in the F-ZTAT Version of the I Group and H8/38427 Group)

Rev. 6.00 Aug 04, 2006 page 594 of 626 REJ09B0144-0600






Figure C.2 (f-1) Port 3 Block Diagram (Pin P31, H8/3827R Group and H8/382




Figure C.2 (f-2) Port 3 Block Diagram (Pin P31, H8/38327 Group and H8/3842

Rev. 6.00 Aug 04, 2006 page 596 of 626 REJ09B0144-0600






Figure C.2 (g) Port 3 Block Diagram (Pin P3<sub>0</sub>)




Figure C.3 (a) Port 4 Block Diagram (Pin P4<sub>3</sub>)

Rev. 6.00 Aug 04, 2006 page 598 of 626 REJ09B0144-0600




Figure C.3 (b) Port 4 Block Diagram (Pin P4<sub>2</sub>)




Figure C.3 (c) Port 4 Block Diagram (Pin P4<sub>1</sub>)

Rev. 6.00 Aug 04, 2006 page 600 of 626 REJ09B0144-0600




Figure C.3 (d) Port 4 Block Diagram (Pin P4<sub>0</sub>)




Figure C.4 Port 5 Block Diagram

Rev. 6.00 Aug 04, 2006 page 602 of 626 REJ09B0144-0600






Figure C.5 Port 6 Block Diagram




Figure C.6 Port 7 Block Diagram

Rev. 6.00 Aug 04, 2006 page 604 of 626 REJ09B0144-0600






Figure C.7 Port 8 Block Diagram




Figure C.8 Port A Block Diagram

Rev. 6.00 Aug 04, 2006 page 606 of 626 REJ09B0144-0600






Figure C.9 Port B Block Diagram

P30	impedance*2			impedance*1		
P4 <sub>3</sub> to P4 <sub>0</sub>	High impedance	Retained	Retained	High impedance	Retained	Functions
P57 to P5₀	High impedance	Retained	Retained	High impedance <sup>*1</sup>	Retained	Functions
P67 to P60	High impedance	Retained	Retained	High impedance	Retained	Functions
P7 <sub>7</sub> to P7 <sub>0</sub>	High impedance	Retained	Retained	High impedance	Retained	Functions
P87 to P80	High impedance	Retained	Retained	High impedance	Retained	Functions
PA <sub>3</sub> to PA <sub>0</sub>	High impedance	Retained	Retained	High impedance	Retained	Functions
PB7 to PB0	High impedance	High impedance	High impedance	High impedance	High impedance	High impedance

Notes: 1. High level output when MOS pull-up is in on state.

 Reset output from P3<sub>2</sub> pin only (H8/3827R Group and H8/3827S Group). On-chip pull-up MOS turns on for pin P3<sub>2</sub> only (F-ZTAT Version of the H8/38 and H8/38427 Group).

Rev. 6.00 Aug 04, 2006 page 608 of 626 REJ09B0144-0400

			HD0433022RW	HD0433022R(···)W	00-pin 1
			HCD6433822R		Die
		Wide-range	HD6433822RD	HD6433822R(***)H	80-pin Q
		specification products	HD6433822RE	HD6433822R(***)F	80-pin Q
		producto	HD6433822RWI	HD6433822R(***)W	80-pin T
H8/3823R	Mask	Regular	HD6433823RH	HD6433823R(***)H	80-pin Q
	ROM versions	products	HD6433823RF	HD6433823R(***)F	80-pin Q
	Versions		HD6433823RW	HD6433823R(***)W	80-pin T
			HCD6433823R	—	Die
		Wide-range specification products	HD6433823RD	HD6433823R(***)H	80-pin Q
			HD6433823RE	HD6433823R(***)F	80-pin Q
			HD6433823RWI	HD6433823R(***)W	80-pin T
H8/3824R	Mask	Regular products	HD6433824RH	HD6433824R(***)H	80-pin Q
	ROM versions		HD6433824RF	HD6433824R(***)F	80-pin Q
			HD6433824RW	HD6433824R(***)W	80-pin T
			HCD6433824R	—	Die
		Wide-range specification products	HD6433824RD	HD6433824R(***)H	80-pin Q
			HD6433824RE	HD6433824R(***)F	80-pin Q
		producto	HD6433824RWI	HD6433824R(***)W	80-pin T
H8/3825R	Mask	Regular	HD6433825RH	HD6433825R(***)H	80-pin Q
	ROM versions	products	HD6433825RF	HD6433825R(***)F	80-pin Q
	Versions		HD6433825RW	HD6433825R(***)W	80-pin T
			HCD6433825R	_	Die
		Wide-range	HD6433825RD	HD6433825R(***)H	80-pin Q
		specification products	HD6433825RE	HD6433825R(***)F	80-pin G
		products	HD6433825RWI	HD6433825R(***)W	80-pin T



				1004330201001	1004330201( )//	oo-pin rQ
	H8/3827R	Mask	Regular	HD6433827RH	HD6433827R(***)H	80-pin QF
		ROM versions	products	HD6433827RF	HD6433827R(***)F	80-pin QF
				HD6433827RW	HD6433827R(***)W	80-pin TQ
				HCD6433827R	—	Die
			Wide-range	HD6433827RD	HD6433827R(***)H	80-pin QF
			specification products	HD6433827RE	HD6433827R(***)F	80-pin QF
			products	HD6433827RWI	HD6433827R(***)W	80-pin TQ
		ZTAT versions	Regular products	HD6473827RH	HD6473827RH	80-pin QF
				HD6473827RF	HD6473827RF	80-pin QF
				HD6473827RW	HD6473827RW	80-pin TQ
			Wide-range specification products	HD6473827RD	HD6473827RH	80-pin QF
				HD6473827RE	HD6473827RF	80-pin QF
				HD6473827RWI	HD6473827RW	80-pin TQ
H8/3827S	H8/3824S	Mask ROM versions	Regular products	HD6433824SH	HD6433824S(***)H	80-pin QF
Group				HD6433824SW	HD6433824S(***)W	80-pin TQ
				HCD6433824S	_	Die
			Wide-range	HD6433824SD	HD6433824S(***)H	80-pin QF
			specification products	HD6433824SWI	HD6433824S(***)W	80-pin TQ
	H8/3825S	Mask	Regular	HD6433825SH	HD6433825S(***)H	80-pin QF
		ROM versions	products	HD6433825SW	HD6433825S(***)W	80-pin TQ
				HCD6433825S	_	Die
			Wide-range specification products	HD6433825SD	HD6433825S(***)H	80-pin QF
				HD6433825SWI	HD6433825S(***)W	80-pin TQ

Rev. 6.00 Aug 04, 2006 page 610 of 626 REJ09B0144-0400

		versions	producto	HD6433827SW	HD6433827S(***)W	80-pin T
				HCD6433827S	_	Die
			Wide-range	HD6433827SD	HD6433827S(***)H	80-pin Q
			specification products	HD6433827SWI	HD6433827S(***)W	80-pin T
H8/38327	H8/38322	Mask	Regular	HD64338322H	38322H	80-pin Q
Group		ROM versions	products	HD64338322W	38322W	80-pin T
				HCD64338322	_	Die
			Wide-range specification products	HD64338322HW	38322H	80-pin Q
				HD64338322WW	38322W	80-pin T
	H8/38323	Mask	Regular products	HD64338323H	38323H	80-pin Q
		ROM versions		HD64338323W	38323W	80-pin T
				HCD64338323	_	Die
			Wide-range	HD64338323HW	38323H	80-pin Q
			specification products	HD64338323WW	38323W	80-pin T
	H8/38324	Mask ROM versions	Regular products	HD64338324H	38324H	80-pin Q
				HD64338324W	38324W	80-pin T
				HCD64338324	_	Die
			Wide-range	HD64338324HW	38324H	80-pin Q
			specification products	HD64338324WW	38324W	80-pin T
		F-ZTAT	Regular	HD64F38324H	F38324H	80-pin Q
		versions	products	HD64F38324W	F38324W	80-pin T
			Wide-range	HD64F38324HW	F38324H	80-pin Q
			specification products	HD64F38324WW	F38324W	80-pin T



		versions	producto	HD64338326W	38326W	80-pin TQ
				HCD64338326	—	Die
			Wide-range	HD64338326HW	38326H	80-pin QF
			specification products	HD64338326WW	38326W	80-pin TQ
	H8/38327	Mask	Regular	HD64338327H	38327H	80-pin QF
		ROM versions	products	HD64338327W	38327W	80-pin TQ
				HCD64338327	—	Die
			Wide-range specification products	HD64338327HW	38327H	80-pin QF
				HD64338327WW	38327W	80-pin TQ
		F-ZTAT	Regular	HD64F38327H	F38327H	80-pin QF
		versions	products	HD64F38327W	F38327W	80-pin TQ
				HCD64F38327	_	Die
			Wide-range specification products	HD64F38327HW	F38327H	80-pin QF
				HD64F38327WW	F38327W	80-pin TQ
H8/38427	H8/38422	Mask ROM versions	Regular products	HD64338422H	38422H	80-pin QF
Group				HD64338422W	38422W	80-pin TQ
				HCD64338422	_	Die
			Wide-range	HD64338422HW	38422H	80-pin QF
			specification products	HD64338422WW	38422W	80-pin TQ
	H8/38423	Mask	Regular	HD64338423H	38423H	80-pin QF
		ROM versions	products	HD64338423W	38423W	80-pin TQ
				HCD64338423	_	Die
			Wide-range specification products	HD64338423HW	38423H	80-pin QF
				HD64338423WW	38423W	80-pin TQ

Rev. 6.00 Aug 04, 2006 page 612 of 626 REJ09B0144-0400

Vereiene	producto	HD64F38424W	F38424W	80-pin T
	Wide-range specification products	HD64F38424HW	F38424H	80-pin G
		HD64F38424WW	F38424W	80-pin T
Mask	Regular products	HD64338425H	38425H	80-pin C
ROM versions		HD64338425W	38425W	80-pin T
		HCD64338425	—	Die
	Wide-range specification products	HD64338425HW	38425H	80-pin C
		HD64338425WW	38425W	80-pin T
Mask	Regular products	HD64338426H	38426H	80-pin G
		HD64338426W	38426W	80-pin T
Vereiene		HCD64338426	_	Die
	Wide-range specification products	HD64338426HW	38426H	80-pin C
		HD64338426WW	38426W	80-pin T
Mask	Regular products	HD64338427H	38427H	80-pin C
		HD64338427W	38427W	80-pin T
, ereiene		HCD64338427	_	Die
	Wide-range specification products	HD64338427HW	38427H	80-pin C
		HD64338427WW	38427W	80-pin T
F-ZTAT	Regular products	HD64F38427H	F38427H	80-pin C
versions		HD64F38427W	F38427W	80-pin T
		HCD64F38427	_	Die
	Wide-range specification products	HD64F38427HW	F38427H	80-pin C
		HD64F38427WW	E29427\//	80-pin T
-	ROM versions Mask ROM versions Mask ROM versions	specification productsMask ROM versionsRegular productsWide-range specification productsMask ROM versionsRegular productsWide-range specification productsMask ROM versionsRegular productsWide-range specification productsMask ROM versionsRegular productsF-ZTAT versionsRegular productsF-ZTAT versionsRegular productsWide-range specification productsF-ZTAT versionsRegular products	Wide-range specification productsHD64F38424HW HD64F38424WWMask ROM versionsRegular productsHD64338425H HD64338425WMask ROM versionsRegular productsHD64338425W HD64338425HW HD64338425HW HD64338425HW HD64338426HW HD64338426WMask ROM versionsRegular productsHD64338426H HD64338426W HCD64338426W HCD64338426WMask ROM versionsRegular productsHD64338426HW HD64338426WW HCD64338426WW HD64338426WWMask ROM versionsRegular productsHD64338427HW HD64338427WW HCD64338427WMask versionsRegular productsHD64338427HW HD64338427WWWMask versionsRegular productsHD64338427HWW HD64338427WWWF-ZTAT versionsRegular productsHD64F38427HWW HD64F38427WWWF-ZTAT versionsRegular productsHD64F38427HWW HD64F38427HWWWWide-range specification productsHD64F38427HWWWF-ZTAT versionsRegular productsHD64F38427HWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWWW	Wide-range specification productsHD64F38424HWF38424HMask ROM versionsRegular productsHD64F38424WWF38424WMask ROM versionsRegular productsHD64338425H38425WWide-range specification productsHD64338425HW38425WMask ROM versionsRegular productsHD64338426HW38425WMask ROM versionsRegular productsHD64338426H38426HMask ROM versionsRegular productsHD64338426H38426HMask ROM versionsRegular productsHD64338426HW38426HMask ROM versionsRegular productsHD64338427HW38427HMask ROM versionsRegular productsHD64338427H38427WMask versionsRegular productsHD64338427HW38427WMask versionsRegular productsHD64338427HW38427WMask versionsRegular productsHD64338427HW38427WMask versionsRegular productsHD64338427HW38427WF-ZTAT versionsRegular productsHD64F38427HWF38427HHD64F38427W HCD64F38427HF38427HHD64F38427HHD64F38427W HCD64F38427HF38427HHD64F38427HHD64F38427HWF38427HHD64F38427HWF38427HHD64F38427HWF38427HHD64F38427HWF38427HHD64F38427HWF38427HHD64F38427HWF38427HHD64F38427HWF38427HWF38427HHD64F38

Note: For mask ROM versions, (\*\*\*) is the ROM code.

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure F.1 FP-80A Package Dimensions

Rev. 6.00 Aug 04, 2006 page 614 of 626 REJ09B0144-0400




Figure F.2 FP-80B Package Dimensions




Figure F.3 TFP-80C Package Dimensions

Rev. 6.00 Aug 04, 2006 page 616 of 626 REJ09B0144-0400






Figure G.1 Chip Sectional Figure

The specifications of the chip form of the HCD6433827S, HCD6433826S, HCD643381 HCD6433824S are shown in figure G.2.




Figure G.2 Chip Sectional Figure

Rev. 6.00 Aug 04, 2006 pag REJ0




Figure G.3 Chip Sectional Figure

The specifications of the chip form of the H8/38327 Group (mask ROM version) and H Group (mask ROM version) are shown in figure G.4.




Figure G.4 Chip Sectional Figure

Rev. 6.00 Aug 04, 2006 page 618 of 626 REJ09B0144-0400




Figure H.1 Bonding Pad Form




Figure H.2 Bonding Pad Form

Rev. 6.00 Aug 04, 2006 page 620 of 626 REJ09B0144-0400






Figure H.3 Bonding Pad Form







Rev. 6.00 Aug 04, 2006 page 622 of 626 REJ09B0144-0400







Figure I.2 Specifications of Chip Tray





Rev. 6.00 Aug 04, 2006 page 624 of 626 REJ09B0144-0400





Rev. 6.00 Aug 04, 2006 page 626 of 626 REJ09B0144-0400



### Renesas 8-Bit Single-Chip Microcomputer Hardware Manual H8/3827R Group, H8/3827S Group, H8/38327 Group, H8/38427 Group

1st Edition, September, 1999		

©2006. Renesas Technology Corp., All rights reserved. Printed in Japan.

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-000



http://www.

RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: e852-2265-6888, Fax: e852-2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82- (2) 796-3115, Fax: <82- (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehs Tel: <603> 7955-930, Fax: <603> 7955-9310.

# H8/3827R Group, H8/3827S Group, H8/38327 Group, H8/38427 Group Hardware Manual



Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0144-0600

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Microprocessors - MPU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

MC68302EH20C MC7457RX1000LC MC7457RX1267LC MC7457VG1267LC A2C00010998 A A2C52004004 R5F117BCGNA#20 R5F52106BDLA#U0 R5S72690W266BG#U0 ADJ3400IAA5DOE MPC8245TVV266D MPC8245TZU300D MPC8260ACVVMHBB MPC8323ECVRAFDCA MPC8323VRADDCA MPC8536ECVJAVLA BOXNUC5PGYH0AJ 20-668-0024 P1010NSN5DFB P2010NSN2MHC P2020NXE2HHC P5020NSE7QMB P5020NSE7TNB P5020NSE7VNB LS1020ASN7KQB LS1020AXN7HNB LS1020AXN7KQB A2C00010729 A A2C00039344 T1022NSE7MQB T1022NXN7PQB T1023NSE7MQA T1024NXE7PQA T1042NSE7MQB T1042NSN7MQB T1042NXN7WQB T2080NSE8TTB T2080NSN8PTB T2080NXE8TTB T2081NXN8TTB R5F101AFASP#V0 MC68302CEH20C TS68040MF33A MPC8260ACVVMIBB MPC8280CZUUPEA MPC8313ECVRAFFC MPC8313ECVRAGDC MPC8313EVRADDC MPC8313EVRAFFC MPC8313VRADDC