

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

H8/3827R Group, H8/3827S Group, H8/38327 Group, H8/38427 Group

Hardware Manual

Renesas 8-Bit Single-Chip Microcomputer H8 Family/H8/300L Super Low Power Series

H8/3827R Group	H8/3822R	H8/38327 Group	H8/38322
	H8/3823R		H8/38323
	H8/3824R		H8/38324
	H8/3825R		H8/38325
	H8/3826R		H8/38326
	H8/3827R		H8/38327
H8/3827S Group	H8/3824S	H8/38427 Group	H8/38422
	H8/3825S		H8/38423
	H8/3826S		H8/38424
	H8/3827S		H8/38425
			H8/38426
			H8/38427

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any rights, under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs, and algorithms represents information on products at the time of publication of these materials, and is subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss resulting from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various channels, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a critical system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for more information considering the use of a product contained herein for any specific purposes, such as apparatuses or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce these materials, in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they may not be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products listed contained therein.

an ideal configuration as a microcomputer for embedding in sophisticated control systems (ZTAT™*1), flash memory (F-ZTAT™*2), and mask ROM are available as on-chip features, enabling users to respond quickly and flexibly to changing application specifications and the demands of the transition from initial to full-fledged volume production.

- Notes:
1. ZTAT is a trademark of Renesas Technology Corp.
 2. F-ZTAT is a trademark of Renesas Technology Corp.

Intended Readership: This manual is intended for users undertaking the design of an embedded control system using the H8/3827R Group, H8/3827S Group, H8/38327 Group, H8/38427 Group. Readers using this manual require a basic knowledge of digital logic, electrical circuits, logic circuits, and microcomputers.

Purpose: The purpose of this manual is to give users an understanding of the basic functions and electrical characteristics of the H8/3827R Group, H8/3827S Group, H8/38327 Group, and H8/38427 Group. Details of execution and programming instructions can be found in the H8/300L Series Programming Manual, which should be read in conjunction with the present manual.

Using this Manual:

- For an overall understanding of the H8/3827R Group, H8/3827S Group, H8/38327 Group, and H8/38427 Group's functions
Follow the Table of Contents. This manual is broadly divided into sections on the basic control functions, peripheral functions, and electrical characteristics.
- For a detailed understanding of CPU functions
Refer to the separate publication H8/300L Series Programming Manual.
Note on bit notation: Bits are shown in high-to-low order from left to right.

Rev. 6.00 Aug 04, 2006 pa

RENESAS


4. The address area from H'F300 to H'F6FF must not be accessed under any circumstances.
5. When the on-chip emulator is used, pin P3₂ functions as an I/O pin, pins P8₅ function as input pins, and pin P8₇ functions as an output pin.
6. It is necessary to change the user board for LCD display debugging. This item applies if LCD display is not used or if the emulator is not operated in writer mode.

User Board Changes

The following changes are necessary.

- Connect pin V1 to the V_{CC} power supply. Also connect capacitors and resistors to pins V1, V2, and V3. Connect a capacitor and a resistor to pins V1, V2, and V3.
- No SEG signals are output from pins P8₅/SEG30, P8₆/SEG31, and P8₇/SEG32 when the display is unstable. In addition, a DC voltage is applied. If damage to the LCD is a concern, disconnect the above three pins from the LCD.

A connection example is shown below. Refer to the emulator user's manual for more information on other settings.



Manual Title	Document
H8/3827R Group, H8/3827S Group, H8/38327 Group, H8/38427 Group Hardware Manual	This man
H8/300L Series Programming Manual	REJ09B0

User's manuals for development tools:

Manual Title	Document
C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	REJ10B0
H8S, H8/300 Series Simulator/Debugger User's Manual	REJ10B0
High-Performance Embedded Workshop User's Manual	ADE-702
H8S, H8/300 Series High-Performance Embedded Workshop, High-Performance Debugging Interface User's Manual	ADE-702

Application Note:

Manual Title	Document
H8/300L Series Application Note	ADE-502

Rev. 6.00 Aug 04, 2006 pa



Rev. 6.00 Aug 04, 2006 page vi of xxxiv


RENESAS

or if the emulator is not operated in writer mode.

User Board Changes

The following changes are necessary.

- Connect pin V1 to the V_{CC} power supply. Also connect capacitors and resistors to pins V1, V2, and V3. Connect pin V1 to the V_{CC} power supply. Also connect capacitors and resistors to pins V1, V2, and V3. Connect pin V1 to the V_{CC} power supply. Also connect capacitors and resistors to pins V1, V2, and V3.



Note: * R and C values are intended only. They may be adjusted based on...

7. During a break, the watchdog timer continues to operate. Therefore, an internal reset is generated if an overflow occurs during the break.

1.3.2 Pin Functions 28

Table amended

Table 1.6 Pin Functions

Type	Symbol	Pin No.			Name and Functions
		FP-80A	TFP-80C	FP-80B	
System control	TEST	8	10	I/O	Test pin: This pin is reserved and cannot be used. It should be connected to V _{SS} .

8.3.1 Overview 203

Description amended

Port 3 is a 8-bit I/O port, configured as shown in figure 8-10.

In the F-ZTAT version, the on-chip pull-up MOS for pin P3₂ is turned off during the reset period. It turns on and normal operation resumes after the reset is cleared. This should be considered when making connections to external circuitry. Note that in the master F-ZTAT versions P3₂ continues to operate normally.

Rev. 6.00 Aug 04, 2006 part 10 of 10



- Notes: 1. A high-level signal is output when the MOS pull-up is in the on state.
2. Applies to H8/3827R Group and H8/3827S Group.
3. Applies to the mask ROM version of the H8/38327 Group and H8/38427 Group.
4. Applies to the F-ZTAT version of the H8/38327 Group and H8/38427 Group.

8.12.1 The Management of the Un-Use Terminal	236	<p>Description amended</p> <ul style="list-style-type: none"> If an unused pin is an output pin, handle it in one of the following ways: <ul style="list-style-type: none"> Set the output of the unused pin to high and pull up to V_{CC} with an external resistor of approximately 1 kΩ. Set the output of the unused pin to low and pull down to V_{SS} with an external resistor of approximately 1 kΩ.
C.2 Block Diagrams of Port 3 Figure C.2 (e-2) Port 3 Block Diagram (Pin P3 ₂ in the Mask ROM Version of the H8/38327 Group and H8/38427 Group)	593	Figure title amended
Figure C.2 (e-3) Port 3 Block Diagram (Pin P3 ₂ in the F-ZTAT Version of the H8/38327 Group and H8/38427 Group)	594	Newly added

Rev. 6.00 Aug 04, 2006 pa

RENESAS

1.3.2	Pin Functions
Section 2 CPU	
2.1	Overview
2.1.1	Features
2.1.2	Address Space
2.1.3	Register Configuration
2.2	Register Descriptions
2.2.1	General Registers
2.2.2	Control Registers
2.2.3	Initial Register Values
2.3	Data Formats
2.3.1	Data Formats in General Registers
2.3.2	Memory Data Formats
2.4	Addressing Modes
2.4.1	Addressing Modes
2.4.2	Effective Address Calculation
2.5	Instruction Set
2.5.1	Data Transfer Instructions
2.5.2	Arithmetic Operations
2.5.3	Logic Operations
2.5.4	Shift Operations
2.5.5	Bit Manipulations
2.5.6	Branching Instructions
2.5.7	System Control Instructions
2.5.8	Block Data Transfer Instruction
2.6	Basic Operational Timing
2.6.1	Access to On-Chip Memory (RAM, ROM)
2.6.2	Access to On-Chip Peripheral Modules
2.7	CPU States
2.7.1	Overview
2.7.2	Program Execution State

Rev. 6.00 Aug 04, 2006 pa



Section 3	Exception Handling	
3.1	Overview	
3.2	Reset	
3.2.1	Overview	
3.2.2	Reset Sequence	
3.2.3	Interrupt Immediately after Reset	
3.3	Interrupts	
3.3.1	Overview	
3.3.2	Interrupt Control Registers	
3.3.3	External Interrupts	
3.3.4	Internal Interrupts	
3.3.5	Interrupt Operations	
3.3.6	Interrupt Response Time	
3.4	Application Notes	
3.4.1	Notes on Stack Area Use	
3.4.2	Notes on Rewriting Port Mode Registers	
3.4.3	Method for Clearing Interrupt Request Flags	
Section 4	Clock Pulse Generators	
4.1	Overview	
4.1.1	Block Diagram	
4.1.2	System Clock and Subclock	
4.2	System Clock Generator	
4.3	Subclock Generator	
4.4	Prescalers	
4.5	Note on Oscillators	
4.5.1	Definition of Oscillation Stabilization Wait Time	
4.5.2	Notes on Use of Crystal Oscillator Element (Excluding Ceramic Oscillator Element)	

	5.3.1	Transition to Standby Mode.....
	5.3.2	Clearing Standby Mode.....
	5.3.3	Oscillator Settling Time after Standby Mode is Cleared.....
	5.3.4	Standby Mode Transition and Pin States.....
	5.3.5	Notes on External Input Signal Changes before/after Standby Mode.....
5.4		Watch Mode.....
	5.4.1	Transition to Watch Mode.....
	5.4.2	Clearing Watch Mode.....
	5.4.3	Oscillator Settling Time after Watch Mode is Cleared.....
	5.4.4	Notes on External Input Signal Changes before/after Watch Mode.....
5.5		Subsleep Mode.....
	5.5.1	Transition to Subsleep Mode.....
	5.5.2	Clearing Subsleep Mode.....
5.6		Subactive Mode.....
	5.6.1	Transition to Subactive Mode.....
	5.6.2	Clearing Subactive Mode.....
	5.6.3	Operating Frequency in Subactive Mode.....
5.7		Active (Medium-Speed) Mode.....
	5.7.1	Transition to Active (Medium-Speed) Mode.....
	5.7.2	Clearing Active (Medium-Speed) Mode.....
	5.7.3	Operating Frequency in Active (Medium-Speed) Mode.....
5.8		Direct Transfer.....
	5.8.1	Overview of Direct Transfer.....
	5.8.2	Direct Transition Times.....
	5.8.3	Notes on External Input Signal Changes before/after Direct Transition.....
5.9		Module Standby Mode.....
	5.9.1	Setting Module Standby Mode.....
	5.9.2	Clearing Module Standby Mode.....
	5.9.3	Usage Note.....

Section 6 ROM.....

6.1		Overview.....
-----	--	---------------

6.5	Flash Memory Overview.....
6.5.1	Features.....
6.5.2	Block Diagram.....
6.5.3	Block Configuration.....
6.5.4	Register Configuration.....
6.6	Descriptions of Registers of the Flash Memory.....
6.6.1	Flash Memory Control Register 1 (FLMCR1).....
6.6.2	Flash Memory Control Register 2 (FLMCR2).....
6.6.3	Erase Block Register (EBR).....
6.6.4	Flash Memory Power Control Register (FLPWCR).....
6.6.5	Flash Memory Enable Register (FENR).....
6.7	On-Board Programming Modes.....
6.7.1	Boot Mode.....
6.7.2	Programming/Erasing in User Program Mode.....
6.8	Flash Memory Programming/Erasing.....
6.8.1	Program/Program-Verify.....
6.8.2	Erase/Erase-Verify.....
6.8.3	Interrupt Handling when Programming/Erasing Flash Memory.....
6.9	Program/Erase Protection.....
6.9.1	Hardware Protection.....
6.9.2	Software Protection.....
6.9.3	Error Protection.....
6.10	Programmer Mode.....
6.10.1	Socket Adapter.....
6.10.2	Programmer Mode Commands.....
6.10.3	Memory Read Mode.....
6.10.4	Auto-Program Mode.....
6.10.5	Auto-Erase Mode.....
6.10.6	Status Read Mode.....
6.10.7	Status Polling.....
6.10.8	Programmer Mode Transition Time.....
6.10.9	Notes on Memory Programming.....

8.2	Port 1	8.2.1	Overview
		8.2.2	Register Configuration and Description
		8.2.3	Pin Functions
		8.2.4	Pin States
		8.2.5	MOS Input Pull-Up
8.3	Port 3	8.3.1	Overview
		8.3.2	Register Configuration and Description
		8.3.3	Pin Functions
		8.3.4	Pin States
		8.3.5	MOS Input Pull-Up
8.4	Port 4	8.4.1	Overview
		8.4.2	Register Configuration and Description
		8.4.3	Pin Functions
		8.4.4	Pin States
8.5	Port 5	8.5.1	Overview
		8.5.2	Register Configuration and Description
		8.5.3	Pin Functions
		8.5.4	Pin States
		8.5.5	MOS Input Pull-Up
8.6	Port 6	8.6.1	Overview
		8.6.2	Register Configuration and Description
		8.6.3	Pin Functions
		8.6.4	Pin States
		8.6.5	MOS Input Pull-Up
8.7	Port 7	8.7.1	Overview
		8.7.2	Register Configuration and Description

	8.9.1	Overview.....
	8.9.2	Register Configuration and Description.....
	8.9.3	Pin Functions
	8.9.4	Pin States.....
8.10		Port B.....
	8.10.1	Overview.....
	8.10.2	Register Configuration and Description.....
8.11		Input/Output Data Inversion Function
	8.11.1	Overview.....
	8.11.2	Register Configuration and Descriptions
	8.11.3	Note on Modification of Serial Port Control Register
8.12		Application Note.....
	8.12.1	The Management of the Un-Use Terminal
	Section 9	Timers.....
9.1		Overview.....
9.2		Timer A.....
	9.2.1	Overview.....
	9.2.2	Register Descriptions
	9.2.3	Timer Operation.....
	9.2.4	Timer A Operation States
	9.2.5	Application Note.....
9.3		Timer C.....
	9.3.1	Overview.....
	9.3.2	Register Descriptions
	9.3.3	Timer Operation.....
	9.3.4	Timer C Operation States.....
	9.3.5	Usage Note.....
9.4		Timer F.....
	9.4.1	Overview.....
	9.4.2	Register Descriptions
	9.4.3	CPU Interface.....

	9.5.6	Timer G Application Example
9.6		Watchdog Timer
	9.6.1	Overview
	9.6.2	Register Descriptions
	9.6.3	Timer Operation
	9.6.4	Watchdog Timer Operation States
9.7		Asynchronous Event Counter (AEC)
	9.7.1	Overview
	9.7.2	Register Descriptions
	9.7.3	Operation
	9.7.4	Asynchronous Event Counter Operation Modes
	9.7.5	Application Notes

Section 10 Serial Communication Interface

10.1		Overview
	10.1.1	Features
	10.1.2	Block Diagram
	10.1.3	Pin Configuration
	10.1.4	Register Configuration
10.2		Register Descriptions
	10.2.1	Receive Shift Register (RSR)
	10.2.2	Receive Data Register (RDR)
	10.2.3	Transmit Shift Register (TSR)
	10.2.4	Transmit Data Register (TDR)
	10.2.5	Serial Mode Register (SMR)
	10.2.6	Serial Control Register 3 (SCR3)
	10.2.7	Serial Status Register (SSR)
	10.2.8	Bit Rate Register (BRR)
	10.2.9	Clock Stop Register 1 (CKSTPR1)
	10.2.10	Serial Port Control Register (SPCR)
10.3		Operation
	10.3.1	Overview

11.1.1	Features.....
11.1.2	Block Diagram.....
11.1.3	Pin Configuration.....
11.1.4	Register Configuration.....
11.2	Register Descriptions.....
11.2.1	PWM Control Register (PWCR).....
11.2.2	PWM Data Registers U and L (PWDRU, PWDRL).....
11.2.3	Clock Stop Register 2 (CKSTPR2).....
11.3	Operation.....
11.3.1	Operation.....
11.3.2	PWM Operation Modes.....
Section 12 A/D Converter.....	
12.1	Overview.....
12.1.1	Features.....
12.1.2	Block Diagram.....
12.1.3	Pin Configuration.....
12.1.4	Register Configuration.....
12.2	Register Descriptions.....
12.2.1	A/D Result Registers (ADRRH, ADDRRL).....
12.2.2	A/D Mode Register (AMR).....
12.2.3	A/D Start Register (ADSR).....
12.2.4	Clock Stop Register 1 (CKSTPR1).....
12.3	Operation.....
12.3.1	A/D Conversion Operation.....
12.3.2	Start of A/D Conversion by External Trigger Input.....
12.3.3	A/D Converter Operation Modes.....
12.4	Interrupts.....
12.5	Typical Use.....
12.6	Application Notes.....
12.6.1	Application Notes.....
12.6.2	Permissible Signal Source Impedance.....

13.2	Register Descriptions
13.2.1	LCD Port Control Register (LPCR)
13.2.2	LCD Control Register (LCR)
13.2.3	LCD Control Register 2 (LCR2)
13.2.4	Clock Stop Register 2 (CKSTPR2)
13.3	Operation
13.3.1	Settings Up to LCD Display
13.3.2	Relationship between LCD RAM and Display
13.3.3	Luminance Adjustment Function (V ₀ Pin)
13.3.4	Low-Power-Consumption LCD Drive System
13.3.5	Operation in Power-Down Modes
13.3.6	Boosting the LCD Drive Power Supply
13.3.7	Connection to HD66100

Section 14 Power Supply Circuit

14.1	Overview
14.2	When Using Internal Power Supply Step-Down Circuit
14.3	When Not Using Internal Power Supply Step-Down Circuit
14.4	H8/3827S Group
14.5	Notes on Switching from the H8/3827R to the H8/38327 or H8/38427

Section 15 Electrical Characteristics

15.1	H8/3827R Group Absolute Maximum Ratings (Regular Specifications)
15.2	H8/3827R Group Electrical Characteristics (Regular Specifications)
15.2.1	Power Supply Voltage and Operating Range
15.2.2	DC Characteristics
15.2.3	AC Characteristics
15.2.4	A/D Converter Characteristics
15.2.5	LCD Characteristics
15.3	H8/3827R Group Absolute Maximum Ratings (Wide-Range Specification)
15.4	H8/3827R Group Electrical Characteristics (Wide-Range Specification)
15.4.1	Power Supply Voltage and Operating Range

Rev. 6.00 Aug 04, 2006 pag

RENESAS

15.6.3	AC Characteristics
15.6.4	A/D Converter Characteristics
15.6.5	LCD Characteristics
15.7	Absolute Maximum Ratings of H8/38327 Group and H8/38427 Group
15.8	Electrical Characteristics of H8/38327 Group and H8/38427 Group
15.8.1	Power Supply Voltage and Operating Ranges
15.8.2	DC Characteristics
15.8.3	AC Characteristics
15.8.4	A/D Converter Characteristics
15.8.5	LCD Characteristics
15.8.6	Flash Memory Characteristics
15.9	Operation Timing
15.10	Output Load Circuit
15.11	Resonator
15.12	Usage Note

Appendix A CPU Instruction Set

A.1	Instructions
A.2	Operation Code Map
A.3	Number of Execution States

Appendix B Internal I/O Registers

B.1	Addresses
B.2	Functions

Appendix C I/O Port Block Diagrams

C.1	Block Diagrams of Port 1
C.2	Block Diagrams of Port 3
C.3	Block Diagrams of Port 4
C.4	Block Diagram of Port 5
C.5	Block Diagram of Port 6
C.6	Block Diagram of Port 7

Appendix F Package Dimensions
Appendix G Specifications of Chip Form
Appendix H Form of Bonding Pads
Appendix I Specifications of Chip Tray.....

Figure 1.4	Bonding Pad Location Diagram of H8/3827R Group (Mask ROM Version) (Top View).....
Figure 1.5	Bonding Pad Location Diagram of H8/3827S Group (Mask ROM Version) (Top View).....
Figure 1.6	Bonding Pad Location Diagram of HCD64F38327 and HCD64F38427 (Top View).....
Figure 1.7	Bonding Pad Location Diagram of H8/38327 Group (Mask ROM Version) and H8/38427 Group (Mask ROM Version) (Top View).....

Section 2 CPU

Figure 2.1	CPU Registers.....
Figure 2.2	Stack Pointer.....
Figure 2.3	Register Data Formats.....
Figure 2.4	Memory Data Formats.....
Figure 2.5	Data Transfer Instruction Codes.....
Figure 2.6	Arithmetic, Logic, and Shift Instruction Codes.....
Figure 2.7	Bit Manipulation Instruction Codes.....
Figure 2.8	Branching Instruction Codes.....
Figure 2.9	System Control Instruction Codes.....
Figure 2.10	Block Data Transfer Instruction Code.....
Figure 2.11	On-Chip Memory Access Cycle.....
Figure 2.12	On-Chip Peripheral Module Access Cycle (2-State Access).....
Figure 2.13	On-Chip Peripheral Module Access Cycle (3-State Access).....
Figure 2.14	CPU Operation States.....
Figure 2.15	State Transitions.....
Figure 2.16(1)	H8/3822R, H8/38322, and H8/38422 Memory Map.....
Figure 2.16(2)	H8/3823R, H8/38323, and H8/38423 Memory Map.....
Figure 2.16(3)	H8/3824R, H8/3824S, H8/38324, and H8/38424 Memory Map.....
Figure 2.16(4)	H8/3825R, H8/3825S, H8/38325, and H8/38425 Memory Map.....
Figure 2.16(5)	H8/3826R, H8/3826S, H8/38326, and H8/38426 Memory Map.....
Figure 2.16(6)	H8/3827R, H8/3827S, H8/38327, and H8/38427 Memory Map.....

Figure 3.4	Stack State after Completion of Interrupt Exception Handling.....
Figure 3.5	Interrupt Sequence
Figure 3.6	Operation when Odd Address is Set in SP.....
Figure 3.7	Port Mode Register Setting and Interrupt Request Flag Clearing Proc...

Section 4 Clock Pulse Generators

Figure 4.1	Block Diagram of Clock Pulse Generators.....
Figure 4.2	Typical Connection to Crystal Oscillator.....
Figure 4.3	Typical Connection to Ceramic Oscillator.....
Figure 4.4	Board Design of Oscillator Circuit
Figure 4.5	External Clock Input (Example)
Figure 4.6	Typical Connection to 32.768 kHz/38.4 kHz Crystal Oscillator (Subcl...
Figure 4.7	Equivalent Circuit of 32.768 kHz/38.4 kHz Crystal Oscillator.....
Figure 4.8	Pin Connection when not Using Subclock.....
Figure 4.9 (a)	Pin Connection when Inputting External Clock.....
Figure 4.9 (b)	Pin Connection when Inputting External Clock (H8/38327 Group and H8/38427 Group).....
Figure 4.10	Example of Crystal and Ceramic Oscillator Element Arrangement.....
Figure 4.11	Negative Resistance Measurement and Circuit Modification Suggesti...
Figure 4.12	Oscillation Stabilization Wait Time.....

Section 5 Power-Down Modes

Figure 5.1	Mode Transition Diagram.....
Figure 5.2	Standby Mode Transition and Pin States
Figure 5.3	External Input Signal Capture when Signal Changes before/after Standby Mode or Watch Mode

Section 6 ROM

Figure 6.1	ROM Block Diagram (H8/3824R, H8/3824S, H8/38324, and H8/38424)
Figure 6.2	Socket Adapter Pin Correspondence (with HN27C101).....
Figure 6.3	H8/3827R Memory Map in PROM Mode
Figure 6.4	High-Speed, High-Reliability Programming Flow Chart.....

Figure 6.13	Timing waveforms for Memory Read after Memory Write.....
Figure 6.14	Timing Waveforms in Transition from Memory Read Mode to Another.....
Figure 6.15	\overline{CE} and \overline{OE} Enable State Read Timing Waveforms.....
Figure 6.16	\overline{CE} and \overline{OE} Clock System Read Timing Waveforms.....
Figure 6.17	Auto-Program Mode Timing Waveforms.....
Figure 6.18	Auto-Erase Mode Timing Waveforms.....
Figure 6.19	Status Read Mode Timing Waveforms.....
Figure 6.20	Oscillation Stabilization Time, Boot Program Transfer Time, and Power-Down Sequence.....

Section 7 RAM

Figure 7.1	RAM Block Diagram (H8/3824R, H8/3824S, H8/38324, and H8/38424).....
------------	---

Section 8 I/O Ports

Figure 8.1	Port 1 Pin Configuration.....
Figure 8.2	Port 3 Pin Configuration.....
Figure 8.3	Port 4 Pin Configuration.....
Figure 8.4	Port 5 Pin Configuration.....
Figure 8.5	Port 6 Pin Configuration.....
Figure 8.6	Port 7 Pin Configuration.....
Figure 8.7	Port 8 Pin Configuration.....
Figure 8.8	Port A Pin Configuration.....
Figure 8.9	Port B Pin Configuration.....
Figure 8.10	Input/Output Data Inversion Function.....

Section 9 Timers

Figure 9.1	Block Diagram of Timer A.....
Figure 9.2	Block Diagram of Timer C.....
Figure 9.3	Block Diagram of Timer F.....
Figure 9.4	Write Access to TCR (CPU → TCF).....
Figure 9.5	Read Access to TCF (TCF → CPU).....
Figure 9.6	TMOFH/TMOFL Output Timing.....

Figure 9.14	TCG Clear Timing
Figure 9.15	Port Mode Register Manipulation and Interrupt Enable Flag Clearing Procedure
Figure 9.16	Timer G Application Example
Figure 9.17	Block Diagram of Watchdog Timer
Figure 9.18	Typical Watchdog Timer Operations (Example)
Figure 9.19	Block Diagram of Asynchronous Event Counter
Figure 9.20	Example of Software Processing when Using ECH and ECL as 16-Bit Counter
Figure 9.21	Example of Software Processing when Using ECH and ECL as 8-Bit Counters

Section 10 Serial Communication Interface

Figure 10.1	SCI3 Block Diagram
Figure 10.2 (a)	RDRF Setting and RXI Interrupt
Figure 10.2 (b)	TDRE Setting and TXI Interrupt
Figure 10.2 (c)	TEND Setting and TEI Interrupt
Figure 10.3	Data Format in Asynchronous Communication
Figure 10.4	Phase Relationship between Output Clock and Transfer Data (Asynchronous Mode) (8-bit data, parity, 2 stop bits)
Figure 10.5	Example of SCI3 Initialization Flowchart
Figure 10.6	Example of Data Transmission Flowchart (Asynchronous Mode)
Figure 10.7	Example of Operation when Transmitting in Asynchronous Mode (8-bit data, parity, 1 stop bit)
Figure 10.8	Example of Data Reception Flowchart (Asynchronous Mode)
Figure 10.9	Example of Operation when Receiving in Asynchronous Mode (8-bit data, parity, 1 stop bit)
Figure 10.10	Data Format in Synchronous Communication
Figure 10.11	Example of Data Transmission Flowchart (Synchronous Mode)
Figure 10.12	Example of Operation when Transmitting in Synchronous Mode
Figure 10.13	Example of Data Reception Flowchart (Synchronous Mode)
Figure 10.14	Example of Operation when Receiving in Synchronous Mode

Figure 10.20	Example of Operation when Receiving Using Multiprocessor Format (8-bit data, multiprocessor bit, 1 stop bit).....
Figure 10.21	Receive Data Sampling Timing in Asynchronous Mode.....
Figure 10.22	Relation between RDR Read Timing and Data

Section 11 14-Bit PWM

Figure 11.1	Block Diagram of the 14 Bit PWM
Figure 11.2	PWM Output Waveform.....

Section 12 A/D Converter

Figure 12.1	Block Diagram of the A/D Converter
Figure 12.2	External Trigger Input Timing.....
Figure 12.3	Typical A/D Converter Operation Timing.....
Figure 12.4	Flow Chart of Procedure for Using A/D Converter (Polling by Software).....
Figure 12.5	Flow Chart of Procedure for Using A/D Converter (Interrupts Used).....
Figure 12.6	Analog Input Circuit Example

Section 13 LCD Controller/Driver

Figure 13.1	Block Diagram of LCD Controller/Driver.....
Figure 13.2	Example of A Waveform with 1/2 Duty and 1/2 Bias
Figure 13.3	Handling of LCD Drive Power Supply when Using 1/2 Duty.....
Figure 13.4	Examples of LCD Power Supply Pin Connections.....
Figure 13.5	LCD RAM Map when Not Using Segment External Expansion (1/4 Duty).....
Figure 13.6	LCD RAM Map when Not Using Segment External Expansion (1/3 Duty).....
Figure 13.7	LCD RAM Map when Not Using Segment External Expansion (1/2 Duty).....
Figure 13.8	LCD RAM Map when Not Using Segment External Expansion (Static).....
Figure 13.9	LCD RAM Map when Using Segment External Expansion (SGX = "1", SGS3 to SGS0 = "0000" 1/4 Duty).....
Figure 13.10	LCD RAM Map when Using Segment External Expansion (SGX = "1", SGS3 to SGS0 = "0000" 1/3 Duty).....
Figure 13.11	LCD RAM Map when Using Segment External Expansion (SGX = "1", SGS3 to SGS0 = "0000" 1/2 Duty).....

Section 14 Power Supply Circuit

- Figure 14.1 Power Supply Connection when Internal Step-Down Circuit is Used..
- Figure 14.2 Power Supply Connection when Internal Step-Down Circuit is Not U

Section 15 Electrical Characteristics

- Figure 15.1 Clock Input Timing.....
- Figure 15.2 $\overline{\text{RES}}$ Low Width.....
- Figure 15.3 Input Timing.....
- Figure 15.4 UD Pin Minimum Modulation Width Timing.....
- Figure 15.5 SCK3 Input Clock Timing.....
- Figure 15.6 SCI3 Synchronous Mode Input/Output Timing.....
- Figure 15.7 Segment Expansion Signal Timing.....
- Figure 15.8 Output Load Condition.....
- Figure 15.9 Resonator Equivalent Circuit.....
- Figure 15.10 Resonator Equivalent Circuit.....

Appendix C I/O Port Block Diagrams

- Figure C.1 (a) Port 1 Block Diagram (Pins P1₇ to P1₄).....
- Figure C.1 (b) Port 1 Block Diagram (Pin P1₃).....
- Figure C.1 (c) Port 1 Block Diagram (Pin P1₂, P1₁).....
- Figure C.1 (d) Port 1 Block Diagram (Pin P1₀).....
- Figure C.2 (a) Port 3 Block Diagram (Pin P3₇ to P3₆).....
- Figure C.2 (b) Port 3 Block Diagram (Pin P3₅).....
- Figure C.2 (c) Port 3 Block Diagram (Pin P3₄).....
- Figure C.2 (d) Port 3 Block Diagram (Pin P3₃).....
- Figure C.2 (e-1)Port 3 Block Diagram (Pin P3₂, H8/3827R Group and H8/3827S Gro
- Figure C.2 (e-2)Port 3 Block Diagram (Pin P3₂ in the Mask ROM Version of the H8/3827R Group and H8/38427 Group).....
- Figure C.2 (e-3)Port 3 Block Diagram (Pin P3₂ in the F-ZTAT Version of the H8/3827R Group and H8/38427 Group).....
- Figure C.2 (f-1)Port 3 Block Diagram (Pin P3₁, H8/3827R Group and H8/3827S Gro

Rev. 6.00 Aug 04, 2006 page

RENESAS

Figure C.6	Port 7 Block Diagram
Figure C.7	Port 8 Block Diagram
Figure C.8	Port A Block Diagram.....
Figure C.9	Port B Block Diagram.....

Appendix F Package Dimensions

Figure F.1	FP-80A Package Dimensions.....
Figure F.2	FP-80B Package Dimensions.....
Figure F.3	TFP-80C Package Dimensions

Appendix G Specifications of Chip Form

Figure G.1	Chip Sectional Figure
Figure G.2	Chip Sectional Figure
Figure G.3	Chip Sectional Figure
Figure G.4	Chip Sectional Figure

Appendix H Form of Bonding Pads

Figure H.1	Bonding Pad Form
Figure H.2	Bonding Pad Form
Figure H.3	Bonding Pad Form

Appendix I Specifications of Chip Tray

Figure I.1	Specifications of Chip Tray
Figure I.2	Specifications of Chip Tray
Figure I.3	Specifications of Chip Tray
Figure I.4	Specifications of Chip Tray

Table 1.5	Bonding Pad Coordinates of H8/38327 Group (Mask ROM Version) and H8/38427 Group (Mask ROM Version).....
Table 1.6	Pin Functions.....
Section 2 CPU	
Table 2.1	Addressing Modes.....
Table 2.2	Effective Address Calculation.....
Table 2.3	Instruction Set.....
Table 2.4	Data Transfer Instructions.....
Table 2.5	Arithmetic Instructions.....
Table 2.6	Logic Operation Instructions.....
Table 2.7	Shift Instructions.....
Table 2.8	Bit-Manipulation Instructions.....
Table 2.9	Branching Instructions.....
Table 2.10	System Control Instructions.....
Table 2.11	Block Data Transfer Instruction.....
Table 2.12	Registers with Shared Addresses.....
Table 2.13	Registers with Write-Only Bits.....
Section 3 Exception Handling	
Table 3.1	Exception Handling Types and Priorities.....
Table 3.2	Interrupt Sources and Their Priorities.....
Table 3.3	Interrupt Control Registers.....
Table 3.4	Interrupt Wait States.....
Table 3.5	Conditions Under which Interrupt Request Flag is Set to 1.....
Section 5 Power-Down Modes	
Table 5.1	Operating Modes.....
Table 5.2	Internal State in Each Operating Mode.....
Table 5.3	System Control Registers.....
Table 5.4	Clock Frequency and Settling Time (Times are in ms).....
Table 5.5	Setting and Clearing Module Standby Mode by Clock Stop Register.....

Table 6.8	Setting Programming Modes.....
Table 6.9	Boot Mode Operation.....
Table 6.10	Oscillating Frequencies (f_{OSC}) for which Automatic Adjustment of LSI B Is Possible.....
Table 6.11	Reprogram Data Computation Table.....
Table 6.12	Additional-Program Data Computation Table
Table 6.13	Programming Time.....
Table 6.14	Command Sequence in Programmer Mode.....
Table 6.15	AC Characteristics in Transition to Memory Read Mode.....
Table 6.16	AC Characteristics in Transition from Memory Read Mode to Another M.....
Table 6.17	AC Characteristics in Memory Read Mode
Table 6.18	AC Characteristics in Auto-Program Mode
Table 6.19	AC Characteristics in Auto-Erase Mode
Table 6.20	AC Characteristics in Status Read Mode
Table 6.21	Status Read Mode Return Codes.....
Table 6.22	Status Polling Output Truth Table.....
Table 6.23	Stipulated Transition Times to Command Wait State
Table 6.24	Flash Memory Operating States

Section 8 I/O Ports

Table 8.1	Port Functions
Table 8.2	Port 1 Registers
Table 8.3	Port 1 Pin Functions
Table 8.4	Port 1 Pin States
Table 8.5	Port 3 Registers
Table 8.6	Port 3 Pin Functions
Table 8.7	Port 3 Pin States
Table 8.8	Port 4 Registers
Table 8.9	Port 4 Pin Functions
Table 8.10	Port 4 Pin States
Table 8.11	Port 5 Registers
Table 8.12	Port 5 Pin Functions

Table 8.21	Port 8 Pin Functions
Table 8.22	Port 8 Pin States
Table 8.23	Port A Registers
Table 8.24	Port A Pin Functions
Table 8.25	Port A Pin States
Table 8.26	Port B Register
Table 8.27	Register Configuration

Section 9 Timers

Table 9.1	Timer Functions
Table 9.2	Pin Configuration
Table 9.3	Timer A Registers
Table 9.4	Timer A Operation States
Table 9.5	Pin Configuration
Table 9.6	Timer C Registers.....
Table 9.7	Timer C Operation States
Table 9.8	Pin Configuration
Table 9.9	Timer F Registers
Table 9.10	Timer F Operation Modes
Table 9.11	Pin Configuration
Table 9.12	Timer G Registers
Table 9.13	Timer G Operation Modes
Table 9.14	Internal Clock Switching and TCG Operation
Table 9.15	Input Capture Input Signal Input Edges Due to Input Capture Input Pin Switching, and Conditions for Their Occurrence
Table 9.16	Input Capture Input Signal Input Edges Due to Noise Canceler Function Switching, and Conditions for Their Occurrence
Table 9.17	Watchdog Timer Registers
Table 9.18	Watchdog Timer Operation States
Table 9.19	Pin Configuration
Table 9.20	Asynchronous Event Counter Registers
Table 9.21	Asynchronous Event Counter Operation Modes

Table 10.7	Relation between f_n and Clock
Table 10.8	SMR Settings and Corresponding Data Transfer Formats
Table 10.9	SMR and SCR3 Settings and Clock Source Selection
Table 10.10	Transmit/Receive Interrupts
Table 10.11	Data Transfer Formats (Asynchronous Mode)
Table 10.12	Receive Error Detection Conditions and Receive Data Processing
Table 10.13	SCI3 Interrupt Requests
Table 10.14	SSR Status Flag States and Receive Data Transfer

Section 11 14-Bit PWM

Table 11.1	Pin Configuration
Table 11.2	Register Configuration
Table 11.3	PWM Operation Modes

Section 12 A/D Converter

Table 12.1	Pin Configuration
Table 12.2	Register Configuration
Table 12.3	A/D Converter Operation Modes

Section 13 LCD Controller/Driver

Table 13.1	Pin Configuration
Table 13.2	LCD Controller/Driver Registers
Table 13.3	Output Levels
Table 13.4	Power-Down Modes and Display Operation

Section 15 Electrical Characteristics

Table 15.1	Absolute Maximum Ratings
Table 15.2	DC Characteristics
Table 15.3	Control Signal Timing
Table 15.4	Serial Interface (SCI3-1, SCI3-2) Timing
Table 15.5	A/D Converter Characteristics
Table 15.6	LCD Characteristics

Table 15.15	Absolute Maximum Ratings.....
Table 15.16	DC Characteristics.....
Table 15.17	Control Signal Timing.....
Table 15.18	Serial Interface (SCI3-1, SCI3-2) Timing.....
Table 15.19	A/D Converter Characteristics.....
Table 15.20	LCD Characteristics.....
Table 15.21	AC Characteristics for External Segment Expansion.....
Table 15.22	Absolute Maximum Ratings.....
Table 15.23	DC Characteristics.....
Table 15.24	Control Signal Timing.....
Table 15.25	Serial Interface (SCI3) Timing.....
Table 15.26	A/D Converter Characteristics.....
Table 15.27	LCD Characteristics.....
Table 15.28	Flash Memory Characteristics.....

Appendix A CPU Instruction Set

Table A.1	Instruction Set.....
Table A.2	Operation Code Map.....
Table A.3	Number of Cycles in Each Instruction.....
Table A.4	Number of Cycles in Each Instruction.....

Appendix D Port States in the Different Processing States

Table D.1	Port States Overview.....
-----------	---------------------------

Appendix E List of Product Codes

Table E.1	H8/3827R Group, H8/3827S Group, and H8/38327 Group Product Code Lineup.....
-----------	---



... and the H8/3827R Group, H8/3827S Group, H8/38327 Group, H8/38427 Group comprise single-chip microcomputers equipped with an LCD (liquid display) controller/driver. Other on-chip peripheral functions include six timers, a 14-bit width modulator (PWM), two serial communication interface channels, and an A/D converter. Together, these functions make the H8/3827R Group, H8/3827S Group, H8/38327 Group, H8/38427 Group ideally suited for embedded applications in systems requiring low power consumption and LCD display. Also available are models incorporating 16 Kbytes to 64 Kbytes of ROM and 1 Kbyte to 2 Kbytes of RAM on-chip.

The H8/3827R is also available in a ZTAT™*1 version with on-chip PROM which can be programmed as required by the user.

The H8/38327 and H8/38427 are available in a F-ZTAT™*2 version with on-chip flash memory that can be programmed on-board.

Table 1.1 summarizes the features of the H8/3827R Group, H8/3827S Group, H8/38327 Group, and H8/38427 Group.

Notes: 1. ZTAT (Zero Turn Around Time) is a trademark of Renesas Technology Corp.
2. F-ZTAT is a trademark of Renesas Technology Corp.

- Max. operating speed: 8 MHz
- Add/subtract: 0.25 μ s (operating at 8 MHz)
- Multiply/divide: 1.75 μ s (operating at 8 MHz)
- Can run on 32.768 kHz or 38.4 kHz subclock
- Instruction set compatible with H8/300 CPU
 - Instruction length of 2 bytes or 4 bytes
 - Basic arithmetic operations between registers
 - MOV instruction for data transfer between memory and registers
- Typical instructions
 - Multiply (8 bits \times 8 bits)
 - Divide (16 bits \div 8 bits)
 - Bit accumulator
 - Register-indirect designation of bit position

Interrupts 36 interrupt sources

- 13 external interrupt sources (IRQ₄ to IRQ₀, WKP₇ to WKP₀)
- 23 internal interrupt sources

Clock pulse generators Two on-chip clock pulse generators

- System clock pulse generator:
 - Maximum 16 MHz (H8/3827R, H8/38327, H8/38427 Group)
 - Maximum 10 MHz (H8/3827S Group)
- Subclock pulse generator: 32.768 kHz, 38.4 kHz

- Subactive mode
- Active (medium-speed) mode

Memory

Large on-chip memory

- H8/3822R, H8/38322, H8/38422:
16-Kbyte ROM, 1-Kbyte RAM
- H8/3823R, H8/38323, H8/38423:
24-Kbyte ROM, 1-Kbyte RAM
- H8/3824R, H8/3824S, H8/38324, H8/38424:
32-Kbyte ROM, 2-Kbyte RAM
- H8/3825R, H8/3825S, H8/38325, H8/38425:
40-Kbyte ROM, 2-Kbyte RAM
- H8/3826R, H8/3826S, H8/38326, H8/38426:
48-Kbyte ROM, 2-Kbyte RAM
- H8/3827R, H8/3827S, H8/38327, H8/38427:
60-Kbyte ROM, 2-Kbyte RAM

I/O ports

64 pins

- 55 I/O pins
 - 9 input pins
-

independently of the MCU's internal clocks

- Timer C: 8-bit timer
 - Count-up/down timer with selection of seven internal clock signals or event input from external pin
 - Auto-reloading
- Timer F: 16-bit timer
 - Can be used as two independent 8-bit timers
 - Count-up timer with selection of four internal clock signals or event input from external pin
 - Provision for toggle output by means of compare-match function
- Timer G: 8-bit timer
 - Count-up timer with selection of four internal clock signals or event input from external pin
 - Incorporates input capture function (built-in noise canceler)
- Watchdog timer
 - Reset signal generated by overflow of 8-bit counter

Serial communication interface	Two serial communication interface channels on chip <ul style="list-style-type: none">• SCI3-1: 8-bit synchronous/asynchronous serial interface Incorporates multiprocessor communication function• SCI3-2: 8-bit synchronous/asynchronous serial interface Incorporates multiprocessor communication function
14-bit PWM	Pulse-division PWM output for reduced ripple <ul style="list-style-type: none">• Can be used as a 14-bit D/A converter by connecting to an external low-pass filter.
A/D converter	Successive approximations using a resistance ladder <ul style="list-style-type: none">• 8-channel analog input pins• Conversion time: $31/\phi$ or $62/\phi$ per channel

HD6433827R	HD6473827R	HD64F38327	FP-80B (H8/3827R only)
HD6433827S		HD64F38427	FP-80A
HD64338327			TFP-80C
HD64338427			Die
HD6433826R	—	—	FP-80B (H8/3826R only)
HD6433826S			FP-80A
HD64338326			TFP-80C
HD64338426			Die
HD6433825R	—	—	FP-80B (H8/3825R only)
HD6433825S			FP-80A
HD64338325			TFP-80C
HD64338425			Die
HD6433824R	—	HD64F38324	FP-80B (H8/3824R only)
HD6433824S		HD64F38424	FP-80A
HD64338324			TFP-80C
HD64338424			Die (Mask ROM version only)
HD6433823R	—	—	FP-80B (H8/3823R only)
HD64338323			FP-80A
HD64338423			TFP-80C
			Die
HD6433822R	—	—	FP-80B (H8/3822R only)
HD64338322			FP-80A
HD64338422			TFP-80C
			Die

See appendix E for a list of product codes.

Note: * See section 4, Clock Pulse Generators, for the definition of ϕ and ϕ_W .





Figure 1.1(1) Block Diagram (H8/3827R Group and H8/3827S Group)



Note: When the on-chip emulator is used, pins P32, P85, P86, and P87 are reserved for use exclusively by the emulator and therefore cannot be accessed by the user.

Figure 1.1(2) Block Diagram (H8/38327 Group and H8/38427 Group)

the H8/3827S Group (mask ROM version) is shown in figure 1.5, and the bonding pad locations are given in table 1.3. The bonding pad location diagram of the HCD64F38327 and HCD64F38427 is shown in figure 1.6, and the bonding pad coordinates are given in table 1.4. The bonding pad location diagram of the H8/38327 Group (mask ROM version) and H8/38427S Group (mask ROM version) is shown in figure 1.7, and the bonding pad coordinates are given in table 1.5.




Figure 1.3 Pin Arrangement (FP-80B: Top View)




Figure 1.4 Bonding Pad Location Diagram of H8/3827R Group (Mask ROM) (Top View)

5	Vss	-2866	1156
6	OSC ₂	-2866	810
7	OSC ₁	-2866	636
8	TEST	-2866	288
9	$\overline{\text{RES}}$	-2866	116
10	P1 ₀ /TMOW	-2866	-228
11	P1 ₁ /TMOFL	-2866	-402
12	P1 ₂ /TMOFH	-2866	-576
13	P1 ₃ /TMIG	-2866	-920
14	P1 ₄ / $\overline{\text{IRQ}}_4/\overline{\text{ADTRG}}$	-2866	-1094
15	P1 ₅ / $\overline{\text{IRQ}}_1/\text{TMIC}$	-2866	-1266
16	P1 ₆ / $\overline{\text{IRQ}}_2$	-2866	-1440
17	P1 ₇ / $\overline{\text{IRQ}}_3/\text{TMIF}$	-2866	-1785
18	P3 ₀ /PWM	-2866	-1969
19	P3 ₁ /UD	-2866	-2327
20	P3 ₂ / $\overline{\text{RESO}}$	-2866	-2503
21	P3 ₃ /SCK ₃₁	-2669	-2931
22	P3 ₄ /RXD ₃₁	-2142	-2931
23	P3 ₅ /TXD ₃₁	-1971	-2931
24	P3 ₆ /AEVH	-1798	-2931
25	P3 ₇ /AEVL	-1624	-2931
26	CVcc	-1413	-2931
27	Vss	-1213	-2931
28	V3	-1017	-2931
29	V2	-844	-2931

35	PA ₁ /COM2	320	-2931
36	PA ₀ /COM1	544	-2931
37	P5 ₀ $\overline{\text{WKP}}$ ₀ /SEG ₁	842	-2931
38	P5 ₁ $\overline{\text{WKP}}$ ₁ /SEG ₂	1069	-2931
39	P5 ₂ $\overline{\text{WKP}}$ ₂ /SEG ₃	2017	-2931
40	P5 ₃ $\overline{\text{WKP}}$ ₃ /SEG ₄	2648	-2931
41	P5 ₄ $\overline{\text{WKP}}$ ₄ /SEG ₅	2866	-2484
42	P5 ₅ $\overline{\text{WKP}}$ ₅ /SEG ₆	2866	-2296
43	P5 ₆ $\overline{\text{WKP}}$ ₆ /SEG ₇	2866	-2061
44	P5 ₇ $\overline{\text{WKP}}$ ₇ /SEG ₈	2866	-1846
45	P6 ₀ /SEG ₉	2866	-1430
46	P6 ₁ /SEG ₁₀	2866	-1244
47	P6 ₂ /SEG ₁₁	2866	-1056
48	P6 ₃ /SEG ₁₂	2866	-828
49	P6 ₄ /SEG ₁₃	2866	-452
50	P6 ₅ /SEG ₁₄	2866	-264
51	P6 ₆ /SEG ₁₅	2866	-76
52	P6 ₇ /SEG ₁₆	2866	112
53	P7 ₀ /SEG ₁₇	2866	528
54	P7 ₁ /SEG ₁₈	2866	756
55	P7 ₂ /SEG ₁₉	2866	944
56	P7 ₃ /SEG ₂₀	2866	1318
57	P7 ₄ /SEG ₂₁	2866	1506
58	P7 ₅ /SEG ₂₂	2866	1694
59	P7 ₆ /SEG ₂₃	2866	2070
60	P7 ₇ /SEG ₂₄	2866	2367

66	P8 ₅ /SEG ₃₀ /DO	1396	2931
67	P8 ₆ /SEG ₃₁ /CL ₂	1209	2931
68	P8 ₇ /SEG ₃₂ /CL ₁	977	2931
69	P4 ₀ /SCK ₃₂	631	2931
70	P4 ₁ /RXD ₃₂	456	2931
71	P4 ₂ /TXD ₃₂	284	2931
72	P4 ₃ /IRQ ₀	109	2931
73	AVcc	-64	2931
74	PB ₀ /AN ₀	-236	2931
75	PB ₁ /AN ₁	-409	2931
76	PB ₂ /AN ₂	-581	2931
77	PB ₃ /AN ₃	-925	2931
78	PB ₄ /AN ₄	-1268	2931
79	PB ₅ /AN ₅	-2048	2931
80	PB ₆ /AN ₆	-2658	2931

Note: * These values show the coordinates of the centers of pads. The accuracy is ± 100 μm. The home-point position is the chip's center and the center is located at half the distance between the upper and lower pads and left and right pads.




Figure 1.5 Bonding Pad Location Diagram of H8/3827S Group (Mask ROM) (Top View)

5	Vss	-1655	536
6	OSC ₂	-1655	334
7	OSC ₁	-1655	226
8	TEST	-1655	37
9	$\overline{\text{RES}}$	-1655	-48
10	P1 ₀ /TMOW	-1655	-223
11	P1 ₁ /TMOFL	-1655	-308
12	P1 ₂ /TMOFH	-1655	-393
13	P1 ₃ /TMIG	-1655	-563
14	P1 ₄ / $\overline{\text{IRQ}}_4$ / $\overline{\text{ADTRG}}$	-1655	-648
15	P1 ₅ / $\overline{\text{IRQ}}_1$ /TMIC	-1655	-733
16	P1 ₆ / $\overline{\text{IRQ}}_2$	-1655	-818
17	P1 ₇ / $\overline{\text{IRQ}}_3$ /TMIF	-1655	-988
18	P3 ₀ /PWM	-1655	-1073
19	P3 ₁ /UD	-1655	-1243
20	P3 ₂ / $\overline{\text{RESO}}$	-1655	-1480
21	P3 ₃ /SCK31	-1357	-1605
22	P3 ₄ /RXD31	-1178	-1605
23	P3 ₅ /TXD31	-1093	-1605
24	P3 ₆ /AEVH	-992	-1605
25	P3 ₇ /AEVL	-906	-1605
26	Vcc	-821	-1605
27	Vss	-736	-1605
28	V3	-651	-1605
29	V2	-566	-1605

35	PA ₁ /COM2	64	-1605
36	PA ₀ /COM1	197	-1605
37	P5 ₀ $\overline{\text{WKP}}$ ₀ /SEG ₁	421	-1605
38	P5 ₁ $\overline{\text{WKP}}$ ₁ /SEG ₂	528	-1605
39	P5 ₂ $\overline{\text{WKP}}$ ₂ /SEG ₃	957	-1605
40	P5 ₃ $\overline{\text{WKP}}$ ₃ /SEG ₄	1154	-1605
41	P5 ₄ $\overline{\text{WKP}}$ ₄ /SEG ₅	1655	-1527
42	P5 ₅ $\overline{\text{WKP}}$ ₅ /SEG ₆	1655	-1294
43	P5 ₆ $\overline{\text{WKP}}$ ₆ /SEG ₇	1655	-1209
44	P5 ₇ $\overline{\text{WKP}}$ ₇ /SEG ₈	1655	-1117
45	P6 ₀ /SEG ₉	1655	-903
46	P6 ₁ /SEG ₁₀	1655	-796
47	P6 ₂ /SEG ₁₁	1655	-689
48	P6 ₃ /SEG ₁₂	1655	-559
49	P6 ₄ /SEG ₁₃	1655	-345
50	P6 ₅ /SEG ₁₄	1655	-237
51	P6 ₆ /SEG ₁₅	1655	-130
52	P6 ₇ /SEG ₁₆	1655	-23
53	P7 ₀ /SEG ₁₇	1655	191
54	P7 ₁ /SEG ₁₈	1655	317
55	P7 ₂ /SEG ₁₉	1655	424
56	P7 ₃ /SEG ₂₀	1655	639
57	P7 ₄ /SEG ₂₁	1655	746
58	P7 ₅ /SEG ₂₂	1655	853
59	P7 ₆ /SEG ₂₃	1655	1067
60	P7 ₇ /SEG ₂₄	1655	1527

66	P8 ₅ /SEG ₃₀ /DO	854	1605
67	P8 ₆ /SEG ₃₁ /CL ₂	747	1605
68	P8 ₇ /SEG ₃₂ /CL ₁	640	1605
69	P4 ₀ /SLK ₃₂	524	1605
70	P4 ₁ /RXD ₃₂	439	1605
71	P4 ₂ /TXD ₃₂	354	1605
72	P4 ₃ /IRQ ₀	269	1605
73	AVcc	101	1605
74	PB ₀ /AN ₀	16	1605
75	PB ₁ /AN ₁	-92	1605
76	PB ₂ /AN ₂	-207	1605
77	PB ₃ /AN ₃	-431	1605
78	PB ₄ /AN ₄	-655	1605
79	PB ₅ /AN ₅	-1103	1605
80	PB ₆ /AN ₆	-1290	1605

Note: * These values show the coordinates of the centers of pads. The accuracy is ±0.1mm. The home-point position is the chip's center and the center is located at half the distance between the upper and lower pads and left and right pads.




Figure 1.6 Bonding Pad Location Diagram of HCD64F38327 and HCD64F38327 (Top View)

5	Vss	-2056	1158
6	Vss	-2056	1062
7	OSC ₂	-2056	533
8	OSC ₁	-2056	431
9	TEST	-2056	329
10	$\overline{\text{RES}}$	-2056	-66
11	P1 ₀ /TMOW	-2056	-244
12	P1 ₁ /TMOFL	-2056	-402
13	P1 ₂ /TMOFH	-2056	-574
14	P1 ₃ /TMIG	-2056	-747
15	P1 ₄ / $\overline{\text{IRQ}}_4$ /ADTRG	-2056	-919
16	P1 ₅ / $\overline{\text{IRQ}}_1$ /TMIC	-2056	-1091
17	P1 ₆ / $\overline{\text{IRQ}}_2$	-2056	-1263
18	P1 ₇ / $\overline{\text{IRQ}}_3$ /TMIF	-2056	-1349
19	P3 ₀ /PWM	-2056	-1521
20	P3 ₁ /UD/EXCL	-2056	-1607
21	P3 ₂	-2056	-1779
22	P3 ₃ /SCK ₃₁	-1530	-2295
23	P3 ₄ /RXD ₃₁	-1382	-2295
24	P3 ₅ /TXD ₃₁	-1280	-2295
25	P3 ₆ /AEVH	-1178	-2295
26	P3 ₇ /AEVL	-1076	-2295
27	CVcc	-896	-2295
28	Vss	-710	-2295
29	V3	-584	-2295
30	V2	-483	-2295

36	PA ₁ /COM2	441	-2295
37	PA ₀ /COM1	604	-2295
38	P5 ₀ /WKP ₀ /SEG ₁	883	-2295
39	P5 ₁ /WKP ₁ /SEG ₂	1022	-2295
40	P5 ₂ /WKP ₂ /SEG ₃	1302	-2295
41	P5 ₃ /WKP ₃ /SEG ₄	1530	-2295
42	P5 ₄ /WKP ₄ /SEG ₅	2056	-1955
43	P5 ₅ /WKP ₅ /SEG ₆	2056	-1830
44	P5 ₆ /WKP ₆ /SEG ₇	2056	-1651
45	P5 ₇ /WKP ₇ /SEG ₈	2056	-1481
46	P6 ₀ /SEG ₉	2056	-1111
47	P6 ₁ /SEG ₁₀	2056	-879
48	P6 ₂ /SEG ₁₁	2056	-671
49	P6 ₃ /SEG ₁₂	2056	-505
50	P6 ₄ /SEG ₁₃	2056	-255
51	P6 ₅ /SEG ₁₄	2056	-130
52	P6 ₆ /SEG ₁₅	2056	-6
53	P6 ₇ /SEG ₁₆	2056	119
54	P7 ₀ /SEG ₁₇	2056	457
55	P7 ₁ /SEG ₁₈	2056	660
56	P7 ₂ /SEG ₁₉	2056	784
57	P7 ₃ /SEG ₂₀	2056	1034
58	P7 ₄ /SEG ₂₁	2056	1159
59	P7 ₅ /SEG ₂₂	2056	1378
60	P7 ₆ /SEG ₂₃	2056	1627
61	P7 ₇ /SEG ₂₄	2056	1840

67	P8 ₅ /SEG ₃₀	901	2295
68	P8 ₆ /SEG ₃₁	728	2295
69	P8 ₇ /SEG ₃₂	603	2295
70	P4 ₀ /SCK ₃₂	451	2295
71	P4 ₁ /RXD ₃₂	350	2295
72	P4 ₂ /TXD ₃₂	175	2295
73	P4 ₃ /IRQ ₀	73	2295
74	AVcc	-155	2295
75	PB ₀ /AN ₀	-290	2295
76	PB ₁ /AN ₁	-440	2295
77	PB ₂ /AN ₂	-695	2295
78	PB ₃ /AN ₃	-801	2295
79	PB ₄ /AN ₄	-996	2295
80	PB ₅ /AN ₅	-1419	2295
81	PB ₆ /AN ₆	-1530	2295

Note: * These values show the coordinates of the centers of pads. The accuracy is ±0.1mm. The home-point position is the chip's center and the center is located at half the distance between the upper and lower pads and left and right pads. Pad numbers 5, 6, 7, 8, and 9 are power supply (Vss) pads and must be connected. They should not be left floating. Pad number 9 (TEST) must be connected to the Vss position. The device will not operate properly if the pads are not connected as indicated.




Figure 1.7 Bonding Pad Location Diagram of H8/38327 Group (Mask ROM Version) and H8/38427 Group (Mask ROM Version) (Top View)

4	X ₂	-1605	843
5	V _{SS}	-1605	619
6	OSC ₂	-1605	503
7	OSC ₁	-1605	405
8	TEST	-1605	299
9	$\overline{\text{RES}}$	-1605	201
10	P1 ₀ /TMOW	-1605	-185
11	P1 ₁ /TMOFL	-1605	-283
12	P1 ₂ /TMOFH	-1605	-382
13	P1 ₃ /TMIG	-1605	-480
14	P1 ₄ / $\overline{\text{IRQ}}_4/\overline{\text{ADTRG}}$	-1605	-578
15	P1 ₅ / $\overline{\text{IRQ}}_1/\text{TMIC}$	-1605	-676
16	P1 ₆ / $\overline{\text{IRQ}}_2$	-1605	-775
17	P1 ₇ / $\overline{\text{IRQ}}_3/\text{TMIF}$	-1605	-873
18	P3 ₀ /PWM	-1605	-971
19	P3 ₁ /UD/EXCL	-1605	-1070
20	P3 ₂	-1605	-1168
21	P3 ₃ /SCK ₃₁	-1262	-1577
22	P3 ₄ /RXD ₃₁	-1164	-1577
23	P3 ₅ /TXD ₃₁	-1066	-1577
24	P3 ₆ /AEVH	-967	-1577
25	P3 ₇ /AEVL	-869	-1577
26	CV _{CC}	-704	-1577
27	V _{SS}	-518	-1577
28	V3	-368	-1577
29	V2	-276	-1577
30	V1	-184	-1577

Rev. 6.00 Aug 04, 2006 page 24 of 626
REJ09B0144-0600

RENESAS

36	PA ₀ /COM1	611	-1577
37	P5 ₀ /WKP ₀ /SEG ₁	767	-1577
38	P5 ₁ /WKP ₁ /SEG ₂	892	-1577
39	P5 ₂ /WKP ₂ /SEG ₃	1017	-1577
40	P5 ₃ /WKP ₃ /SEG ₄	1141	-1577
41	P5 ₄ /WKP ₄ /SEG ₅	1605	-1224
42	P5 ₅ /WKP ₅ /SEG ₆	1605	-1100
43	P5 ₆ /WKP ₆ /SEG ₇	1605	-975
44	P5 ₇ /WKP ₇ /SEG ₈	1605	-850
45	P6 ₀ /SEG ₉	1605	-723
46	P6 ₁ /SEG ₁₀	1605	-598
47	P6 ₂ /SEG ₁₁	1605	-473
48	P6 ₃ /SEG ₁₂	1605	-349
49	P6 ₄ /SEG ₁₃	1605	-195
50	P6 ₅ /SEG ₁₄	1605	-70
51	P6 ₆ /SEG ₁₅	1605	55
52	P6 ₇ /SEG ₁₆	1605	179
53	P7 ₀ /SEG ₁₇	1605	336
54	P7 ₁ /SEG ₁₈	1605	460
55	P7 ₂ /SEG ₁₉	1605	585
56	P7 ₃ /SEG ₂₀	1605	710
57	P7 ₄ /SEG ₂₁	1605	835
58	P7 ₅ /SEG ₂₂	1605	959
59	P7 ₆ /SEG ₂₃	1605	1084
60	P7 ₇ /SEG ₂₄	1605	1209
61	P8 ₀ /SEG ₂₅	1130	1577

67	P8 ₆ /SEG ₃₁	382	1577
68	P8 ₇ /SEG ₃₂	257	1577
69	P4 ₀ /SCK ₃₂	-4	1577
70	P4 ₁ /RXD ₃₂	-97	1577
71	P4 ₂ /TXD ₃₂	-196	1577
72	P4 ₃ /IRQ ₀	-294	1577
73	AVcc	-470	1577
74	PB ₀ /AN ₀	-598	1577
75	PB ₁ /AN ₁	-704	1577
76	PB ₂ /AN ₂	-810	1577
77	PB ₃ /AN ₃	-916	1577
78	PB ₄ /AN ₄	-1022	1577
79	PB ₅ /AN ₅	-1128	1577
80	PB ₆ /AN ₆	-1233	1577

Note: * These values show the coordinates of the centers of pads. The accuracy is ±0.1mm. The home-point position is the chip's center and the center is located at half the distance between the upper and lower pads and left and right pads. Pad numbers 2, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100 are power supply (V_{SS}) pads and must be connected. They should not be left floating. Pad number 8 (TEST) must be connected to the V_{SS} position. The device will not operate properly if the pads are not connected as indicated.

Power source pins	V_{CC} CV_{CC}	32 26	34 28	Input	Power supply: All V_{CC} pins connected to the system power supply. See section 14, Power Supply, for details on connecting a CV_{CC} pin (V_{CC} pin in the High Voltage Group).
	V_{SS}	5 27	7 29	Input	Ground: All V_{SS} pins should be connected to the system power ground (0 V).
	AV_{CC}	73	75	Input	Analog power supply: This is the power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply.
	AV_{SS}	2	4	Input	Analog ground: This is the A/D converter ground pin. It should be connected to the system power ground (0V).
	V_0	31	33	Output	LCD power supply: These are the power supply pins for the LCD controller/driver. They incorporate a power supply split-resistance network normally used with V_0 and V_1 .
	V_1	30	32	Input	
	V_2	29	31		
	V_3	28	30		

	X ₂	4	6	Output	38.4-kHz crystal oscillator. See section 4, Clock Pulse Generators, for a typical connection diagram.
	EXCL	19	—	Input	This pin connects to a 32.768-kHz external clock. See section 4, Clock Pulse Generators, for typical connection diagram. This function is not available on the H8/38327 Group and H8/38427 Group.
System control	RES	9	11	Input	Reset: When this pin is driven low, the chip is reset
	$\overline{\text{RESO}}$	20	22	Output	Reset output: Outputs the chip reset signal. This function is not implemented in the H8/38327 Group and H8/38427 Group.
	TEST	8	10	Input	Test pin: This pin is reserved and cannot be used. It should be connected to V _{SS} .
Interrupt pins	$\overline{\text{IRQ}}_0$	72	74	Input	IRQ interrupt request 0 to 4: These are input pins for edge-sensitive external interrupts, with a selection of rising or falling edge
	$\overline{\text{IRQ}}_1$	15	17		
	$\overline{\text{IRQ}}_2$	16	18		
	$\overline{\text{IRQ}}_3$	17	19		
	$\overline{\text{IRQ}}_4$	14	16		
	$\overline{\text{WKP}}_7$ to $\overline{\text{WKP}}_0$	44 to 37	46 to 39	Input	Wakeup interrupt request 0 to 7: These are input pins for rising edge-sensitive external interrupts
Timer pins	TMOW	10	12	Output	Clock output: This is an output pin for square waveforms generated by the timer output circuit.
	AEVL	25	27	Input	Asynchronous event counter input: This is an event input pin for the asynchronous event counter
	AEVH	24	26		

	TMIF	17	19	Input	Timer F event input: This is an input pin for input to the timer.
	TMOFL	11	13	Output	Timer FL output: This is an output pin for waveforms generated by the timer output compare function.
	TMOFH	12	14	Output	Timer FH output: This is an output pin for waveforms generated by the timer output compare function.
	TMIG	13	15	Input	Timer G capture input: This is an input pin for timer G input capture.
14-bit PWM pin	PWM	18	20	Output	14-bit PWM output: This is an output pin for waveforms generated by the 14-bit PWM.
I/O ports	PB ₇ to PB ₀	1, 80 to 74	3 to 1, 80 to 76	Input	Port B: This is an 8-bit input port.
	P4 ₃	72	74	Input	Port 4 (bit 3): This is a 1-bit input port.
	P4 ₂ to P4 ₀	71 to 69	73 to 71	I/O	Port 4 (bits 2 to 0): This is a 3-bit I/O port. Input or output can be designated for each bit by means of port control register 4 (PCR4).
	PA ₃ to PA ₀	33 to 36	35 to 38	I/O	Port A: This is a 4-bit I/O port. Input or output can be designated for each bit by means of port control register 0 (PCR0).
	P1 ₇ to P1 ₀	17 to 10	19 to 12	I/O	Port 1: This is an 8-bit I/O port. Input or output can be designated for each bit by means of port control register 1 (PCR1).

accessed by the user. With the
version, pull up pin P3₂ to high
cancel a reset in the in the us

	P5 ₇ to P5 ₀	44 to 37	46 to 39	I/O	Port 5: This is an 8-bit I/O port. The output can be designated for output or input by means of port control register.
	P6 ₇ to P6 ₀	52 to 45	54 to 47	I/O	Port 6: This is an 8-bit I/O port. The output can be designated for output or input by means of port control register.
	P7 ₇ to P7 ₀	60 to 53	62 to 55	I/O	Port 7: This is an 8-bit I/O port. The output can be designated for output or input by means of port control register.
	P8 ₇ to P8 ₀	68 to 61	70 to 63	I/O	Port 8: This is an 8-bit I/O port. The output can be designated for output or input by means of port control register. When the on-chip emulator is used, P8 ₅ , P8 ₆ , and P8 ₇ are reserved and used exclusively by the emulator and cannot be accessed by the user.
Serial communication interface (SCI)	RXD ₃₁	22	24	Input	SCI3-1 receive data input: This is the SCI31 data input pin.
	TXD ₃₁	23	25	Output	SCI3-1 transmit data output: This is the SCI31 data output pin.
	SCK ₃₁	21	23	I/O	SCI3-1 clock I/O: This is the SCI31 clock I/O pin.
	RXD ₃₂	70	72	Input	SCI3-2 receive data input: This is the SCI32 data input pin.
	TXD ₃₂	71	73	Output	SCI3-2 transmit data output: This is the SCI32 data output pin.
	SCK ₃₂	69	71	I/O	SCI3-2 clock I/O: This is the SCI32 clock I/O pin.

LCD controller/ driver	COM ₄ to COM ₁	33 to 36	35 to 38	Output	LCD common output: These are the LCD common output pins.
	SEG ₃₂ to SEG ₁	68 to 37	70 to 39	Output	LCD segment output: These are the LCD segment output pins.
	CL ₁	68	70	Output	LCD latch clock: This is the output pin for the segment external expansion display data latch clock. This function is not implemented in the H8/38327 Group and H8/38427 Group.
	CL ₂	67	69	Output	LCD shift clock: This is the output pin for the segment external expansion display data shift clock. This function is not implemented in the H8/38327 Group and H8/38427 Group.
	DO	66	68	Output	LCD serial data output: This is the output pin for segment external expansion serial display data. This function is not implemented in the H8/38327 Group and H8/38427 Group.
	M	65	67	Output	LCD alternation signal: This is the output pin for the segment external expansion LCD alternation signal. This function is not implemented in the H8/38327 Group and H8/38427 Group.

2.1.1 Features

Features of the H8/300L CPU are listed below.

- General-register architecture
Sixteen 8-bit general registers, also usable as eight 16-bit general registers
- Instruction set with 55 basic instructions, including:
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct
 - Register indirect
 - Register indirect with displacement
 - Register indirect with post-increment or pre-decrement
 - Absolute address
 - Immediate
 - Program-counter relative
 - Memory indirect
- 64-Kbyte address space
- High-speed operation
 - All frequently used instructions are executed in two to four states
 - High-speed arithmetic and logic operations
 - 8- or 16-bit register-register add or subtract: $0.25 \mu\text{s}^*$
 - 8×8 -bit multiply: $1.75 \mu\text{s}^*$
 - $16 \div 8$ -bit divide: $1.75 \mu\text{s}^*$

Note: * These values are at $\phi = 8 \text{ MHz}$.
- Low-power operation modes
SLEEP instruction for transfer to low-power operation

Figure 2.1 shows the register structure of the H8/300L CPU. There are two groups of registers: general registers and control registers.




Figure 2.1 CPU Registers

When used as address registers, the general registers are accessed as 16-bit registers (16 bits).

R7 also functions as the stack pointer (SP), used implicitly by hardware in exception processing and subroutine calls. When it functions as the stack pointer, as indicated in figure 2.2, it points to the top of the stack.




Figure 2.2 Stack Pointer

2.2.2 Control Registers

The CPU control registers include a 16-bit program counter (PC) and an 8-bit condition code register (CCR).

Program Counter (PC)

This 16-bit register indicates the address of the next instruction the CPU will execute. Instructions are fetched 16 bits (1 word) at a time, so the least significant bit of the PC is always regarded as 0).

by software. For further details, see section 3.3, Interrupts.

Bit 6—User Bit (U): Can be used freely by the user.

Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and is cleared to 0 otherwise.

The H flag is used implicitly by the DAA and DAS instructions.

When the ADD.W, SUB.W, or CMP.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and is cleared to 0 otherwise.

Bit 4—User Bit (U): Can be used freely by the user.

Bit 3—Negative Flag (N): Indicates the most significant bit (sign bit) of the result of an instruction.

Bit 2—Zero Flag (Z): Set to 1 to indicate a zero result, and cleared to 0 to indicate a non-zero result.

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 otherwise.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used as follows:

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

Some instructions leave some or all of the flag bits unchanged.

should be initialized by software, by the first instruction executed after a reset.

2.3 Data Formats

The H8/300L CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-bit data.

- Bit manipulation instructions operate on 1-bit data specified as bit n in a byte operation ($n = 0, 1, 2, \dots, 7$).
- All arithmetic and logic instructions except ADDS and SUBS can operate on byte data.
- The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU ($8 \text{ bits} \times 8 \text{ bits}$) and DIVXU ($16 \text{ bits} \div 8 \text{ bits}$) instructions operate on word data.
- The DAA and DAS instructions perform decimal arithmetic adjustments on byte data in packed BCD form. Each nibble of the byte is treated as a decimal digit.




Figure 2.3 Register Data Formats




Figure 2.4 Memory Data Formats

When the stack is accessed using R7 as an address register, word access should always be performed. When the CCR is pushed on the stack, two identical copies of the CCR are pushed to make a complete word. When they are restored, the lower byte is ignored.

No.	Address Modes	Symbol
1	Register direct	Rn
2	Register indirect	@Rn
3	Register indirect with displacement	@(d:16, Rn)
4	Register indirect with post-increment Register indirect with pre-decrement	@Rn+ @-Rn
5	Absolute address	@aa:8 or @aa:16
6	Immediate	#xx:8 or #xx:16
7	Program-counter relative	@(d:8, PC)
8	Memory indirect	@@aa:8

- 1. Register Direct—Rn:** The register field of the instruction specifies an 8- or 16-bit register containing the operand.

Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits) and DIVXU (16 bits ÷ 8 bits) instructions have 16-bit operands.
- 2. Register Indirect—@Rn:** The register field of the instruction specifies a 16-bit general register containing the address of the operand in memory.
- 3. Register Indirect with Displacement—@(d:16, Rn):** The instruction has a second register field (bytes 3 and 4) containing a displacement which is added to the contents of the specified general register to obtain the operand address in memory.

This mode is used only in MOV instructions. For the MOV.W instruction, the result address must be even.

The @-Rn mode is used with MOV instructions that store register contents to memory. The register field of the instruction specifies a 16-bit general register which is multiplied by 1 or 2 to obtain the address of the operand in memory. The register retains the original value. The size of the decrement is 1 for MOV.B or 2 for MOV.W. For MOV.W, the original contents of the register must be even.

5. **Absolute Address—@aa:8 or @aa:16:** The instruction specifies the absolute address of the operand in memory.

The absolute address may be 8 bits long (@aa:8) or 16 bits long (@aa:16). The MOV.B and MOV.W manipulation instructions can use 8-bit absolute addresses. The MOV.B, MOV.W, and JSR instructions can use 16-bit absolute addresses.

For an 8-bit absolute address, the upper 8 bits are assumed to be 1 (H'FF). The address range is H'FF00 to H'FFFF (65280 to 65535).

6. **Immediate—#xx:8 or #xx:16:** The instruction contains an 8-bit operand (#xx:8) in its third byte, or a 16-bit operand (#xx:16) in its third and fourth bytes. Only MOV.W instructions contain 16-bit immediate values.

The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. The bit manipulation instructions contain 3-bit immediate data in the second or fourth byte of the instruction, specifying a bit number.

7. **Program-Counter Relative—@(d:8, PC):** This mode is used in the Bcc and BSR instructions. An 8-bit displacement in byte 2 of the instruction code is sign-extended and added to the program counter contents to generate a branch destination address. The possible branching range is -126 to +128 bytes (-63 to +64 words) from the current PC. The displacement should be an even number.

8. **Memory Indirect—@@aa:8:** This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address. The word located at that address contains the branch destination address.


2.4.2 Effective Address Calculation

Table 2.2 shows how effective addresses are calculated in each of the addressing modes.

Arithmetic and logic instructions use register direct addressing (1). The ADD.B, ADD.W, CMP.B, AND, OR, and XOR instructions can also use immediate addressing (6).

Data transfer instructions can use all addressing modes except program-counter relative memory indirect (8).

Bit manipulation instructions can use register direct (1), register indirect (2), or 8-bit absolute addressing (5) to specify the operand. Register indirect (1) (BSET, BCLR, BNOT, and instructions) or 3-bit immediate addressing (6) can be used independently to specify a bit in the operand.



No.	Addressing Mode and Instruction Format	Effective Address Calculation Method	Effective Address
5	Absolute address @aa:8 @aa:16 		
6	Immediate #xx:8 #xx:16 		Operand is
7	Program-counter relative @(d:t, PC) 		


Addressing Mode and Instruction Format

Effective Address Calculation Method

Effective

No. Instruction Format

8 Memory indirect, @aa:8



Legend:

- rm, rn: Register field
- op: Operation field
- disp: Displacement
- IMM: Immediate data
- abs: Absolute address

Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG
Logic operations	AND, OR, XOR, NOT
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST
Branch	Bcc ^{*2} , JMP, BSR, JSR, RTS
System control	RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP
Block data transfer	EEPMOV

- Notes:
1. PUSH Rn is equivalent to MOV.W Rn, @-SP.
POP Rn is equivalent to MOV.W @SP+, Rn. The same applies to the machine language.
 2. Bcc is a conditional branch instruction in which cc represents a condition code.

The following sections give a concise summary of the instructions in each category, and the bit patterns of their object code. The notation used is defined next.

N	N (negative) flag of CCR
Z	Z (zero) flag of CCR
V	V (overflow) flag of CCR
C	C (carry) flag of CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
−	Subtraction
×	Multiplication
÷	Division
^	AND logical
∨	OR logical
⊕	Exclusive OR logical
→	Move
~	Logical negation (logical complement)
:3	3-bit length
:8	8-bit length
:16	16-bit length
(), < >	Contents of operand indicated by effective address

Moves data between two general registers or between a register and memory, or moves immediate data to a general register.

The Rn, @Rn, @(d:16, Rn), @aa:16, #xx:16, @-Rn, and @Rn+ addressing modes are available for word data. The @a addressing mode is available for byte data only.

The @-R7 and @R7+ modes require word operands. The @a mode specifies byte size for these two modes.

POP	W	@SP+ → Rn Pops a 16-bit general register from the stack. Equivalent to MOV.W @SP+, Rn.
PUSH	W	Rn → @-SP Pushes a 16-bit general register onto the stack. Equivalent to MOV.W Rn, @-SP.

Note: * Size: Operand size
B: Byte
W: Word

Certain precautions are required in data access. See section 2.9.1, Notes on Data Access for details.




Figure 2.5 Data Transfer Instruction Codes

or addition on immediate data and data in a general register.
 Immediate data cannot be subtracted from data in a general register. Word data can be added or subtracted only when words are in general registers.

ADDX SUBX	B	$Rd \pm Rs \pm C \rightarrow Rd, Rd \pm \#IMM \pm C \rightarrow Rd$ Performs addition or subtraction with carry or borrow on data in two general registers, or addition or subtraction on immediate data and data in a general register.
INC DEC	B	$Rd \pm 1 \rightarrow Rd$ Increments or decrements a general register by 1.
ADDS SUBS	W	$Rd \pm 1 \rightarrow Rd, Rd \pm 2 \rightarrow Rd$ Adds or subtracts 1 or 2 to or from a general register
DAA DAS	B	Rd decimal adjust $\rightarrow Rd$ Decimal-adjusts (adjusts to 4-bit BCD) an addition or subtraction result in a general register by referring to the CCR
MULXU	B	$Rd \times Rs \rightarrow Rd$ Performs 8-bit \times 8-bit unsigned multiplication on data in two general registers, providing a 16-bit result
DIVXU	B	$Rd \div Rs \rightarrow Rd$ Performs 16-bit \div 8-bit unsigned division on data in two general registers, providing an 8-bit quotient and 8-bit remainder
CMP	B/W	$Rd - Rs, Rd - \#IMM$ Compares data in a general register with data in another general register or with immediate data, and indicates the result in the CCR. Word data can be compared only between two general registers.
NEG	B	$0 - Rd \rightarrow Rd$ Obtains the two's complement (arithmetic complement) of data in a general register

Note: * Size: Operand size

B: Byte

W: Word

		another general register or immediate data
OR	B	$Rd \vee Rs \rightarrow Rd, Rd \vee \#IMM \rightarrow Rd$ Performs a logical OR operation on a general register or immediate data
XOR	B	$Rd \oplus Rs \rightarrow Rd, Rd \oplus \#IMM \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data
NOT	B	$\sim Rd \rightarrow Rd$ Obtains the one's complement (logical complement) of register contents

Note: * Size: Operand size
B: Byte

SHLL SHLR	B	Rd shift → Rd Performs a logical shift operation on general register co
ROTL ROTR	B	Rd rotate → Rd Rotates general register contents
ROTXL ROTXR	B	Rd rotate through carry → Rd Rotates general register contents through the C (carry)

Note: * Size: Operand size
B: Byte





Figure 2.6 Arithmetic, Logic, and Shift Instruction Codes

			<p>Sets a specified bit in a general register or memory to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</p>
BCLR	B	$0 \rightarrow (\text{<bit-No.> of <EAd>})$ <p>Clears a specified bit in a general register or memory to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</p>	
BNOT	B	$\sim (\text{<bit-No.> of <EAd>}) \rightarrow (\text{<bit-No.> of <EAd>})$ <p>Inverts a specified bit in a general register or memory. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</p>	
BTST	B	$\sim (\text{<bit-No.> of <EAd>}) \rightarrow Z$ <p>Tests a specified bit in a general register or memory and clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.</p>	
BAND	B	$C \wedge (\text{<bit-No.> of <EAd>}) \rightarrow C$ <p>ANDs the C flag with a specified bit in a general register or memory, and stores the result in the C flag.</p>	
BIAND	B	$C \wedge [\sim (\text{<bit-No.> of <EAd>})] \rightarrow C$ <p>ANDs the C flag with the inverse of a specified bit in a general register or memory, and stores the result in the C flag. The bit number is specified by 3-bit immediate data.</p>	
BOR	B	$C \vee (\text{<bit-No.> of <EAd>}) \rightarrow C$ <p>ORs the C flag with a specified bit in a general register or memory, and stores the result in the C flag.</p>	
BIOR	B	$C \vee [\sim (\text{<bit-No.> of <EAd>})] \rightarrow C$ <p>ORs the C flag with the inverse of a specified bit in a general register or memory, and stores the result in the C flag. The bit number is specified by 3-bit immediate data.</p>	

BLD	B	(<bit-No.> of <EAd>) → C Copies a specified bit in a general register or memory
BILD	B	~ (<bit-No.> of <EAd>) → C Copies the inverse of a specified bit in a general register or memory to the C flag. The bit number is specified by 3-bit immediate data.
BST	B	C → (<bit-No.> of <EAd>) Copies the C flag to a specified bit in a general register or memory
BIST	B	~ C → (<bit-No.> of <EAd>) Copies the inverse of the C flag to a specified bit in a general register or memory. The bit number is specified by 3-bit immediate data.

Note: * Size: Operand size
B: Byte

Certain precautions are required in bit manipulation. See section 2.9.2, Notes on Bit Manipulation, for details.



Legend:
 op: Operation field
 rm, rn: Register field
 abs: Absolute address
 IMM: Immediate data

Figure 2.7 Bit Manipulation Instruction Codes

15	8	7	0	Operand: absolute (@a Bit No.: immediate (#
op		abs		
op		IMM	0 0 0 0	

Legend:


op: Operation field
 rm, rn: Register field
 abs: Absolute address
 IMM: Immediate data

Figure 2.7 Bit Manipulation Instruction Codes (cont)

branching conditions are given below.

Mnemonic	Description	Cond
BRA (BT)	Always (true)	Always
BRN (BF)	Never (false)	Never
BHI	High	$C \vee Z$
BLS	Low or same	$C \vee Z$
BCC (BHS)	Carry clear (high or same)	$C = 0$
BCS (BLO)	Carry set (low)	$C = 1$
BNE	Not equal	$Z = 0$
BEQ	Equal	$Z = 1$
BVC	Overflow clear	$V = 0$
BVS	Overflow set	$V = 1$
BPL	Plus	$N = 0$
BMI	Minus	$N = 1$
BGE	Greater or equal	$N \oplus V$
BLT	Less than	$N \oplus V$
BGT	Greater than	$Z \vee (N \oplus V)$
BLE	Less or equal	$Z \vee (N \oplus V)$

JMP	—	Branches unconditionally to a specified address
BSR	—	Branches to a subroutine at a specified address
JSR	—	Branches to a subroutine at a specified address
RTS	—	Returns from a subroutine



Legend:

- op: Operation field
- cc: Condition field
- rm: Register field
- disp: Displacement
- abs: Absolute address

Figure 2.8 Branching Instruction Codes

SLEEP	—	Causes a transition from active mode to a power-down mode. For details, see section 5, Power-Down Modes, for details.
LDC	B	$R_s \rightarrow CCR, \#IMM \rightarrow CCR$ Moves immediate data or general register contents to the condition code register
STC	B	$CCR \rightarrow R_d$ Copies the condition code register to a specified general register
ANDC	B	$CCR \wedge \#IMM \rightarrow CCR$ Logically ANDs the condition code register with immediate data
ORC	B	$CCR \vee \#IMM \rightarrow CCR$ Logically ORs the condition code register with immediate data
XORC	B	$CCR \oplus \#IMM \rightarrow CCR$ Logically exclusive-ORs the condition code register with immediate data
NOP	—	$PC + 2 \rightarrow PC$ Only increments the program counter

Note: * Size: Operand size
B: Byte

Legend:
op: Operation field
rn: Register field
IMM: Immediate data

Figure 2.9 System Control Instruction Codes

repeat @R5+ → @R6+
R4L -1 → R4L
until R4L = 0

else next;

Block transfer instruction. Transfers the number of data specified by R4L from locations starting at the address indicated by R5 to locations starting at the address indicated by R6. After the transfer, the next instruction is executed.

Certain precautions are required in using the EEPMOV instruction. See section 2.9.3, Use of the EEPMOV Instruction, for details.




Figure 2.10 Block Data Transfer Instruction Code

Access to on-chip memory takes place in two states. The data bus width is 16 bits, all access in byte or word size. Figure 2.11 shows the on-chip memory access cycle.




Figure 2.11 On-Chip Memory Access Cycle




Figure 2.12 On-Chip Peripheral Module Access Cycle (2-State Access)




Figure 2.13 On-Chip Peripheral Module Access Cycle (3-State Access)

2.7 CPU States

2.7.1 Overview

There are four CPU states: the reset state, program execution state, program halt state, and exception-handling state. The program execution state includes active (high-speed or speed) mode and subactive mode. In the program halt state there are a sleep (high-speed or medium-speed) mode, standby mode, watch mode, and sub-sleep mode. These states are shown in figure 2.14. Figure 2.15 shows the state transitions.




Figure 2.14 CPU Operation States




Figure 2.15 State Transitions

2.7.2 Program Execution State

In the program execution state the CPU executes program instructions in sequence.

There are three modes in this state, two active modes (high speed and medium speed) and one subactive mode. Operation is synchronized with the system clock in active mode (high speed and medium speed), and with the subclock in subactive mode. See section 5, Power-Down Modes for details on these modes.

2.7.3 Program Halt State

In the program halt state there are five modes: two sleep modes (high speed and medium speed), standby mode, watch mode, and subsleep mode. See section 5, Power-Down Modes for details on these modes.

2.7.4 Exception-Handling State

The exception-handling state is a transient state occurring when exception handling is initiated by a reset or interrupt and the CPU changes its normal processing flow. In exception handling, the PC and CCR values are saved on the stack. In exception handling by an interrupt, SP (R7) is referenced and the PC and CCR values are saved on the stack.

For details on interrupt handling, see section 3.3, Interrupts.




Figure 2.16 (1) H8/3822R, H8/38322, and H8/38422 Memory Map




Figure 2.16 (2) H8/3823R, H8/38323, and H8/38423 Memory Map




Figure 2.16 (3) H8/3824R, H8/3824S, H8/38324, and H8/38424 Memory M




Figure 2.16 (4) H8/3825R, H8/3825S, H8/38325, and H8/38425 Memory




Figure 2.16 (5) H8/3826R, H8/3826S, H8/38326, and H8/38426 Memory M




Figure 2.16 (6) H8/3827R, H8/3827S, H8/38327, and H8/38427 Memory

Data transfer from CPU to empty area:

The transferred data will be lost. This action may also cause the CPU to misoperate.

Data transfer from empty area to CPU:

Unpredictable data is transferred.

2. Access to Internal I/O Registers:

Internal data transfer to or from on-chip modules other than the ROM and RAM areas use of an 8-bit data width. If word access is attempted to these areas, the following occur.

Word access from CPU to I/O register area:

Upper byte: Will be written to I/O register.

Lower byte: Transferred data will be lost.

Word access from I/O register to CPU:

Upper byte: Will be written to upper part of CPU register.

Lower byte: Unpredictable data will be written to lower part of CPU register.

Byte size instructions should therefore be used when transferring data to or from I/O registers other than the on-chip ROM and RAM areas. Figure 2.17 shows the data size and number of states in which on-chip peripheral modules can be accessed.

H'7FFF*1	On-chip ROM				
	Not used		—	—	—
H'F740	LCD RAM (32 bytes)		○	○	2
H'F75F	Not used		—	—	—
H'F780	On-chip RAM	2048 bytes	○	○	2
H'FF7F*2	Not used		—	—	—
H'FF90	Internal I/O registers (112 bytes)		×	○	2
		H'FF98 to H'FF9F	×	○	3
			×	○	2
		H'FFA8 to H'FFAF	×	○	3
H'FFFF			×	○	2

Notes: The example of the H8/3824R and H8/3824S is shown here.

1. This address is H'3FFF in the H8/3822R (16-Kbyte on-chip ROM), H'5FFF in the H8/3823R (24-Kbyte on-chip ROM), H'9FFF in the H8/3825R and H8/3825S (40-Kbyte on-chip ROM), H'BFFF in the H8/3826R and H8/3826S (48-Kbyte on-chip ROM), and H'EDFF in the H8/3827R and H8/3827S (60-Kbyte on-chip ROM).
2. This address is H'FB7F in the H8/3822R, and H8/3823R (1024 bytes of on-chip RAM).

Figure 2.17 Data Size and Number of States for Access to and from On-Chip Peripheral Modules

1	Read	Read byte data at the designated address
2	Modify	Modify a designated bit in the read data
3	Write	Write the altered byte data to the designated address

1. Bit Manipulation in Two Registers Assigned to the Same Address

Example 1: timer load register and timer counter

Figure 2.18 shows an example in which two timer registers share the same address. When a bit manipulation instruction accesses the timer load register and timer counter of a reloadable timer, since these two registers share the same address, the following operations take place.

Order of Operation	Operation	
1	Read	Timer counter data is read (one byte)
2	Modify	The CPU modifies (sets or resets) the bit designated in the instruction
3	Write	The altered byte data is written to the timer load register

The timer counter is counting, so the value read is not necessarily the same as the value in the timer load register. As a result, bits other than the intended bit in the timer load register are modified to the timer counter value.




Figure 2.18 Timer Configuration Example

Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0

[B: BSET instruction executed]

BSET #0, @PDR3

The BSET instruction is executed designating port 3.

[C: After executing BSET]

	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1
PDR3	0	1	0	0	0	0	0

[D: Explanation of how BSET operates]

When the BSET instruction is executed, first the CPU reads port 3.

Since P3₇ and P3₆ are input pins, the CPU reads the pin states (low-level and high-level). P3₅ to P3₀ are output pins, so the CPU reads the value in PDR3. In this example PDR3 is H'80, but the value read by the CPU is H'40.

Next, the CPU sets bit 0 of the read data to 1, changing the PDR3 data to H'41. Finally, the CPU writes this value (H'41) to PDR3, completing execution of BSET.

As a result of this operation, bit 0 in PDR3 becomes 1, and P3₀ outputs a high-level signal. However, bits 7 and 6 of PDR3 end up with different values.

	P3₇	P3₆	P3₅	P3₄	P3₃	P3₂	P3₁
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0

[B: BSET instruction executed]

BSET	#0	,	@RAM0
------	----	---	-------

The BSET instruction is executed designating the RAM0 area (RAM0).

[C: After executing BSET]

MOV. B	@RAM0,	R0L
MOV. B	R0L,	@PDR3

The work area (RAM0) value is written to PDR3.

	P3₇	P3₆	P3₅	P3₄	P3₃	P3₂	P3₁
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0

[A: Prior to executing BCLR]

	P3₇	P3₆	P3₅	P3₄	P3₃	P3₂	P3₁
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0

[B: BCLR instruction executed]

BCLR	#0	,	@PCR3
------	----	---	-------

The BCLR instruction is executed designating PC

[C: After executing BCLR]

	P3₇	P3₆	P3₅	P3₄	P3₃	P3₂	P3₁
Input/output	Output	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR3	1	1	1	1	1	1	1
PDR3	1	0	0	0	0	0	0

[D: Explanation of how BCLR operates]

When the BCLR instruction is executed, first the CPU reads PCR3. Since PCR3 is a write-only register, the CPU reads a value of H'FF, even though the PCR3 value is actually H'3F.

Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE. Finally, the data (H'FE) is written to PCR3 and BCLR instruction execution ends.

As a result of this operation, bit 0 in PCR3 becomes 0, making P3₀ an input port. However, bits 5 and 6 in PCR3 change to 1, so that P3₇ and P3₆ change from input pins to output pins.

	P3₇	P3₆	P3₅	P3₄	P3₃	P3₂	P3₁
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

[B: BCLR instruction executed]

BCLR	#0	,	@RAM0
------	----	---	-------

The BCLR instruction is executed designating the work area (RAM0).

[C: After executing BCLR]

MOV. B	@RAM0,	R0L
MOV. B	R0L,	@PCR3

The work area (RAM0) value is written to PCR3.

	P3₇	P3₆	P3₅	P3₄	P3₃	P3₂	P3₁
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR3	0	0	1	1	1	1	1
PDR3	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

Port data register 3*	PDR3	H'FFD6
Port data register 4*	PDR4	H'FFD7
Port data register 5*	PDR5	H'FFD8
Port data register 6*	PDR6	H'FFD9
Port data register 7*	PDR7	H'FFDA
Port data register 8*	PDR8	H'FFDB
Port data register A*	PDRA	H'FFDD

Note: * Port data registers have the same addresses as input pins.

Table 2.13 Registers with Write-Only Bits

Register Name	Abbr.	Address
Port control register 1	PCR1	H'FFE4
Port control register 3	PCR3	H'FFE6
Port control register 4	PCR4	H'FFE7
Port control register 5	PCR5	H'FFE8
Port control register 6	PCR6	H'FFE9
Port control register 7	PCR7	H'FFEA
Port control register 8	PCR8	H'FFEB
Port control register A	PCRA	H'FFED
Timer control register F	TCRF	H'FFB6
PWM control register	PWCR	H'FFD0
PWM data register U	PWDRU	H'FFD1
PWM data register L	PWDRL	H'FFD2



- When setting R4L and R6, make sure that the final destination address ($R6 + R4L$) exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during execution of the instruction.




Table 6-1 Exception Handling Types and Priorities

Priority	Exception Source	Time of Start of Exception Handling
High	Reset	Exception handling starts as soon as the reset state
↑	Interrupt	When an interrupt is requested, exception handling
Low		execution of the present instruction or the exception progress is completed

3.2 Reset

3.2.1 Overview

A reset is the highest-priority exception. The internal state of the CPU and the registers of on-chip peripheral modules are initialized.

3.2.2 Reset Sequence

As soon as the $\overline{\text{RES}}$ pin goes low, all processing is stopped and the chip enters the reset state.

To make sure the chip is reset properly, observe the following precautions.

- At power on: Hold the $\overline{\text{RES}}$ pin low until the clock pulse generator output stabilizes.
- Resetting during operation: Hold the $\overline{\text{RES}}$ pin low for at least 10 system clock cycles.

Reset exception handling takes place as follows.

- The CPU internal state and the registers of on-chip peripheral modules are initialized. Bit 1 of the condition code register (CCR) is set to 1.
- The PC is loaded from the reset exception handling vector address (H'0000 to H'000F), from which the program starts executing from the address indicated in PC.




Figure 3.1 Reset Sequence

3.2.3 Interrupt Immediately after Reset

After a reset, if an interrupt were to be accepted before the stack pointer (SP: R7) was initialized, the PC and CCR would not be pushed onto the stack correctly, resulting in program runaway. To prevent this, immediately after reset exception handling all interrupts are masked. For the initial program instruction is always executed immediately after a reset. This instruction should initialize the stack pointer (e.g. `MOV.W #xx: 16, SP`).

The interrupts have the following features:

- Internal and external interrupts can be masked by the I bit in CCR. When the I bit is set, interrupt request flags can be set but the interrupts are not accepted.
- IRQ₄ to IRQ₀ and WKP₇ to WKP₀ can be set to either rising edge sensing or falling edge sensing.

<u>IRQ₄</u>	IRQ ₄	8	H'0010 to H'0011
<u>WKP₀</u>	WKP ₀	9	H'0012 to H'0013
<u>WKP₁</u>	WKP ₁		
<u>WKP₂</u>	WKP ₂		
<u>WKP₃</u>	WKP ₃		
<u>WKP₄</u>	WKP ₄		
<u>WKP₅</u>	WKP ₅		
<u>WKP₆</u>	WKP ₆		
<u>WKP₇</u>	WKP ₇		
Timer A	Timer A overflow	11	H'0016 to H'0017
Asynchronous counter	Asynchronous counter overflow	12	H'0018 to H'0019
Timer C	Timer C overflow or underflow	13	H'001A to H'001B
Timer FL	Timer FL compare match Timer FL overflow	14	H'001C to H'001D
Timer FH	Timer FH compare match Timer FH overflow	15	H'001E to H'001F
Timer G	Timer G input capture Timer G overflow	16	H'0020 to H'0021
SCI3-1	SCI3-1 transmit end SCI3-1 transmit data empty SCI3-1 receive data full SCI3-1 overrun error SCI3-1 framing error SCI3-1 parity error	17	H'0022 to H'0023
SCI3-2	SCI3-2 transmit end SCI3-2 transmit data empty SCI3-2 receive data full SCI3-2 overrun error SCI3-2 framing error SCI3-2 parity error	18	H'0024 to H'0025
A/D	A/D conversion end	19	H'0026 to H'0027
(SLEEP instruction executed)	Direct transfer	20	H'0028 to H'0029

Note: Vector addresses H'0002 to H'0007 and H'0014 to H'0015 are reserved and cannot be used.

Interrupt enable register 2	IENR2	R/W	H'00
Interrupt request register 1	IRR1	R/W*	H'20
Interrupt request register 2	IRR2	R/W*	H'00
Wakeup interrupt request register	IWPR	R/W*	H'00
Wakeup edge select register	WEGR	R/W	H'00

Note: * Write is enabled only for writing of 0 to clear a flag.

1. IRQ Edge Select Register (IEGR)

Bit	7	6	5	4	3	2	1
	—	—	—	IEG4	IEG3	IEG2	IEG1
Initial value	1	1	1	0	0	0	0
Read/Write	—	—	—	R/W	R/W	R/W	R/W

IEGR is an 8-bit read/write register used to designate whether pins $\overline{\text{IRQ}}_4$ to $\overline{\text{IRQ}}_0$ are set to rising edge sensing or falling edge sensing.

Bits 7 to 5: Reserved bits

Bits 7 to 5 are reserved: they are always read as 1 and cannot be modified.

Bit 4: IRQ_4 edge select (IEG4)

Bit 4 selects the input sensing of the $\overline{\text{IRQ}}_4$ pin and $\overline{\text{ADTRG}}$ pin.

Bit 4

IEG4	Description
0	Falling edge of $\overline{\text{IRQ}}_4$ and $\overline{\text{ADTRG}}$ pin input is detected
1	Rising edge of $\overline{\text{IRQ}}_4$ and $\overline{\text{ADTRG}}$ pin input is detected

Bit 2: IRQ₂ edge select (IEG2)

Bit 2 selects the input sensing of pin $\overline{\text{IRQ}}_2$.

Bit 2**IEG2****Description**

	Description	
0	Falling edge of $\overline{\text{IRQ}}_2$ pin input is detected	(i
1	Rising edge of $\overline{\text{IRQ}}_2$ pin input is detected	

Bit 1: IRQ₁ edge select (IEG1)

Bit 3 selects the input sensing of the $\overline{\text{IRQ}}_1$ pin and TMIC pin.

Bit 1**IEG1****Description**

	Description	
0	Falling edge of $\overline{\text{IRQ}}_1$ and TMIC pin input is detected	(i
1	Rising edge of $\overline{\text{IRQ}}_1$ and TMIC pin input is detected	

Bit 0: IRQ₀ edge select (IEG0)

Bit 0 selects the input sensing of pin $\overline{\text{IRQ}}_0$.

Bit 0**IEG0****Description**

	Description	
0	Falling edge of $\overline{\text{IRQ}}_0$ pin input is detected	(i
1	Rising edge of $\overline{\text{IRQ}}_0$ pin input is detected	

Bit 7: Timer A interrupt enable (IENTA)

Bit 7 enables or disables timer A overflow interrupt requests.

Bit 7**IENTA****Description**

0	Disables timer A interrupt requests
1	Enables timer A interrupt requests

Bit 6: Reserved bit

Bit 6 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Bit 5: Wakeup interrupt enable (IENWP)

Bit 5 enables or disables WKP₇ to WKP₀ interrupt requests.

Bit 5**IENWP****Description**

0	Disables WKP ₇ to WKP ₀ interrupt requests
1	Enables WKP ₇ to WKP ₀ interrupt requests

Bits 4 to 0: IRQ₄ to IRQ₀ interrupt enable (IEN4 to IEN0)

Bits 4 to 0 enable or disable IRQ₄ to IRQ₀ interrupt requests.

Bit n**IENn****Description**

0	Disables interrupt requests from pin \overline{IRQn}
1	Enables interrupt requests from pin \overline{IRQn}

Bit 7: Direct transfer interrupt enable (IENDT)

Bit 7 enables or disables direct transfer interrupt requests.

Bit 7

IENDT	Description	
0	Disables direct transfer interrupt requests	(i
1	Enables direct transfer interrupt requests	

Bit 6: A/D converter interrupt enable (IENAD)

Bit 6 enables or disables A/D converter interrupt requests.

Bit 6

IENAD	Description	
0	Disables A/D converter interrupt requests	(i
1	Enables A/D converter interrupt requests	

Bit 5: Reserved bit

Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Bit 4: Timer G interrupt enable (IENTG)

Bit 4 enables or disables timer G input capture or overflow interrupt requests.

Bit 4

IENTG	Description	
0	Disables timer G interrupt requests	(i
1	Enables timer G interrupt requests	

Bit 2: Timer FL interrupt enable (IENTFL)

Bit 2 enables or disables timer FL compare match and overflow interrupt requests.

Bit 2

IENTFL	Description
0	Disables timer FL interrupt requests
1	Enables timer FL interrupt requests

Bit 1: Timer C interrupt enable (IENTC)

Bit 1 enables or disables timer C overflow and underflow interrupt requests.

Bit 1

IENTC	Description
0	Disables timer C interrupt requests
1	Enables timer C interrupt requests

Bit 0: Asynchronous event counter interrupt enable (IENEC)

Bit 0 enables or disables asynchronous event counter interrupt requests.

Bit 0

IENEC	Description
0	Disables asynchronous event counter interrupt requests
1	Enables asynchronous event counter interrupt requests

For details of SCI3-1 and SCI3-2 interrupt control, see section 10.2.6, Serial Control I (SCR3).

IRR1 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a timer interrupt (IRQ₄ to IRQ₀) is requested. The flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to clear each flag.

Bit 7: Timer A interrupt request flag (IRRTA)

Bit 7 IRRTA	Description	
0	Clearing condition: When IRRTA = 1, it is cleared by writing 0	(i)
1	Setting condition: When the timer A counter value overflows from H'FF to H'00	

Bit 6: Reserved bit

Bit 6 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Bit 5: Reserved bit

Bit 5 is reserved; it is always read as 1 and cannot be modified.

5. Interrupt Request Register 2 (IRR2)

Bit	7	6	5	4	3	2	1
	IRRDT	IRRAD	—	IRRTG	IRRTFH	IRRTFL	IRRTC
Initial value	0	0	0	0	0	0	0
Read/Write	R/W*	R/W*	R/W	R/W*	R/W*	R/W*	R/W*

Note: * Only a write of 0 for flag clearing is possible

IRR2 is an 8-bit read/write register, in which a corresponding flag is set to 1 when a direct transfer, A/D converter, Timer G, Timer FH, Timer FC, or Timer C interrupt is requested. These flags are not cleared automatically when an interrupt is accepted. It is necessary to write 0 to each flag.

Bit 7: Direct transfer interrupt request flag (IRRDT)

Bit 7 IRRDT	Description
0	Clearing condition: When IRRDT = 1, it is cleared by writing 0
1	Setting condition: When a direct transfer is made by executing a SLEEP instruction while DSYSCR2

Bit 5: Reserved bit

Bit 5 is a readable/writable reserved bit. It is initialized to 0 by a reset.

Bit 4: Timer G interrupt request flag (IRRTG)**Bit 4****IRRTG****Description**

0	Clearing condition: When IRRTG = 1, it is cleared by writing 0	(i
1	Setting condition: When the TMIG pin is designated for TMIG input and the designated signal is detected, or when TCG overflows while OVIE is set to 1 in TMG	

Bit 3: Timer FH interrupt request flag (IRRTFH)**Bit 3****IRRTFH****Description**

0	Clearing condition: When IRRTFH = 1, it is cleared by writing 0	(i
1	Setting condition: When TCFH and OCRFH match in 8-bit timer mode, or when TCF (TCFL, TCFH) and OCRF (OCRFL, OCRFH) match in 16-bit timer mode	

Bit 1: Timer C interrupt request flag (IRRTC)

Bit 1

IRRTC

Description

0	Clearing condition: When IRRTC= 1, it is cleared by writing 0
1	Setting condition: When the timer C counter value overflows (from H'FF to H'00) or underflows (from H'00 to H'FF)

Bit 0: Asynchronous event counter interrupt request flag (IRREC)

Bit 0

IRREC

Description

0	Clearing condition: When IRREC = 1, it is cleared by writing 0
1	Setting condition: When ECH overflows in 16-bit counter mode, or ECH or ECL overflows in 32-bit counter mode

Note: Only a write of 0 for flag clearing is possible

IWPR is an 8-bit read/write register containing wakeup interrupt request flags. When \overline{WKP}_7 to \overline{WKP}_0 is designated for wakeup input and a rising or falling edge is input at the corresponding flag in IWPR is set to 1. A flag is not cleared automatically when the corresponding interrupt is accepted. Flags must be cleared by writing 0.

Bits 7 to 0: Wakeup interrupt request flags (IWPF7 to IWPF0)

Bit n IWPFn	Description
0	Clearing condition: When IWPFn= 1, it is cleared by writing 0
1	Setting condition: When pin \overline{WKP}_n is designated for wakeup input and a rising or falling edge is input at that pin

WEGR is initialized to H'00 by a reset.

Bit n: $\overline{\text{WKPn}}$ edge select (WKEGSn)

Bit n selects $\overline{\text{WKPn}}$ pin input sensing.

Bit n WKEGSn	Description
0	$\overline{\text{WKPn}}$ pin falling edge detected
1	$\overline{\text{WKPn}}$ pin rising edge detected

3.3.3 External Interrupts

There are 13 external interrupts: IRQ₄ to IRQ₀ and WKP₇ to WKP₀.

1. Interrupts WKP₇ to WKP₀

Interrupts WKP₇ to WKP₀ are requested by either rising or falling edge input to pins $\overline{\text{WKPn}}$. When these pins are designated as pins $\overline{\text{WKPn}}$ in port mode register, rising or falling edge is input, the corresponding bit in IWPR is set to 1, requesting an interrupt. Recognition of wakeup interrupt requests can be disabled by clearing the IENWP bit in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR.

When WKP₇ to WKP₀ interrupt exception handling is initiated, the I bit is set to 1 in CCR. Interrupt number 9 is assigned to interrupts WKP₇ to WKP₀. All eight interrupt sources have the same interrupt vector number, so the interrupt-handling routine must discriminate the interrupt source.

to 0 in IENR1. These interrupts can all be masked by setting the I bit to 1 in CCR.

When IRQ₄ to IRQ₀ interrupt exception handling is initiated, the I bit is set to 1 in CCR. Vector numbers 8 to 4 are assigned to interrupts IRQ₄ to IRQ₀. The order of priority is from IRQ₈ to IRQ₄ (low). Table 3.2 gives details.

3.3.4 Internal Interrupts

There are 23 internal interrupts that can be requested by the on-chip peripheral modules. When a peripheral module requests an interrupt, the corresponding bit in IRR1 or IRR2 is set to 1. Recognition of individual interrupt requests can be disabled by clearing the corresponding bit in IENR1 or IENR2. All these interrupts can be masked by setting the I bit to 1 in CCR. When an internal interrupt handling is initiated, the I bit is set to 1 in CCR. Vector numbers from 12 to 0 are assigned to these interrupts. Table 3.2 shows the order of priority of interrupts from peripheral modules.





Figure 3.2 Block Diagram of Interrupt Controller

Interrupt operation is described as follows.

- When an interrupt condition is met while the interrupt enable register bit is set to 1, an interrupt request signal is sent to the interrupt controller.
- When the interrupt controller receives an interrupt request, it sets the interrupt request flag.
- From among the interrupts with interrupt request flags set to 1, the interrupt controller selects the interrupt request with the highest priority and holds the others pending. (Refer to the interrupt priority table for a list of interrupt priorities.)
- The interrupt controller checks the I bit of CCR. If the I bit is 0, the selected interrupt request is accepted; if the I bit is 1, the interrupt request is held pending.

- Notes:
1. When disabling interrupts by clearing bits in an interrupt enable register, or clearing bits in an interrupt request register, always do so while interrupts are enabled ($I = 1$).
 2. If the above clear operations are performed while $I = 0$, and as a result a conflict occurs between the clear instruction and an interrupt request, exception processing for the interrupt will be executed after the clear instruction has been executed.



Legend:
 PC: Program counter
 CCR: Condition code register
 I: I bit of CCR

Figure 3.3 Flow Up to Interrupt Acceptance




Figure 3.4 Stack State after Completion of Interrupt Exception Handling

Figure 3.5 shows a typical interrupt sequence.




Figure 3.5 Interrupt Sequence

Saving of PC and CCR to stack	4
Vector fetch	2
Instruction fetch	4
Internal processing	4

Note: * Not including EEPMOV instruction.

Setting an odd address in SP may cause a program to crash. An example is shown in




Figure 3.6 Operation when Odd Address is Set in SP

When CCR contents are saved to the stack during interrupt exception handling or restore (RTE) is executed, this also takes place in word size. Both the upper and lower bytes of CCR are saved to the stack; on return, the even address contents are restored to CCR while the odd address contents are ignored.

interrupt request flag to 0 after switching pin functions. Table 3.5 shows the conditions which interrupt request flags are set to 1 in this way.

Table 3.5 Conditions Under which Interrupt Request Flag is Set to 1

Interrupt Request Flags Set to 1		Conditions
IRR1	IRRI4	When PMR1 bit IRQ4 is changed from 0 to 1 while pin \overline{IRQ}_4 is low and IE = 0. When PMR1 bit IRQ4 is changed from 1 to 0 while pin \overline{IRQ}_4 is low and IE = 1.
	IRRI3	When PMR1 bit IRQ3 is changed from 0 to 1 while pin \overline{IRQ}_3 is low and IE = 0. When PMR1 bit IRQ3 is changed from 1 to 0 while pin \overline{IRQ}_3 is low and IE = 1.
	IRRI2	When PMR1 bit IRQ2 is changed from 0 to 1 while pin \overline{IRQ}_2 is low and IE = 0. When PMR1 bit IRQ2 is changed from 1 to 0 while pin \overline{IRQ}_2 is low and IE = 1.
	IRRI1	When PMR1 bit IRQ1 is changed from 0 to 1 while pin \overline{IRQ}_1 is low and IE = 0. When PMR1 bit IRQ1 is changed from 1 to 0 while pin \overline{IRQ}_1 is low and IE = 1.
	IRRI0	When PMR3 bit IRQ0 is changed from 0 to 1 while pin \overline{IRQ}_0 is low and IE = 0. When PMR3 bit IRQ0 is changed from 1 to 0 while pin \overline{IRQ}_0 is low and IE = 1.
IWPR	IWPF7	When PMR5 bit WKP7 is changed from 0 to 1 while pin \overline{WKP}_7 is low.
	IWPF6	When PMR5 bit WKP6 is changed from 0 to 1 while pin \overline{WKP}_6 is low.
	IWPF5	When PMR5 bit WKP5 is changed from 0 to 1 while pin \overline{WKP}_5 is low.
	IWPF4	When PMR5 bit WKP4 is changed from 0 to 1 while pin \overline{WKP}_4 is low.
	IWPF3	When PMR5 bit WKP3 is changed from 0 to 1 while pin \overline{WKP}_3 is low.
	IWPF2	When PMR5 bit WKP2 is changed from 0 to 1 while pin \overline{WKP}_2 is low.
	IWPF1	When PMR5 bit WKP1 is changed from 0 to 1 while pin \overline{WKP}_1 is low.
	IWPF0	When PMR5 bit WKP0 is changed from 0 to 1 while pin \overline{WKP}_0 is low.

An alternative method is to avoid the setting of interrupt request flags when pin function is switched by keeping the pins at the high level so that the conditions in table 3.5 do not occur.




Figure 3.7 Port Mode Register Setting and Interrupt Request Flag Clearing I

given below.

```
BCLR #1, @IRR1:8
```

```
MOV.B R1L, @IRR1:8 (set the value of R1L to B'11111101)
```

- Example of a malfunction

When flags are cleared with multiple instructions, other flags might be cleared during execution of the instructions, even though they are currently set, and this will cause a malfunction.

Here is an example in which IRR10 is cleared and disabled in the process of clearing IRR1 (bit 1 of IRR1).

```
MOV.B @IRR1:8,R1L ..... IRR10 = 0 at this time
```

```
AND.B #B'11111101,R1L ..... Here, IRR10 = 1
```

```
MOV.B R1L,@IRR1:8 ..... IRR10 is cleared to 0
```

In the above example, it is assumed that an IRQ0 interrupt is generated while the AND instruction is executing.

The IRQ0 interrupt is disabled because, although the original objective is clearing IRR1, IRR10 is also cleared.

4.1.1 Block Diagram

Figure 4.1 shows a block diagram of the clock pulse generators.




Figure 4.1 Block Diagram of Clock Pulse Generators

4.1.2 System Clock and Subclock

The basic clock signals that drive the CPU and on-chip peripheral modules are ϕ and ϕ_{SUB} . The names of the clock signals are: ϕ is the system clock, ϕ_{SUB} is the subclock, ϕ_{OSC} is the oscillator clock, and ϕ_W is the watch clock.

The clock signals available for use by peripheral modules are $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, $\phi/32$, $\phi/64$, $\phi/128$, $\phi/256$, $\phi/512$, $\phi/1024$, $\phi/2048$, $\phi/4096$, $\phi/8192$, ϕ_W , $\phi_W/2$, $\phi_W/4$, $\phi_W/8$, $\phi_W/16$, $\phi_W/32$, and $\phi_W/128$. The clock requirements differ from one module to another.

Characteristics. Please consult with the resonator manufacturer when selecting a resonator.




Figure 4.2 Typical Connection to Crystal Oscillator

2. Connecting a Ceramic Oscillator

Figure 4.3 shows a typical method of connecting a ceramic oscillator. For information on recommended resonators, see the product AC characteristics listed in section 15, Electrical Characteristics. Please consult with the resonator manufacturer when selecting a resonator.




Figure 4.3 Typical Connection to Ceramic Oscillator

3. Notes on Board Design

When generating clock pulses by connecting a crystal or ceramic oscillator, pay careful attention to the following points.

Avoid running signal lines close to the oscillator circuit, since the oscillator may be adversely affected by induction currents. (See figure 4.4.)




Figure 4.4 Board Design of Oscillator Circuit

4. External Clock Input Method

Connect an external clock signal to pin OSC_1 , and leave pin OSC_2 open. Figure 4.5 shows a typical connection.





Figure 4.5 External Clock Input (Example)

Frequency	Oscillator Clock (ϕ_{OSC})
Duty cycle	45% to 55%

Note: The circuit parameters above are recommended by the crystal or ceramic oscillator manufacturer.

The circuit parameters are affected by the crystal or ceramic oscillator and load capacitance when designing the board. When using the oscillator, consult with the crystal or ceramic oscillator manufacturer to determine the circuit parameters.



Note: Circuit constants should be determined in consultation with the resonator manufacturer.

Oscillation frequency	Manufacturer	Products Name
38.4 kHz	Seiko Instrument Inc.	VTC-200
32.768 kHz	Nihon Denpa Kogyo	MX73P

Figure 4.6 Typical Connection to 32.768 kHz/38.4 kHz Crystal Oscillator (Su

Figure 4.7 shows the equivalent circuit of the 32.768 kHz/38.4 kHz crystal oscillator.




Figure 4.7 Equivalent Circuit of 32.768 kHz/38.4 kHz Crystal Oscillator




Figure 4.8 Pin Connection when not Using Subclock

3. External Clock Input

- H8/3827R Group and H8/3827S Group

Connect the external clock to the X₁ pin and leave the X₂ pin open, as shown in figure 4.9(a).





Figure 4.9 (a) Pin Connection when Inputting External Clock

Frequency	Subclock (ϕ_w)
Duty	45% to 55%



**Figure 4.9 (b) Pin Connection when Inputting External Clock
(H8/38327 Group and H8/38427 Group)**

Frequency	Subclock (ϕ_w)
Duty	45% to 55%

1. Prescaler S (PSS)

Prescaler S is a 13-bit counter using the system clock (ϕ) as its input clock. It is incremented by 1 on each clock edge. The output of prescaler S is $\phi_{osc}/2^S$ per clock period.

Prescaler S is initialized to H'0000 by a reset, and starts counting on exit from the reset.

In standby mode, watch mode, subactive mode, and subsleep mode, the system clock generator stops. Prescaler S also stops and is initialized to H'0000.

The CPU cannot read or write prescaler S.

The output from prescaler S is shared by timer A, timer C, timer F, timer G, SCI3-1, SCI3-2, A/D converter, the LCD controller, the watchdog timer, and the 14-bit PWM. The divider can be set separately for each on-chip peripheral function.

In active (medium-speed) mode the clock input to prescaler S is $\phi_{osc}/16$, $\phi_{osc}/32$, $\phi_{osc}/64$, or $\phi_{osc}/128$.

2. Prescaler W (PSW)

Prescaler W is a 5-bit counter using a 32.768 kHz/38.4 kHz signal divided by 4 ($\phi_W/4$) as its clock.

Prescaler W is initialized to H'00 by a reset, and starts counting on exit from the reset.

Even in standby mode, watch mode, subactive mode, or subsleep mode, prescaler W continues functioning so long as clock signals are supplied to pins X1 and X2.

Prescaler W can be reset by setting 1s in bits TMA3 and TMA2 of timer mode register 0.

Output from prescaler W can be used to drive timer A, in which case timer A functions as a timekeeping base for timekeeping.




Figure 4.10 Example of Crystal and Ceramic Oscillator Element Arrangement

Figure 4.11 (1) shows an example measuring circuit with the negative resistance suggested by the oscillator manufacturer. Note that if the negative resistance of the circuit is less than that suggested by the oscillator manufacturer, it may be difficult to start the main oscillator.

If it is determined that oscillation is not occurring because the negative resistance is lower than the level suggested by the oscillator manufacturer, the circuit may be modified as shown in Figure 4.11 (2) through (4). Which of the modification suggestions to use and the capacitor capacitance values should be decided based upon an evaluation of factors such as the negative resistance and the frequency deviation.




Figure 4.11 Negative Resistance Measurement and Circuit Modification Suggestions

4.5.1 Definition of Oscillation Stabilization Wait Time

Figure 4.12 shows the oscillation waveform (OSC₂), system clock (ϕ), and microcomputer operating mode when a transition is made from standby mode, watch mode, or subactive mode to active (high-speed/medium-speed) mode, with an oscillator element connected to the system clock oscillator.

As shown in figure 4.12, as the system clock oscillator is halted in standby mode, watch mode, and subactive mode, when a transition is made to active (high-speed/medium-speed) mode, a certain amount of time (sum of the following two times (oscillation stabilization time and wait time)) is required for the oscillator to stabilize.

waveform frequency and system clock have stabilized.

The wait time setting is selected with standby timer select bits 2 to 0 (STS2 to STS0) (the system control register 1 (SYSCR1)).




Figure 4.12 Oscillation Stabilization Wait Time

When standby mode, watch mode, or subactive mode is cleared by an interrupt or reset, a transition is made to active (high-speed/medium-speed) mode, the oscillation waveform changes at the point at which the interrupt is accepted. Therefore, when an oscillator element is connected in standby mode, watch mode, or subactive mode, since the system clock oscillation is halted, the time from the point at which this oscillation waveform starts to change until the amplitude of the oscillation waveform increases and the oscillation frequency stabilizes—the oscillation stabilization time—is required.

functions is the sum of the above described oscillation stabilization time and wait time. This time is called the oscillation stabilization wait time, and is expressed by equation (1) below.

$$\begin{aligned} \text{Oscillation stabilization wait time} &= \text{oscillation stabilization time} + \text{wait time} \\ &= t_{rc} + (8 \text{ to } 131,072 \text{ states}) \end{aligned} \quad \dots\dots\dots$$

Therefore, when a transition is made from standby mode, watch mode, or subactive mode to active (high-speed/medium-speed) mode, with an oscillator element connected to the system clock oscillator, careful evaluation must be carried out on the installation circuit before deciding the oscillation stabilization wait time. In particular, since the oscillation stabilization time is determined by installation circuit constants, stray capacitance, and so forth, suitable constants should be determined in consultation with the oscillator element manufacturer.

4.5.2 Notes on Use of Crystal Oscillator Element (Excluding Ceramic Oscillator Element)

When a microcomputer operates, the internal power supply potential fluctuates slightly and is not synchronized with the system clock. Depending on the individual crystal oscillator characteristics, the oscillation waveform amplitude may not be sufficiently large immediately after the oscillation stabilization wait time, making the oscillation waveform susceptible to fluctuations in the power supply potential. In this state, the oscillation waveform may be disrupted, leading to an unstable system clock and erroneous operation of the microcomputer.

If erroneous operation occurs, change the setting of standby timer select bits 2 to 0 (STS0) (bits 6 to 4 in system control register 1 (SYSCR1)) to give a longer wait time.

For example, if erroneous operation occurs with a wait time setting of 16 states, check the operation with a wait time setting of 8,192 states or more.


If the same kind of erroneous operation occurs after a reset as after a state transition, hold the pin low for a longer period.

Table 5.1 Operating Modes

Operating Mode	Description
Active (high-speed) mode	The CPU and all on-chip peripheral functions are the system clock in high-speed operation
Active (medium-speed) mode	The CPU and all on-chip peripheral functions are the system clock in low-speed operation
Subactive mode	The CPU is operable on the subclock in low-speed operation
Sleep (high-speed) mode	The CPU halts. On-chip peripheral functions are the system clock
Sleep (medium-speed) mode	The CPU halts. On-chip peripheral functions operate at a frequency of 1/64, 1/32, 1/16, or 1/8 of the system frequency
Subsleep mode	The CPU halts. The time-base function of timer A, timer G, timer F, WDT, SCI3-1, SCI3-2, AEC, and LCD controller/driver are operable on the subclock
Watch mode	The CPU halts. The time-base function of timer A, timer G, AEC, and LCD controller/driver are operable on the subclock
Standby mode	The CPU and all on-chip peripheral functions halt
Module standby mode	Individual on-chip peripheral functions specified by the user enter standby mode and halt

Of these nine operating modes, all but the active (high-speed) mode are power-down modes. In this section the two active modes (high-speed and medium speed) will be referred to collectively as active mode.

Figure 5.1 shows the transitions among these operation modes. Table 5.2 indicates the states in each mode.



Mode Transition Conditions (1)

	LSON	MSON	SSBY	TMA3	DTON
(a)	0	0	0	*	0
(b)	0	1	0	*	0
(c)	1	*	0	1	0
(d)	0	*	1	0	0
(e)	*	*	1	1	0
(f)	0	0	0	*	1
(g)	0	1	0	*	1
(h)	0	1	1	1	1
(i)	1	*	1	1	1
(j)	0	0	1	1	1

* : Don't care

Mode Transition Conditions (2)

	Interrupt Sources
(1)	Timer A, Timer F, Timer G interrupt, IRQ ₀ to IRQ ₃ interrupts, WKP ₇ to WKP ₀ interrupts
(2)	Timer A, Timer C, Timer F, Timer G, SCI3-SCI3-2 interrupt, IRQ ₄ to IRQ ₀ interrupts, WKP ₇ to WKP ₀ interrupts, AEC
(3)	All interrupts
(4)	IRQ ₁ or IRQ ₀ interrupt, WKP ₇ to WKP ₀ interrupt

- Notes: 1. A transition between different modes cannot be made to occur simply because an interrupt request is generated. Make sure that interrupt handling is performed after the interrupt is accepted.
2. Details on the mode transition conditions are given in the explanations of each mode, in sections 5.2 to 5.9.

Figure 5.1 Mode Transition Diagram

I/O ports		Functions	Functions	Functions	Functions	Functions	Functions	Functions
External interrupts	IRQ ₀							
	IRQ ₁						Retained*6	
	IRQ ₂							
	IRQ ₃							
	IRQ ₄							
	WKP ₀	Functions	Functions	Functions	Functions	Functions	Functions	Functions
	WKP ₁							
	WKP ₂							
	WKP ₃							
	WKP ₄							
	WKP ₅							
WKP ₆								
WKP ₇								
Peripheral functions	Timer A	Functions	Functions	Functions	Functions	Functions*5	Functions*5	Functions
	Asynchronous counter					Functions*8	Functions	Functions
	Timer C					Retained	Functions/Retained*2	Functions/Retained
	WDT						Functions/Retained*7	Retained
	Timer G, Timer F					Functions/Retained*9	Functions/Retained*2	Functions/Retained
	SCI3-1					Reset	Functions/Retained*3	Functions/Retained
	SCI3-2							
	PWM					Retained	Retained	Retained
	A/D converter					Retained	Retained	Retained
LCD					Functions/Retained*4	Functions/Retained*4	Functions/Retained	

- Notes:
1. Register contents are retained, but output is high-impedance state.
 2. Functions if an external clock or the $\phi_W/4$ internal clock is selected; otherwise halted and retained.
 3. Functions if $\phi_W/2$ is selected as the internal clock; otherwise halted and retained.
 4. Functions if ϕ_W , $\phi_W/2$ or $\phi_W/4$ is selected as the operating clock; otherwise halted and retained.
 5. Functions if the timekeeping time-base function is selected.
 6. External interrupt requests are ignored. Interrupt request register contents are not altered.
 7. Functions if $\phi_W/32$ is selected as the internal clock; otherwise halted and retained.
 8. Incrementing is possible, but interrupt generation is not.
 9. Functions if the $\phi_W/4$ internal clock is selected; otherwise halted and retained.

1. System Control Register 1 (SYSCR1)

Bit	7	6	5	4	3	2	1
	SSBY	STS2	STS1	STS0	LSON	—	MA1
Initial value	0	0	0	0	0	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	—	R/W

SYSCR1 is an 8-bit read/write register for control of the power-down modes.

Upon reset, SYSCR1 is initialized to H'07.

Bit 7: Software standby (SSBY)

This bit designates transition to standby mode or watch mode.

Bit 7

SSBY	Description
0	<ul style="list-style-type: none"> When a SLEEP instruction is executed in active mode, a transition is made to sleep mode (if When a SLEEP instruction is executed in subactive mode, a transition to subsleep mode
1	<ul style="list-style-type: none"> When a SLEEP instruction is executed in active mode, a transition is made to standby mode or watch mode When a SLEEP instruction is executed in subactive mode, a transition to watch mode

0	0	0	Wait time = 8,192 states	(
0	0	1	Wait time = 16,384 states	
0	1	0	Wait time = 32,768 states	
0	1	1	Wait time = 65,536 states	
1	0	0	Wait time = 131,072 states	
1	0	1	Wait time = 2 states	(External
1	1	0	Wait time = 8 states	
1	1	1	Wait time = 16 states	

Note: In the case that external clock is input, set up the “Standby timer select” select External clock mode before Mode Transition. Also, do not set up to external clock in the case that it does not use external clock.

Bit 3: Low speed on flag (LSON)

This bit chooses the system clock (ϕ) or subclock (ϕ_{SUB}) as the CPU operating clock when mode is cleared. The resulting operation mode depends on the combination of other bits and interrupt input.

Bit 3

LSON	Description
0	The CPU operates on the system clock (ϕ)
1	The CPU operates on the subclock (ϕ_{SUB})

Bits 2: Reserved bits

Bit 2 is reserved: it is always read as 1 and cannot be modified.



0	1	$\phi_{OSC}/32$
1	0	$\phi_{OSC}/64$
1	1	$\phi_{OSC}/128$

2. System Control Register 2 (SYSCR2)

Bit	7	6	5	4	3	2	1
	—	—	—	NESEL	DTON	MSON	SA1
Initial value	1	1	1	1	0	0	0
Read/Write	—	—	—	R/W	R/W	R/W	R/W

SYSCR2 is an 8-bit read/write register for power-down mode control.

Bits 7 to 5: Reserved bits

These bits are reserved; they are always read as 1, and cannot be modified.

Bit 4: Noise elimination sampling frequency select (NESEL)

This bit selects the frequency at which the watch clock signal (ϕ_W) generated by the sub-pulse generator is sampled, in relation to the oscillator clock (ϕ_{OSC}) generated by the system pulse generator. When $\phi_{OSC} = 2$ to 16 MHz, clear NESEL to 0.

Bit 4

NESEL	Description
0	Sampling rate is $\phi_{OSC}/16$
1	Sampling rate is $\phi_{OSC}/4$

0	<ul style="list-style-type: none"> When a SLEEP instruction is executed in active mode, a transition is made to standby mode, watch mode, or sleep mode When a SLEEP instruction is executed in subactive mode, a transition is made to standby mode, watch mode or subsleep mode
1	<ul style="list-style-type: none"> When a SLEEP instruction is executed in active (high-speed) mode, a transition is made to active (medium-speed) mode if SSBY = 0, MSON = 0, LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 0 When a SLEEP instruction is executed in active (medium-speed) mode, a transition is made to active (high-speed) mode if SSBY = 0, MSON = 0, LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 0 When a SLEEP instruction is executed in subactive mode, a direct transition is made to active (high-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, MSON = 0, or to active (medium-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, MSON = 1

Bit 2: Medium speed on flag (MSON)

After standby, watch, or sleep mode is cleared, this bit selects active (high-speed) or active (medium-speed) mode.

Bit 2

MSON

Description

0	Operation in active (high-speed) mode
1	Operation in active (medium-speed) mode

5.2 Sleep Mode

5.2.1 Transition to Sleep Mode

1. Transition to Sleep (High-Speed) Mode

The system goes from active mode to sleep (high-speed) mode when a SLEEP instruction is executed while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON and LSON bits in SYSCR2 are cleared to 0. In sleep mode CPU operation is halted but the on-chip peripheral functions. CPU register contents are retained.

2. Transition to Sleep (Medium-Speed) Mode

The system goes from active mode to sleep (medium-speed) mode when a SLEEP instruction is executed while the SSBY and LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and the DTON bit in SYSCR2 is cleared to 0. In sleep (medium-speed) mode CPU operation is halted but the on-chip peripheral functions are operational. The clock frequency in sleep (medium-speed) mode is determined by the MCLKEN and MA0 bits in SYSCR1. CPU register contents are retained.

Furthermore, it sometimes acts with half state early timing at the time of transition to sleep (medium-speed) mode.

(medium-speed) mode to active (medium-speed) mode. Sleep mode is not cleared if the condition code register (CCR) is set to 1 or the particular interrupt is disabled in the interrupt enable register.

Interrupt signal and system clock are mutually asynchronous. Synchronization error maximum is $2/\phi$ (s).

- Clearing by $\overline{\text{RES}}$ input

When the $\overline{\text{RES}}$ pin goes low, the CPU goes into the reset state and sleep mode is cleared.

5.2.3 Clock Frequency in Sleep (Medium-Speed) Mode

Operation in sleep (medium-speed) mode is clocked at the frequency designated by the MA0 bits in SYSCR1.

5.3 Standby Mode

5.3.1 Transition to Standby Mode

The system goes from active mode to standby mode when a SLEEP instruction is executed. When the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and bit TMA is cleared to 0. In standby mode the clock pulse generator stops, so the CPU and peripheral modules stop functioning, but as long as the rated voltage is supplied, the CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be further retained down to a minimum RAM data retention voltage. I/O ports go to the high-impedance state.

entire chip, standby mode is cleared, and interrupt exception handling starts. Operation resumes in active (high-speed) mode if MSON = 0 in SYSCR2, or active (medium-speed) mode if MSON = 1. Standby mode is not cleared if the I bit of CCR is set to 1 or the interrupt is disabled in the interrupt enable register.

- Clearing by $\overline{\text{RES}}$ input

When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. After the pulse generator output has stabilized, if the $\overline{\text{RES}}$ pin is driven high, the CPU starts reset exception handling. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin should be kept at the low level until the pulse generator output stabilizes.

Table 5.4 Clock Frequency and Settling Time (Times are in ms)

STS2	STS1	STS0	Waiting Time	2 MHz
0	0	0	8,192 states	4.1
0	0	1	16,384 states	8.2
0	1	0	32,768 states	16.4
0	1	1	65,536 states	32.8
1	0	0	131,072 states	65.5
1	0	1	2 states (Use prohibited)	0.001
1	1	0	8 states	0.004
1	1	1	16 states	0.008

- When an external clock is used
 STS2 = 1, STS1 = 0, and STS0 = 1 should be set. Other values possible use, but C
 sometimes will start operation before waiting time completion.

5.3.4 Standby Mode Transition and Pin States

When a SLEEP instruction is executed in active (high-speed) mode or active (medium mode while bit SSBY is set to 1 and bit LSON is cleared to 0 in SYSCR1, and bit TM cleared to 0 in TMA, a transition is made to standby mode. At the same time, pins go impedance state (except pins for which the pull-up MOS is designated as on). Figure the timing in this case.

Figure 5.2 Standby Mode Transition and Pin States**5.3.5 Notes on External Input Signal Changes before/after Standby Mode**

1. When external input signal changes before/after standby mode or watch mode

When an external input signal such as $\overline{\text{IRQ}}$ or $\overline{\text{WKP}}$ is input, both the high- and low-level widths of the signal must be at least two cycles of system clock ϕ or subclock ϕ_{SUB} (together in this section as the internal clock). As the internal clock stops in standby and watch mode, the width of external input signals requires careful attention when a transition is made via these operating modes. Ensure that external input signals conform to the timing stated in 3, Recommended timing of external input signals, below

2. When external input signals cannot be captured because internal clock stops


The case of falling edge capture is illustrated in figure 5.3

As shown in the case marked "Capture not possible," when an external input signal changes immediately after a transition to active (high-speed or medium-speed) mode or standby mode, after oscillation is started by an interrupt via a different signal, the external input signal cannot be captured if the high-level width at that point is less than $2 t_{\text{cyc}}$ or $2 t_{\text{subcyc}}$.

3. Recommended timing of external input signals

To ensure dependable capture of an external input signal, high- and low-level signal widths of at least $2 t_{\text{cyc}}$ or $2 t_{\text{subcyc}}$ are necessary before a transition is made to standby mode or watch mode, as shown in "Capture possible: case 1."

External input signal capture is also possible with the timing shown in "Capture possible: case 2" and "Capture possible: case 3," in which a $2 t_{\text{cyc}}$ or $2 t_{\text{subcyc}}$ level width is secured.



**Figure 5.3 External Input Signal Capture when Signal Changes before/
Standby Mode or Watch Mode**

4. Input pins to which these notes apply:

$\overline{\text{IRQ}}_4$ to $\overline{\text{IRQ}}_0$, $\overline{\text{WKP}}_7$ to $\overline{\text{WKP}}_0$, $\overline{\text{ADTRG}}$, TMIC , TMIF , TMIG

timer G, AEC and the LCD controller/driver (for which operation or halting can be set). As long as a minimum required voltage is applied, the contents of CPU registers, the on-chip RAM and some registers of the on-chip peripheral modules, are retained. I/O ports keep their states as before the transition.

5.4.2 Clearing Watch Mode

Watch mode is cleared by an interrupt (timer A, timer F, timer G, IRQ₀, or WKP₇ to WKP₀) input at the RES pin.

- Clearing by interrupt

When watch mode is cleared by interrupt, the mode to which a transition is made depends on the settings of LSON in SYSCR1 and MSON in SYSCR2. If both LSON and MSON are cleared to 0, transition is to active (high-speed) mode; if LSON = 0 and MSON = 1, transition is to active (medium-speed) mode; if LSON = 1, transition is to subactive mode. When transition is to active mode, after the time set in SYSCR1 bits STS2 to STS0 has elapsed, a stable clock signal is supplied to the entire chip, watch mode is cleared, and interrupt handling starts. Watch mode is not cleared if the I bit of CCR is set to 1 or the partition interrupt is disabled in the interrupt enable register.

- Clearing by $\overline{\text{RES}}$ input

Clearing by $\overline{\text{RES}}$ pin is the same as for standby mode; see 2. Clearing by $\overline{\text{RES}}$ pin in section 5.3.2, Clearing Standby Mode.

5.4.3 Oscillator Settling Time after Watch Mode is Cleared

The waiting time is the same as for standby mode; see section 5.3.3, Oscillator Settling Time after Standby Mode is Cleared.

The system goes from subactive mode to subsleep mode when a SLEEP instruction is executed while the SSBY bit in SYSCR1 is cleared to 0, LSON bit in SYSCR1 is set to 1, and TMA is set to 1. In subsleep mode, operation of on-chip peripheral modules other than the converter WDT and PWM is halted. As long as a minimum required voltage is applied, contents of CPU registers, the on-chip RAM and some registers of the on-chip peripheral are retained. I/O ports keep the same states as before the transition.

5.5.2 Clearing Subsleeep Mode

Subsleep mode is cleared by an interrupt (timer A, timer C, timer F, timer G, asynchronous counter, SCI3-2, SCI3-1, IRQ₄ to IRQ₀, WKP₇ to WKP₀) or by a low input at the $\overline{\text{RES}}$ pin.

- Clearing by interrupt

When an interrupt is requested, subsleep mode is cleared and interrupt exception handling starts. Subsleeep mode is not cleared if the I bit of CCR is set to 1 or the particular interrupt is disabled in the interrupt enable register.

Interrupt signal and system clock are mutually asynchronous. Synchronization error maximum is $2/\phi_{\text{SUB}}$ (s).

- Clearing by $\overline{\text{RES}}$ input

Clearing by $\overline{\text{RES}}$ pin is the same as for standby mode; see 2. Clearing by $\overline{\text{RES}}$ pin is described in 5.3.2, Clearing Standby Mode.

SSBY = 1, f_{REQ4} to f_{REQ0} , or f_{W11} to f_{W10} interrupt is requested. A transition to subactive mode does not take place if the I bit of CCR is set to 1 or the particular interrupt is disabled in interrupt enable register.

5.6.2 Clearing Subactive Mode

Subactive mode is cleared by a SLEEP instruction or by a low input at the \overline{RES} pin.

- Clearing by SLEEP instruction

If a SLEEP instruction is executed while the SSBY bit in SYSCR1 is set to 1 and TMA is set to 1, subactive mode is cleared and watch mode is entered. If a SLEEP instruction is executed while SSBY = 0 and LSON = 1 in SYSCR1 and TMA3 = 1 in TMA, subactive mode is entered. Direct transfer to active mode is also possible; see section 5.8, Direct Transfer, below.

- Clearing by \overline{RES} pin

Clearing by \overline{RES} pin is the same as for standby mode; see 2. Clearing by \overline{RES} pin in subactive mode is described in section 5.3.2.

5.6.3 Operating Frequency in Subactive Mode

The operating frequency in subactive mode is set in bits SA1 and SA0 in SYSCR2. The operating frequencies are $\phi_w/2$, $\phi_w/4$, and $\phi_w/8$.

transition to active (medium-speed) mode does not take place if the I bit of CCR is set and the particular interrupt is disabled in the interrupt enable register. Furthermore, it sometimes acts with half state early timing at the time of transition to active (medium-speed) mode.

5.7.2 Clearing Active (Medium-Speed) Mode

Active (medium-speed) mode is cleared by a SLEEP instruction.

- Clearing by SLEEP instruction

A transition to standby mode takes place if the SLEEP instruction is executed while the S bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, and the TMA3 bit in TMA is cleared to 0. The system goes to watch mode if the SSBY bit in SYSCR1 is set to 1 and the TMA3 bit in TMA is set to 1 when a SLEEP instruction is executed.

When both SSBY and LSON are cleared to 0 in SYSCR1 and a SLEEP instruction is executed, sleep mode is entered. Direct transfer to active (high-speed) mode or to subactive (medium-speed) mode is possible. See section 5.8, Direct Transfer, below for details.

- Clearing by $\overline{\text{RES}}$ pin

When the $\overline{\text{RES}}$ pin is driven low, a transition is made to the reset state and active (medium-speed) mode is cleared.

5.7.3 Operating Frequency in Active (Medium-Speed) Mode

Operation in active (medium-speed) mode is clocked at the frequency designated by the MA0 bits in SYSCR1.

exception handling starts.

If the direct transfer interrupt is disabled in interrupt enable register 2, a transition is made to sleep mode or watch mode. Note that if a direct transition is attempted while the I bit is set to 1, sleep mode or watch mode will be entered, and it will be impossible to clear the mode by means of an interrupt.

- Direct transfer from active (high-speed) mode to active (medium-speed) mode
When a SLEEP instruction is executed in active (high-speed) mode while the SSBY bit in SYSCR1 is cleared to 0, the LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is set to 1, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (medium-speed) mode via watch mode.
- Direct transfer from active (medium-speed) mode to active (high-speed) mode
When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY bit in SYSCR1 is cleared to 0, the LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is cleared to 0, and the DTON bit in SYSCR2 is set to 1, a transition is made to active (high-speed) mode via watch mode.
- Direct transfer from active (high-speed) mode to subactive mode
When a SLEEP instruction is executed in active (high-speed) mode while the SSBY bit in SYSCR1 is set to 1, the LSON bits in SYSCR1 are set to 1, the DTON bit in SYSCR2 is set to 1, and the TMA bit in TMA is set to 1, a transition is made to subactive mode via watch mode.
- Direct transfer from subactive mode to active (high-speed) mode
When a SLEEP instruction is executed in subactive mode while the SSBY bit in SYSCR1 is set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR2 is cleared to 0, the DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition is made directly to active (high-speed) mode via watch mode after the waiting time set in SYSCR2 from STS2 to STS0 has elapsed.

DTON bit in SYSCR2 is set to 1, and the TMA3 bit in TMA is set to 1, a transition directly to active (medium-speed) mode via watch mode after the waiting time set by bits STS2 to STS0 has elapsed.

5.8.2 Direct Transition Times

1. Time for Direct Transition from Active (High-Speed) Mode to Active (Medium-Speed) Mode

A direct transition from active (high-speed) mode to active (medium-speed) mode is possible when executing a SLEEP instruction in active (high-speed) mode while bits SSBY and LSC are cleared to 0 in SYSCR1, and bits MSON and DTON are both set to 1 in SYSCR2. The time from the execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (1) below.

Direct transition time = { (Number of SLEEP instruction execution states) + (number of interrupt processing states) } × (tcyc before transition) + (number of interrupt exception handling execution states) × (tcyc after transition) +
.....

Example: Direct transition time = $(2 + 1) \times 2t_{osc} + 14 \times 16t_{osc} = 230t_{osc}$ (when $\phi/8$ as the CPU operating clock)

Notation:

tosc: OSC clock cycle time

tcyc: System clock (ϕ) cycle time

Direct transition time = { (Number of SLEEP instruction execution states) + (number of processing states) } × (tcyc before transition) + (number of interrupt exception handling execution states) × (tcyc after transition)

Example: Direct transition time = (2 + 1) × 16tosc + 14 × 2tosc = 76tosc (when φ/8 is the CPU operating clock)

Notation:

tosc: OSC clock cycle time

tcyc: System clock (φ) cycle time

3. Time for Direct Transition from Subactive Mode to Active (High-Speed) Mode

A direct transition from subactive mode to active (high-speed) mode is performed by executing a SLEEP instruction in subactive mode while bit SSBY is set to 1 and bit LSON is cleared. In SYSCR1, bit MSON is cleared to 0 and bit DTON is set to 1 in SYSCR2, and bit TMA is set to 1 in TMA. The time from execution of the SLEEP instruction to the end of interrupt exception handling (the direct transition time) is given by equation (3) below.

Direct transition time = { (Number of SLEEP instruction execution states) + (number of processing states) } × (tsubcyc before transition) + { (wait time from STS2 to STS0) + (number of interrupt exception handling execution states) } × (tcyc after transition)

Example: Direct transition time = (2 + 1) × 8tw + (8192 + 14) × 2tosc = 24tw + 16412tosc (when φw/8 is selected as the CPU operating clock, and wait time = 8192 states)

Notation:

tosc: OSC clock cycle time

tw: Watch clock cycle time

tcyc: System clock (φ) cycle time

tsubcyc: Subclock (φ_{SUB}) cycle time

processing states) } × (tsubcyc before transition) + { (wait time
STS2 to STS0) + (number of interrupt exception handling ex
states) } × (tcyc after transition)

Example: Direct transition time = $(2 + 1) \times 8tw + (8192 + 14) \times 16tosc = 24tw + 131$
(when $\phi w/8$ or $\phi 8$ is selected as the CPU operating clock, and wait time = 8)

Notation:

tosc: OSC clock cycle time
tw: Watch clock cycle time
tcyc: System clock (ϕ) cycle time
tsubcyc: Subclock (ϕ_{SUB}) cycle time

5.8.3 Notes on External Input Signal Changes before/after Direct Transition

1. Direct transition from active (high-speed) mode to subactive mode
Since the mode transition is performed via watch mode, see section 5.3.5, Notes on Input Signal Changes before/after Standby Mode.
2. Direct transition from active (medium-speed) mode to subactive mode
Since the mode transition is performed via watch mode, see section 5.3.5, Notes on Input Signal Changes before/after Standby Mode.
3. Direct transition from subactive mode to active (high-speed) mode
Since the mode transition is performed via watch mode, see section 5.3.5, Notes on Input Signal Changes before/after Standby Mode.
4. Direct transition from subactive mode to active (medium-speed) mode
Since the mode transition is performed via watch mode, see section 5.3.5, Notes on Input Signal Changes before/after Standby Mode.

identical to standby mode.

Module standby mode is set for a particular module by setting the corresponding bit to stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.)

5.9.2 Clearing Module Standby Mode

Module standby mode is cleared for a particular module by setting the corresponding bit to clock stop register 1 (CKSTPR1) or clock stop register 2 (CKSTPR2). (See table 5.5.)

Following a reset, clock stop register 1 (CKSTPR1) and clock stop register 2 (CKSTPR2) are initialized to H'FF.

		0	Timer F is set to module standby mode
	TGCKSTP	1	Timer G module standby mode is cleared
		0	Timer G is set to module standby mode
	ADCKSTP	1	A/D converter module standby mode is cleared
		0	A/D converter is set to module standby mode
	S32CKSTP	1	SCI3-2 module standby mode is cleared
		0	SCI3-2 is set to module standby mode
	S31CKSTP	1	SCI3-1 module standby mode is cleared
		0	SCI3-1 is set to module standby mode
CKSTPR2	LDCKSTP	1	LCD module standby mode is cleared
		0	LCD is set to module standby mode
	PWCKSTP	1	PWM module standby mode is cleared
		0	PWM is set to module standby mode
	WDCKSTP	1	Watchdog timer module standby mode is cleared
		0	Watchdog timer is set to module standby mode
	AECKSTP	1	Asynchronous event counter module standby mode is cleared
		0	Asynchronous event counter is set to module standby mode

Note: For details of module operation, see the sections on the individual modules.

standby mode. The surest way to do this is to specify the module standby mode setting
interrupts are prohibited (interrupts prohibited using the interrupt enable register or inte
masked using bit CCR-I).

H8/3820R, H8/3820S, H8/38320, and H8/38420 have 48 Kbytes, and the H8/3827R, H8/38327, and H8/38427 have 60 Kbytes. The ROM is connected to the CPU by a 16-bit bus, allowing high-speed two-state access for both byte data and word data. The H8/3827R ZTAT™ version with 60-Kbyte PROM.

The H8/3827S Group does not have a ZTAT™ version. The H8/3827R ZTAT™ version is used.

The F-ZTAT™ versions of the H8/38327 and H8/38427 are equipped with 60 Kbytes of memory. The F-ZTAT™ versions of the H8/38324 and H8/38424 are equipped with 32 Kbytes of flash memory.

6.1.1 Block Diagram

Figure 6.1 shows a block diagram of the on-chip ROM.




Figure 6.1 ROM Block Diagram (H8/3824R, H8/3824S, H8/38324, and H8/38424)

Table 6.1 Setting to PROM Mode

Pin Name	Setting
TEST	High level
PB ₄ /AN ₄	Low level
PB ₅ /AN ₅	
PB ₆ /AN ₆	High level

6.2.2 Socket Adapter Pin Arrangement and Memory Map

A standard PROM programmer can be used to program the PROM. A socket adapter is used for conversion to 32 pins, as listed in table 6.2.

Figure 6.2 shows the pin-to-pin wiring of the socket adapter. Figure 6.3 shows a memory map.


Table 6.2 Socket Adapter

Package	Socket Adapters (Manufacturer)
80-pin (FP-80B)	ME3867ESFS1H (MINATO) H7386BQ080D3201 (DATA-I/O)
80-pin (FP-80A)	ME3867ESHS1H (MINATO) H7386AQ080D3201 (DATA-I/O)
80-pin (TFP-80C)	ME3867ESNS1H (MINATO) H7386CT080D3201 (DATA-I/O)

51	53	P6 ₆		EO ₆	20
52	54	P6 ₇		EO ₇	21
68	70	P8 ₇		EA ₀	12
67	69	P8 ₆		EA ₁	11
66	68	P8 ₅		EA ₂	10
65	67	P8 ₄		EA ₃	9
64	66	P8 ₃		EA ₄	8
63	65	P8 ₂		EA ₅	7
62	64	P8 ₁		EA ₆	6
61	63	P8 ₀		EA ₇	5
53	55	P7 ₀		EA ₈	27
72	74	P4 ₃		EA ₉	26
55	57	P7 ₂		EA ₁₀	23
56	58	P7 ₃		EA ₁₁	25
57	59	P7 ₄		EA ₁₂	4
58	60	P7 ₅		EA ₁₃	28
59	61	P7 ₆		EA ₁₄	29
14	16	P1 ₄		EA ₁₅	3
15	17	P1 ₅		EA ₁₆	2
60	62	P7 ₇		\overline{CE}	22
54	56	P7 ₁		\overline{OE}	24
13	15	P1 ₃		PGM	31
32, 26	34, 28	V _{CC} , CV _{CC}		V _{CC}	32
73	75	AV _{CC}			
8	10	TEST			
3	5	X ₁			
80	2	PB ₆			
11	13	P1 ₁			
12	14	P1 ₂			
16	18	P1 ₆			
5, 27	7, 29	V _{SS}		V _{SS}	16
2	4	AV _{SS}			
78	80	PB ₄			
79	1	PB ₅			

Note: Pins not indicated in the figure should be left open.

Figure 6.2 Socket Adapter Pin Correspondence (with HN27C101)



Note: * The output data is not guaranteed if this address area is read in PROM mode. When programming with a PROM programmer, be sure to specify addresses from H'EE00 to H'EDFF. If programming is inadvertently performed from H'EE00 onward, it may be possible to continue PROM programming and verification. When programming, H'FF should be set as the data in this address area (H'EE00 to H'1FFFF).

Figure 6.3 H8/3827R Memory Map in PROM Mode

Write	L	H	L	V _{PP}	V _{CC}	Data input	Ad
Verify	L	L	H	V _{PP}	V _{CC}	Data output	Ad
Programming disabled	L	L	L	V _{PP}	V _{CC}	High impedance	Ad
	L	H	H				
	H	L	L				
	H	H	H				

Notation

L: Low level

H: High level

V_{PP}: V_{PP} level

V_{CC}: V_{CC} level

The specifications for writing and reading are identical to those for the standard HN256 EPROM. However, page programming is not supported, and so page programming mode must be set. A PROM programmer that only supports page programming mode cannot be used. When selecting a PROM programmer, ensure that it supports high-speed, high-reliability byte programming. Also, be sure to specify addresses from H'0000 to H'EDFF.

6.3.1 Writing and Verifying

An efficient, high-speed, high-reliability method is available for writing and verifying data. This method achieves high speed without voltage stress on the device and without loss of the reliability of written data. The basic flow of this high-speed, high-reliability programming method is shown in figure 6.4.




Figure 6.4 High-Speed, High-Reliability Programming Flow Chart

level voltage	$\overline{OE}, \overline{CE}, \overline{PGM}$							
Input low-level voltage	\overline{EO}_7 to \overline{EO}_0 , \overline{EA}_{16} to \overline{EA}_0 $\overline{OE}, \overline{CE}, \overline{PGM}$	V_{IL}	-0.3	—	0.8		V	
Output high-level voltage	\overline{EO}_7 to \overline{EO}_0	V_{OH}	2.4	—	—		V	I_{OH}
Output low-level voltage	\overline{EO}_7 to \overline{EO}_0	V_{OL}	—	—	0.45		V	I_{OL}
Input leakage current	\overline{EO}_7 to \overline{EO}_0 , \overline{EA}_{16} to \overline{EA}_0 $\overline{OE}, \overline{CE}, \overline{PGM}$	$ I_{L1} $	—	—	2		μA	V 0
V_{CC} current		I_{CC}	—	—	40		mA	
V_{PP} current		I_{PP}	—	—	40		mA	

Address hold time	t_{AH}	0	—	—	μs
Data hold time	t_{DH}	2	—	—	μs
Data output disable time	t_{DF}^{*2}	—	—	130	ns
V_{PP} setup time	t_{VPS}	2	—	—	μs
Programming pulse width	t_{PW}	0.19	0.20	0.21	ms
PGM pulse width for overwrite programming	t_{OPW}^{*3}	0.19	—	5.25	ms
\overline{CE} setup time	t_{CES}	2	—	—	μs
V_{CC} setup time	t_{VCS}	2	—	—	μs
Data output delay time	t_{OE}	0	—	200	ns

Notes: 1. Input pulse level: 0.45 V to 2.2 V

Input rise time/fall time ≤ 20 ns

Timing reference levels Input: 0.8 V, 2.0 V

Output: 0.8 V, 2.0 V

2. t_{DF} is defined at the point at which the output is floating and the output level is read.
3. t_{OPW} is defined by the value given in figure 6.4, High-Speed, High-Reliability Programming Flow Chart.




Figure 6.5 PROM Write/Verify Timing

- Make sure the index marks on the PROM programmer socket, socket adapter, and chip are properly aligned. If they are not, the chip may be destroyed by excessive current flow. When programming, be sure that the chip is properly mounted in the PROM programmer.
- Avoid touching the socket adapter or chip while programming, since this may cause faults and write errors.
- Take care when setting the programming mode, as page programming is not supported.
- When programming with a PROM programmer, be sure to specify addresses from H'0000 to H'EDFF. If programming is inadvertently performed from H'EE00 onward, it may be possible to continue PROM programming and verification. When programming, H'EE00 must be set as the data in address area H'EE00 to H'1FFFF.




Figure 6.6 Recommended Screening Procedure

If a series of programming errors occurs while the same PROM programmer is in use, programming and check the PROM programmer and socket adapter for defects. Please contact Renesas Technology of any abnormal conditions noted during or after programming or screening of program data after high-temperature baking.

- The 60-Kbyte flash memory is programmed 128 bytes at a time. Erase is performed in single-block units. The flash memory is configured as follows: 1 Kbyte \times 4 blocks, 2 Kbytes \times 1 block, 4 Kbytes \times 1 block, 8 Kbytes \times 1 block, 16 Kbytes \times 1 block, 32 Kbytes \times 1 block. The 32-Kbyte flash memory is configured as follows: 1 Kbyte \times 4 blocks, 2 Kbytes \times 1 block, 4 Kbytes \times 1 block, 8 Kbytes \times 1 block, 16 Kbytes \times 1 block. To erase the entire flash memory, each block must be erased in turn.
- Reprogramming capability
 - The flash memory can be reprogrammed up to 1,000 times.
- On-board programming
 - On-board programming/erasing can be done in boot mode, in which the boot program into the chip is started to erase or program of the entire flash memory. In normal program mode, individual blocks can be erased or programmed.
- Programmer mode
 - Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment
 - For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to the transfer bit rate of the host.
- Programming/erasing protection
 - Sets software protection against flash memory programming/erasing.
- Power-down mode
 - The power supply circuit is partly halted in the subactive mode and can be read in power-down mode.




Figure 6.7 Block Diagram of Flash Memory

6.5.3 Block Configuration

Figure 6.8 shows the block configuration of flash memory. The thick lines indicate erase units, and the narrow lines indicate programming units, and the values are addresses. The flash memory is divided into 1 Kbyte × 4 blocks, 28 Kbytes × 1 block, 16 Kbytes × 1 block, 8 Kbytes × 1 block, and 4 Kbytes × 1 block. Erasing is performed in these units. Programming is performed in 128-byte units starting from an address with lower eight bits H'00 or H'80.

1 Kbyte	H'0780	H'0781	H'0782		H'0783
	H'0800	H'0801	H'0802	← Programming unit: 128 bytes →	H'0803
	H'0880	H'0881	H'0882		H'0883
Erase unit 1 Kbyte					
	H'0B80	H'0B81	H'0B82		H'0B83
	H'0C00	H'0C01	H'0C02	← Programming unit: 128 bytes →	H'0C03
Erase unit 1 Kbyte					
	H'0C80	H'0C81	H'0C82		H'0C83
	H'0F80	H'0F81	H'0F82		H'0F83
Erase unit 1 Kbyte					
	H'1000	H'1001	H'1002	← Programming unit: 128 bytes →	H'1003
	H'1080	H'1081	H'1082		H'1083
Erase unit 28 Kbytes					
	H'7F80	H'7F81	H'7F82		H'7F83
	H'8000	H'8001	H'8002	← Programming unit: 128 bytes →	H'8003
Erase unit 16 Kbytes					
	H'8080	H'8081	H'8082		H'8083
	H'BF80	H'BF81	H'BF82		H'BF83
Erase unit 8 Kbytes					
	H'C000	H'C001	H'C002	← Programming unit: 128 bytes →	H'C003
	H'C080	H'C081	H'C082		H'C083
Erase unit 4 Kbytes					
	H'DF80	H'DF81	H'DF82		H'DF83
	H'E000	H'E001	H'E002	← Programming unit: 128 bytes →	H'E003
Erase unit 4 Kbytes					
	H'E080	H'E081	H'E082		H'E083
Erase unit 4 Kbytes					
	H'EF80	H'EF81	H'EF82		H'EF83

Figure 6.8 Flash Memory Block Configuration

Flash memory control register 2	FLMCR2	R	H'00
Flash memory power control register	FLPWCR	R/W	H'00
Erase block register	EBR	R/W	H'00
Flash memory enable register	FENR	R/W	H'00

Note: FLMCR1, FLMCR2, FLPWCR, EBR, and FENR are 8 bit registers. Only byte access is enabled which are two-state access. These registers are dedicated to the product if flash memory is included. The product in which PROM or ROM is included does not use these registers. When the corresponding address is read in these products, the data is undefined. A write is disabled.

FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to section 10.2.2 Memory Programming/Erasing. By setting this register, the flash memory enters program-verify mode, erase mode, program-verify mode, or erase-verify mode. Read the data in the state that the bits of this register are cleared when using flash memory as normal built-in ROM.

Bit 7—Reserved

This bit is always read as 0 and cannot be modified.

Bit 6—Software Write Enable (SWE)

This bit is to set enabling/disabling of programming/enabling of flash memory (set when the EBR register are to be set).

Bit 6 SWE	Description
0	Programming/erasing is disabled. Other FLMCR1 register bits and all EBR register bits cannot be set. (in
1	Flash memory programming/erasing is enabled.

Bit 5—Erase Setup (ESU)

This bit is to prepare for changing to erase mode. Set this bit to 1 before setting the E bit in FLMCR1 (do not set SWE, PSU, EV, PV, E, and P bits at the same time).

Bit 5 ESU	Description
0	The erase setup state is cancelled (in
1	The flash memory changes to the erase setup state. Set this bit to 1 before setting the E bit to 1 in FLMCR1.

setting the P bit to 1 in FLMCR1.

Bit 3—Erase-Verify (EV)

This bit is to set changing to or cancelling erase-verify mode (do not set SWE, ESU, E, and P bits at the same time).

Bit 3

EV	Description
0	Erase-verify mode is cancelled
1	The flash memory changes to erase-verify mode

Bit 2—Program-Verify (PV)

This bit is to set changing to or cancelling program-verify mode (do not set SWE, ESU, E, and P bits at the same time).

Bit 2

PV	Description
0	Program-verify mode is cancelled
1	The flash memory changes to program-verify mode

Bit 1—Erase (E)

This bit is to set changing to or cancelling erase mode (do not set SWE, ESU, PSU, E, and P bits at the same time).

This bit is to set changing to or cancelling program mode (do not set SWE, ESU, PSU, and E bits at the same time).

Bit 0

P	Description
0	Program mode is cancelled (in
1	When this bit is set to 1, while the SWE = 1 and PSU = 1, the flash memory changes to program mode.

6.6.2 Flash Memory Control Register 2 (FLMCR2)

Bit	7	6	5	4	3	2	1
	FLER	—	—	—	—	—	—
Initial value	0	0	0	0	0	0	0
Read/Write	R	—	—	—	—	—	—

FLMCR2 is a register that displays the state of flash memory programming/erasing. FL is a read-only register, and should not be written to.

Bit 7—Flash Memory Error (FLER)

This bit is set when the flash memory detects an error and goes to the error-protection state during programming or erasing to the flash memory. See section 6.9.3, Error Protection, for details.

Bit 7

FLER	Description
0	The flash memory operates normally. (in
1	Indicates that an error has occurred during an operation on flash memory (programming or erasing).

Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

EBR specifies the flash memory erase area block. EBR is initialized to H'00 when the FLMCR1 is 0. Do not set more than one bit at a time, as this will cause all the bits in automatically cleared to 0. When each bit is set to 1 in EBR, the corresponding block erased. Other blocks change to the erase-protection state. See table 6.7 for the method blocks of the flash memory. When the whole bits are to be erased, erase them in turn block.

Table 6.7 Division of Blocks to Be Erased

EBR	Bit Name	Block (Size)	Address
0	EB0	EB0 (1 Kbyte)	H'0000 to H'03FF
1	EB1	EB1 (1 Kbyte)	H'0400 to H'07FF
2	EB2	EB2 (1 Kbyte)	H'0800 to H'0BFF
3	EB3	EB3 (1 Kbyte)	H'0C00 to H'0FFF
4	EB4	EB4 (28 Kbytes)	H'1000 to H'7FFF
5	EB5	EB5 (16 Kbytes)	H'8000 to H'BFFF
6	EB6	EB6 (8 Kbytes)	H'C000 to H'DFFF
7	EB7	EB7 (4 Kbytes)	H'E000 to H'FFFF



FLPWCR enables or disables a transition to the flash memory power-down mode when switches to subactive mode. The power supply circuit can be read in the subactive mode it is partly halted in the power-down mode.

Bit 7—Power-down Disable (PDWND)

This bit selects the power-down mode of the flash memory when a transition to the subactive mode is made.

Bit 7 PDWND	Description
0	When this bit is 0 and a transition is made to the subactive mode, the flash memory enters the power-down mode. (in power-down mode)
1	When this bit is 1, the flash memory remains in the normal mode even after a transition is made to the subactive mode.

Bits 6 to 0—Reserved

These bits are always read as 0 and cannot be modified.

When changing to boot mode, the boot program built into this LSI is initiated. The boot program transfers the programming control program from the externally-connected host to on-chip memory via SCI32. After erasing the entire flash memory, the programming control program is programmed. This can be used for programming initial values in the on-board state or for a forcible re-programming/erasing. After programming/erasing, programming/erasing can no longer be done in user program mode. In user program mode, individual blocks can be erased and programmed by branching to the user program/erase program prepared by the user.

Table 6.8 Setting Programming Modes

TEST	P32	P86	PB0	PB1	PB2	LSI State after Reset End
0	1	X	X	X	X	User Mode
0	0	1	X	X	X	Boot Mode
1	X	X	0	0	0	Programmer Mode

X: Don't care

6.7.1 Boot Mode

Table 6.9 shows the boot mode operations between reset end and branching to the programming control program. The device uses SCI32 in the boot mode.

1. When boot mode is used, the flash memory programming control program must be transferred from the host beforehand. Prepare a programming control program in accordance with the description in section 6.8, Flash Memory Programming/Erasing.
2. SCI3 should be set to asynchronous mode, and the transfer format as follows: 8-bit data length, 1 stop bit, and no parity. The inversion function of TXD and RXD pins by the SPCR register should be set to "Not to be inverted," so do not put the circuit for inverting a value between the host and the LSI.
3. When the boot program is initiated, the chip measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. The chip then

transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer rate and system clock frequency of this LSI within the ranges listed in table 6.10.

5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area 0xH'FEEF is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program.
6. Before branching to the programming control program, the chip terminates transfer by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate remains set in BRR. Therefore, the programming control program can still use it for transfer of write data or verify data with the host. The TXD pin is high (PCR42 = 1, P42 = 1). The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly for subroutine calls, etc.
7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, for at least 20 states, and then setting the TEST pin and P32 pin. Boot mode is also cleared if a WDT overflow occurs.
8. Do not change the TEST pin and P32 pin input levels in boot mode.




Table 6.10 Oscillating Frequencies (f_{osc}) for which Automatic Adjustment of LS Is Possible

Product Group	Host Bit Rate	Oscillating Frequencies (f_{osc}) Range of
H8/38327F-ZTAT	19,200 bps	16 MHz
H8/38324F-ZTAT	9,600 bps	8 to 16 MHz
H8/38427F-ZTAT	4,800 bps	6 to 16 MHz
H8/38424F-ZTAT	2,400 bps	2 to 16 MHz
	1,200 bps	2 to 16 MHz

in figure 6.10 should be followed. Performing programming operations according to the flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability.

1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to extra addresses.
3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128-byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation according to table 6.11, and additional programming data computation according to table 6.12.
4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area and additional-programming data area to the flash memory. The program address and 128 bytes of data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.
5. The time during which the P bit is set to 1 is the programming time. Figure 6.12 shows the allowable programming times.
6. The watchdog timer (WDT) is set to prevent overprogramming due to program running. An overflow cycle of approximately 6.6 ms is allowed.
7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 8 bits are b'0. Verify data can be read in word size from the address to which a dummy write was performed.
8. The maximum number of repetitions of the program/program-verify sequence of the flash memory is 1,000.




Figure 6.10 Program/Program-Verify Flowchart

Table 6.12 Additional-Program Data Computation Table

Reprogram Data	Verify Data	Additional-Program Data	Comments
0	0	0	Additional-program
0	1	1	No additional prog
1	0	1	No additional prog
1	1	1	No additional prog

Table 6.13 Programming Time

n (Number of Writes)	Programming Time	In Additional Programming	Comments
1 to 6	30	10	
7 to 1,000	200	—	

Note: Time shown in μ s.

3. The time during which the E bit is set to 1 is the flash memory erase time.
4. The watchdog timer (WDT) is set to prevent overerasing due to program runaway, overflow cycle of approximately 19.8 ms is allowed.
5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose is b'0. Verify data can be read in word size from the address to which a dummy w performed.
6. If the read data is not erased successfully, set erase mode again, and repeat the erase verify sequence as before. The maximum number of repetitions of the erase/erase sequence is 100.

6.8.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, are disabled while flash memory is being programmed or erased, or wh program is executing, for the following three reasons:

1. Interrupt during programming/erasing may cause a violation of the programming c algorithm, with the result that normal operation cannot be assured.
2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunction
3. If an interrupt occurs during boot program execution, normal boot mode sequence carried out.




Figure 6.11 Erase/Erase-Verify Flowchart

disabled or aborted because of a transition to reset, subactive mode, subsleep mode, or standby mode. Flash memory control register 1 (FLMCR1), flash memory control register 2 (FLMCR2), and erase block register (EBR) are initialized. In a reset via the $\overline{\text{RES}}$ pin, the state is not entered unless the $\overline{\text{RES}}$ pin is held low until oscillation stabilizes after power-up. In the case of a reset during operation, hold the $\overline{\text{RES}}$ pin low for the $\overline{\text{RES}}$ pulse width specified in the AC Characteristics section.

6.9.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the SWE bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the EBR register (EBR), erase protection can be set for individual blocks. When EBR is set, erase protection is set for all blocks.

6.9.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the error protection bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

The FLMCR1, FLMCR2, and EBR settings are retained, however program mode or erase mode is aborted at the point at which the error occurred. Program mode or erase mode cannot be

(F-Z1A164V3). A 10-MHz input clock is required. For the conditions for transition to programmer mode, see table 6.8.

6.10.1 Socket Adapter

The socket adapter converts the pin allocation of the F-ZTAT device to that of the discrete memory HN28F101. The address of the on-chip flash memory is H'0000 to H'FFFF. Figure 6.10 shows a socket-adapter-pin correspondence diagram.

6.10.2 Programmer Mode Commands

The following commands are supported in programmer mode.

- Memory Read Mode
- Auto-Program Mode
- Auto-Erase Mode
- Status Read Mode

Status polling is used for auto-programming, auto-erasing, and status read modes. In status read mode, detailed internal information is output after the execution of auto-programming or auto-erasing. Table 6.14 shows the sequence of each command. In auto-programming mode, multiple commands are required since 128 bytes are written at the same time. In memory read mode, the number of cycles depends on the number of address write cycles (n).

n: the number of address write cycles






Figure 6.12 Socket Adapter Pin Correspondence Diagram

3. After powering on, memory read mode entered.
 4. Tables 6.15 to 6.17 show the AC characteristics.

Table 6.15 AC Characteristics in Transition to Memory Read Mode

Conditions: $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = 0\text{ V}$, $T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t_{nxtc}	20	—	μs	Figure
$\overline{\text{CE}}$ hold time	t_{ceh}	0	—	ns	
$\overline{\text{CE}}$ setup time	t_{ces}	0	—	ns	
Data hold time	t_{dh}	50	—	ns	
Data setup time	t_{ds}	50	—	ns	
Write pulse width	t_{wep}	70	—	ns	
$\overline{\text{WE}}$ rise time	t_r	—	30	ns	
$\overline{\text{WE}}$ fall time	t_f	—	30	ns	




Figure 6.13 Timing Waveforms for Memory Read after Memory Write

Data hold time	t_{dh}	50	—	ns
Data setup time	t_{ds}	50	—	ns
Write pulse width	t_{wep}	70	—	ns
\overline{WE} rise time	t_r	—	30	ns
\overline{WE} fall time	t_f	—	30	ns




Figure 6.14 Timing Waveforms in Transition from Memory Read Mode to Another Mode

Output disable delay time	t_{df}	—	100	ns
Data output hold time	t_{oh}	5	—	ns




Figure 6.15 \overline{CE} and \overline{OE} Enable State Read Timing Waveforms




Figure 6.16 \overline{CE} and \overline{OE} Clock System Read Timing Waveforms

programming fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.

4. The lower 7 bits of the transfer address must be low. If a value other than an effective address is input, processing will switch to a memory write operation but a write error will be generated.
5. Memory address transfer is performed in the second cycle (figure 6.17). Do not perform another address transfer after the third cycle.
6. Do not perform a command write during a programming operation.
7. Perform one auto-program operation for a 128-byte block for each address. Two or more additional programming operations cannot be performed on a previously programmed block.
8. Confirm normal end of auto-programming by checking I/O6. Alternatively, status read operation can also be used for this purpose (I/O7 status polling uses the auto-program operation decision pin).
9. Status polling I/O6 and I/O7 pin information is retained until the next command write operation. As the next command write has not been performed, reading is possible by enabling \overline{OE} .
10. Table 6.18 shows the AC characteristics.

OE.

5. Table 6.19 shows the AC characteristics.

Table 6.19 AC Characteristics in Auto-Erase Mode

Conditions: $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{SS} = 0 \text{ V}$, $T_a = 25^\circ\text{C} \pm 5^\circ\text{C}$

Item	Symbol	Min	Max	Unit	Notes
Command write cycle	t_{nxtc}	20	—	μs	Figure 6
$\overline{\text{CE}}$ hold time	t_{ceh}	0	—	ns	
$\overline{\text{CE}}$ setup time	t_{ces}	0	—	ns	
Data hold time	t_{dh}	50	—	ns	
Data setup time	t_{ds}	50	—	ns	
Write pulse width	t_{wep}	70	—	ns	
Status polling start time	t_{ests}	1	—	ms	
Status polling access time	t_{spa}	—	150	ns	
Memory erase time	t_{erase}	100	40000	ms	
$\overline{\text{WE}}$ rise time	t_r	—	30	ns	
$\overline{\text{WE}}$ fall time	t_f	—	30	ns	




Figure 6.18 Auto-Erase Mode Timing Waveforms

6.10.6 Status Read Mode

1. Status read mode is provided to identify the kind of abnormal end. Use this mode if an abnormal end occurs in auto-program mode or auto-erase mode.
2. The return code is retained until a command write other than a status read mode command write is executed.
3. Table 6.20 shows the AC characteristics and 6.21 shows the return codes.

Data hold time	t_{dh}	50	—	ns
Data setup time	t_{ds}	50	—	ns
Write pulse width	t_{wep}	70	—	ns
\overline{OE} output delay time	t_{oe}	—	150	ns
Disable delay time	t_{df}	—	100	ns
\overline{CE} output delay time	t_{ce}	—	150	ns
\overline{WE} rise time	t_r	—	30	ns
\overline{WE} fall time	t_f	—	30	ns




Figure 6.19 Status Read Mode Timing Waveforms

I/O4	0	0: Otherwise 1: Erasing error 0: Otherwise
I/O3	0	—
I/O2	0	—
I/O1	0	1: Over counting of writing or erasing 0: Otherwise
I/O0	0	1: Effective address error 0: Otherwise

6.10.7 Status Polling

1. The I/O7 status polling flag indicates the operating status in auto-program/auto-erase mode.
2. The I/O6 status polling flag indicates a normal or abnormal end in auto-program/auto-erase mode.

Table 6.22 Status Polling Output Truth Table

I/O7	I/O6	I/O0 to 5	Status
0	0	0	During internal operation
1	0	0	Abnormal end
1	1	0	Normal end
0	1	0	—

Oscillation stabilization time(ceramic oscillator)	T_{osc1}	5	—	ms
Programmer mode setup time	T_{bmv}	10	—	ms
Vcc hold time	T_{dwn}	0	—	ms




Figure 6.20 Oscillation Stabilization Time, Boot Program Transfer Time and Power-Down Sequence

6.10.9 Notes on Memory Programming

1. When performing programming using programmer mode on a chip that has been programmed/erased in an on-board programming mode, auto-erasing is recommended when carrying out auto-programming.
2. The flash memory is initially in the erased state when the device is shipped by Renesas Technology. For other chips for which the erasure history is unknown, it is recommended that auto-erasing be executed to check and supplement the initialization (erase) level.

consumption.

- Standby mode

All flash memory circuits are halted.

Table 6.24 shows the correspondence between the operating modes of this LSI and the flash memory. In subactive mode, the flash memory can be set to operate in power-down mode by setting the PDWND bit in FLPWCR. When the flash memory returns to its normal operating state from power-down mode or standby mode, a period to stabilize the power supply circuits that has been stopped is needed. When the flash memory returns to its normal operating state, bits STS0 in SYSCR1 must be set to provide a wait time of at least 20 μ s, even when the external clock is being used.

Table 6.24 Flash Memory Operating States

LSI Operating State	Flash Memory Operating State	
	PDWND = 0 (Initial value)	PDWND = 1
Active mode	Normal operating mode	Normal operating mode
Subactive mode	Power-down mode	Normal operating mode
Sleep mode	Normal operating mode	Normal operating mode
Subsleep mode	Standby mode	Standby mode
Standby mode	Standby mode	Standby mode
Watch mode	Standby mode	Standby mode

H8/3827S, H8/38527, and H8/38427 have 2 Kbytes. The RAM is connected to the CPU's 16-bit data bus, allowing high-speed 2-state access for both byte data and word data.

7.1.1 Block Diagram

Figure 7.1 shows a block diagram of the on-chip RAM.




Figure 7.1 RAM Block Diagram (H8/3824R, H8/3824S, H8/38324, and H8/38427)

Each port has of a port control register (PCR) that controls input and output, and a port data register (PDR) for storing output data. Input or output can be assigned to individual pins. See section 2.9.2, Notes on Bit Manipulation, for information on executing bit-manipulation instructions to write data in PCR or PDR.

Ports 5, 6, 7, 8, and A are also used as liquid crystal display segment and common pins in 8-bit units.

Block diagrams of each port are given in Appendix C, I/O Port Block Diagrams.

Table 8.1 Port Functions

Port	Description	Pins	Other Functions	
Port 1	<ul style="list-style-type: none"> • 8-bit I/O port • MOS input pull-up option 	P1 ₇ to P1 ₅ / $\overline{\text{IRQ}}_3$ to $\overline{\text{IRQ}}_1$ / TMIF, TMIC	External interrupts 3 to 1 Timer event interrupts TMIF, TMIC	F S R T T
		P1 ₄ / $\overline{\text{IRQ}}_4$ / $\overline{\text{ADTRG}}$	External interrupt 4 and A/D converter external trigger	F
		P1 ₃ /TMIG	Timer G input capture input	F
		P1 ₂ , P1 ₁ / TMOFH, TMOFL	Timer F output compare output	F
		P1 ₀ /TMOW	Timer A clock output	F

H8/38427 Group)		P3 ₁ /UD/EXCL ^{*2} P3 ₀ /PWM	count-up/down select input, 14-bit PWM output, and external subclock input ^{*2}	PN
Port 4	<ul style="list-style-type: none"> • 1-bit input port • 3-bit I/O port 	P4 ₃ /IRQ ₀	External interrupt 0	PN
		P4 ₂ /TXD ₃₂ P4 ₁ /RXD ₃₂ P4 ₀ /SCK ₃₂	SCI3-2 data output (TXD ₃₂), data input (RXD ₃₂), clock input/output (SCK ₃₂)	SC SM
Port 5	<ul style="list-style-type: none"> • 8-bit I/O port • MOS input pull-up option 	P5 ₇ to P5 ₀ / WKP ₇ to WKP ₀ / SEG ₈ to SEG ₁	Wakeup input (WKP ₇ to WKP ₀), segment output (SEG ₈ to SEG ₁)	PN LP
Port 6	<ul style="list-style-type: none"> • 8-bit I/O port • MOS input pull-up option 	P6 ₇ to P6 ₀ / SEG ₁₆ to SEG ₉	Segment output (SEG ₁₆ to SEG ₉)	LP
Port 7	• 8-bit I/O port	P7 ₇ to P7 ₀ / SEG ₂₄ to SEG ₁₇	Segment output (SEG ₂₄ to SEG ₁₇)	LP
Port 8	• 8-bit I/O port	P8 ₇ /SEG ₃₂ /CL ₁ ^{*3} P8 ₆ /SEG ₃₁ /CL ₂ ^{*3} P8 ₅ /SEG ₃₀ /DO ^{*3} P8 ₄ /SEG ₂₉ /M ^{*3} P8 ₃ to P8 ₀ / SEG ₂₈ to SEG ₂₅	Segment output (SEG ₃₂ to SEG ₂₅) Segment external expansion latch clock (CL ₁) ^{*3} , shift clock (CL ₂) ^{*3} , display data (DO) ^{*3} , alternation signal (M) ^{*3}	LP
Port A	4-bit I/O port	PA ₃ to PA ₀ / COM ₄ to COM ₁	Common output (COM ₄ to COM ₁)	LP
Port B	8-bit input port	PB ₇ to PB ₀ / AN ₇ to AN ₀	A/D converter analog input	AM

- Notes:
1. The $\overline{\text{RES0}}$ function is not implemented in the H8/38327 Group and H8/38427 Group.
 2. The EXCL function is only implemented in the H8/38327 Group and H8/38427 Group.
 3. The external expansion function for LCD segments is not implemented in the H8/38327 Group and H8/38427 Group.




Figure 8.1 Port 1 Pin Configuration

8.2.2 Register Configuration and Description

Table 8.2 shows the port 1 register configuration.

Table 8.2 Port 1 Registers

Name	Abbr.	R/W	Initial Value
Port data register 1	PDR1	R/W	H'00
Port control register 1	PCR1	W	H'00
Port pull-up control register 1	PUCR1	R/W	H'00
Port mode register 1	PMR1	R/W	H'00

bits are set to 1, the values stored in PDR1 are read, regardless of the actual pin states. read while PCR1 bits are cleared to 0, the pin states are read.

Upon reset, PDR1 is initialized to H'00.

2. Port Control Register 1 (PCR1)

Bit	7	6	5	4	3	2	1
	PCR1 ₇	PCR1 ₆	PCR1 ₅	PCR1 ₄	PCR1 ₃	PCR1 ₂	PCR1 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR1 is an 8-bit register for controlling whether each of the port 1 pins P1₇ to P1₀ function as an input pin or output pin. Setting a PCR1 bit to 1 makes the corresponding pin an output pin; clearing the bit to 0 makes the pin an input pin. The settings in PCR1 and in PDR1 are read when the corresponding pin is designated in PMR1 as a general I/O pin.

Upon reset, PCR1 is initialized to H'00.

PCR1 is a write-only register, which is always read as all 1s.

a PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS pull-up, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR1 is initialized to H'00.

4. Port Mode Register 1 (PMR1)

Bit	7	6	5	4	3	2	1
	IRQ3	IRQ2	IRQ1	IRQ4	TMIG	TMOFH	TMOFL
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PMR1 is an 8-bit read/write register, controlling the selection of pin functions for port P1.

Upon reset, PMR1 is initialized to H'00.

Bit 7: P1₇/ $\overline{\text{IRQ}}_3$ /TMIF pin function switch (IRQ3)

This bit selects whether pin P1₇/ $\overline{\text{IRQ}}_3$ /TMIF is used as P1₇ or as $\overline{\text{IRQ}}_3$ /TMIF.

Bit 7

IRQ3	Description
0	Functions as P1 ₇ I/O pin
1	Functions as $\overline{\text{IRQ}}_3$ /TMIF input pin

Note: Rising or falling edge sensing can be designated for IRQ₃, TMIF. For details on settings, see 3. Timer Control Register F (TCRF) in section 9.4.2.

Note: Rising or falling edge sensing can be designated for $\overline{\text{IRQ}}_2$.

Bit 5: $\text{P1}_5/\overline{\text{IRQ}}_1/\text{TMIC}$ pin function switch (IRQ1)

This bit selects whether pin $\text{P1}_5/\overline{\text{IRQ}}_1/\text{TMIC}$ is used as P1_5 or as $\overline{\text{IRQ}}_1/\text{TMIC}$.

Bit 5

IRQ1

Description

	Description	
0	Functions as P1_5 I/O pin	(i)
1	Functions as $\overline{\text{IRQ}}_1/\text{TMIC}$ input pin	

Note: Rising or falling edge sensing can be designated for $\overline{\text{IRQ}}_1/\text{TMIC}$.
For details of TMIC pin setting, see 1. Timer mode register C (TMC) in section 9.

Bit 4: $\text{P1}_4/\overline{\text{IRQ}}_4/\overline{\text{ADTRG}}$ pin function switch (IRQ4)

This bit selects whether pin $\text{P1}_4/\overline{\text{IRQ}}_4/\overline{\text{ADTRG}}$ is used as P1_4 or as $\overline{\text{IRQ}}_4/\overline{\text{ADTRG}}$.

Bit 4

IRQ4

Description

	Description	
0	Functions as P1_4 I/O pin	(i)
1	Functions as $\overline{\text{IRQ}}_4/\overline{\text{ADTRG}}$ input pin	

Note: For details of $\overline{\text{ADTRG}}$ pin setting, see section 12.3.2, Start of A/D Conversion by Trigger Input.

Bit 2: P1₂/TMOFH pin function switch (TMOFH)

This bit selects whether pin P1₂/TMOFH is used as P1₂ or as TMOFH.

Bit 2

TMOFH	Description
0	Functions as P1 ₂ I/O pin
1	Functions as TMOFH output pin

Bit 1: P1₁/TMOFL pin function switch (TMOFL)

This bit selects whether pin P1₁/TMOFL is used as P1₁ or as TMOFL.

Bit 1

TMOFL	Description
0	Functions as P1 ₁ I/O pin
1	Functions as TMOFL output pin

Bit 0: P1₀/TMOW pin function switch (TMOW)

This bit selects whether pin P1₀/TMOW is used as P1₀ or as TMOW.

Bit 0

TMOW	Description
0	Functions as P1 ₀ I/O pin
1	Functions as TMOW output pin

IRQ ₃	0		1
PCR1 ₇	0	1	*
CKSL2 to CKSL0	*		Not 0**
Pin function	P1 ₇ input pin	P1 ₇ output pin	$\overline{\text{IRQ}}_3$ input pin

Note: When this pin is used as the TMIF input pin, clear bit IEN3 to 0 to disable the IRQ₃ interrupt.

P1 ₆ / $\overline{\text{IRQ}}_2$	The pin function depends on bits IRQ2 in PMR1 and bit PCR1 ₆ in PCR1.			
	IRQ2	0		1
	PCR1 ₆	0	1	*
	Pin function	P1 ₆ input pin	P1 ₆ output pin	$\overline{\text{IRQ}}_2$ input pin

P1 ₅ / $\overline{\text{IRQ}}_1$ TMIC	The pin function depends on bit IRQ1 in PMR1, bits TMC2 to TMC0 in PMR1 and bit PCR1 ₅ in PCR1.			
	IRQ1	0		1
	PCR1 ₅	0	1	*
	TMC2 to TMC0	*		Not 111
Pin function	P1 ₅ input pin	P1 ₅ output pin	$\overline{\text{IRQ}}_1$ input pin	

Note: When this pin is used as the TMIC input pin, clear bit IEN1 to 0 to disable the IRQ₁ interrupt.

Note: When this pin is used as the ADTRG input pin, clear bit IEN4 IENR1 to disable the IRQ₄ interrupt.

P1 ₃ /TMIG	The pin function depends on bit TMIG in PMR1 and bit PCR1 ₃ in PCR1.			
	TMIG	0		1
	PCR1 ₃	0	1	*
	Pin function	P1 ₃ input pin	P1 ₃ output pin	TMIG input pin

P1 ₂ /TMOFH	The pin function depends on bit TMOFH in PMR1 and bit PCR1 ₂ in PCR1.			
	TMOFH	0		1
	PCR1 ₂	0	1	*
	Pin function	P1 ₂ input pin	P1 ₂ output pin	TMOFH output pin

P1 ₁ /TMOFL	The pin function depends on bit TMOFL in PMR1 and bit PCR1 ₁ in PCR1.			
	TMOFL	0		1
	PCR1 ₁	0	1	*
	Pin function	P1 ₁ input pin	P1 ₁ output pin	TMOFL output pin

P1 ₀ /TMOW	The pin function depends on bit TMOW in PMR1 and bit PCR1 ₀ in PCR1.			
	TMOW	0		1
	PCR1 ₀	0	1	*
	Pin function	P1 ₀ input pin	P1 ₀ output pin	TMOW output pin

P1₀/TMOW
P1₁/TMOFL
P1₂/TMOFH
P1₃/TMIG
P1₄/IRQ₄/ADTRG
P1₅/IRQ₁/TMIC

Note: * A high-level signal is output when the MOS pull-up is in the on state.

8.2.5 MOS Input Pull-Up

Port 1 has a built-in MOS input pull-up function that can be controlled by software. When the PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the MOS input pull-up for that pin. The MOS input pull-up function is in the off state after a reset.

PCR1 _n	0	0	1
PUCR1 _n	0	1	*
MOS input pull-up	Off	On	Off



making connections to external circuitry. Note that in the mask ROM and ZTAT version, the device continues to operate normally.




Figure 8.2 Port 3 Pin Configuration

8.3.2 Register Configuration and Description

Table 8.5 shows the port 3 register configuration.

Table 8.5 Port 3 Registers

Name	Abbr.	R/W	Initial Value
Port data register 3	PDR3	R/W	H'00
Port control register 3	PCR3	W	H'00
Port pull-up control register 3	PUCR3	R/W	H'00
Port mode register 2	PMR2	R/W	H'58
Port mode register 3	PMR3	R/W	H'04

bits are set to 1, the values stored in PDR3 are read, regardless of the actual pin states. read while PCR3 bits are cleared to 0, the pin states are read.

Upon reset, PDR3 is initialized to H'00.

2. Port Control Register 3 (PCR3)

Bit	7	6	5	4	3	2	1
	PCR3 ₇	PCR3 ₆	PCR3 ₅	PCR3 ₄	PCR3 ₃	PCR3 ₂	PCR3 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR3 is an 8-bit register for controlling whether each of the port 3 pins P3₇ to P3₀ function as an input pin or output pin. Setting a PCR3 bit to 1 makes the corresponding pin an output pin; clearing the bit to 0 makes the pin an input pin. The settings in PCR3 and in PDR3 are read when the corresponding pin is designated in PMR3 as a general I/O pin.

Upon reset, PCR3 is initialized to H'00.

PCR3 is a write-only register, which is always read as all 1s.

a PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS pull-up, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR3 is initialized to H'00.

4. Port Mode Register 3 (PMR3)

Bit	7	6	5	4	3	2	1
	AEVL	AEVH	WDCKS	NCS	IRQ0	RESO*	UD
Initial value	0	0	0	0	0	1	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: * The RESO bit is not implemented in the H8/38327 Group and H8/38427 Group.

PMR3 is an 8-bit read/write register, controlling the selection of pin functions for port P3.

Upon reset, PMR3 is initialized to H'04.

Bit 7: P3₇/AEVL pin function switch (AEVL)

This bit selects whether pin P3₇/AEVL is used as P3₇ or as AEVL.

Bit 7

AEVL	Description
0	Functions as P3 ₇ I/O pin
1	Functions as AEVL input pin

Bit 5: Watchdog timer source clock select (WDCKS)

This bit selects the watchdog timer source clock.

Bit 5

WDCKS	Description	
0	$\phi/8192$ selected	(i
1	$\phi w/32$ selected	

Bit 4: TMIG noise canceler select (NCS)

This bit controls the noise canceler for the input capture input signal (TMIG).

Bit 4

NCS	Description	
0	Noise cancellation function not used	(i
1	Noise cancellation function used	

Bit 3: P4₃/ $\overline{\text{IRQ}}_0$ pin function switch (IRQ₀)

This bit selects whether pin P4₃/ $\overline{\text{IRQ}}_0$ is used as P4₃ or as $\overline{\text{IRQ}}_0$.

Bit 3

IRQ₀	Description	
0	Functions as P4 ₃ input pin	(i
1	Functions as $\overline{\text{IRQ}}_0$ input pin	

1 Functions as \overline{RESO} output pin

Bit 1: P3₁/UD pin function switch (SI1)

This bit selects whether pin P3₁/UD is used as P3₁ or as UD.

Bit 1

UD	Description
0	Functions as P3 ₁ I/O pin
1	Functions as UD input pin

Bit 0: P3₀/PWM pin function switch (PWM)

This bit selects whether pin P3₀/PWM is used as P3₀ or as PWM.

Bit 0

PWM	Description
0	Functions as P3 ₀ I/O pin
1	Functions as PWM output pin

Upon reset, PMR2 is initialized to H'58. The information on this register applies to the Group and H8/38427 Group.

Bit 7: P3₁/UD/EXCL pin function switch (EXCL)

This bit selects whether pin P3₁/UD/EXCL is used as P3₁/UD or as EXCL. When the pin is used as EXCL an external clock should be input to it. See section 4, Clock Pulse Generators, connection example.

Bit 7 EXCL	Description	
0	Functions as P3 ₁ /UD I/O pin	(input)
1	Functions as EXCL input pin	

Bit 6: Reserved bit

Bit 6 is a reserved bit. It is always read as 1 and cannot be modified.

Bit 5: Reserved bit

Bit 5 is a readable/writable reserved bit.

Bits 4 and 3: Reserved bits

Bits 4 and 3 are reserved bits. They are always read as 1 and cannot be modified.

Bits 2 to 0: Reserved bits

Bits 2 to 0 are readable/writable reserved bits.

AEVL	0		
PCR3 ₇	0	1	
Pin function	P3 ₇ input pin	P3 ₇ output pin	AEV

P3₆/AEVH The pin function depends on bit AEVH in PMR3 and bit PCR3₆ in PCR3.

AEVH	0		
PCR3 ₆	0	1	
Pin function	P3 ₆ input pin	P3 ₆ output pin	AEV

P3₅/TXD₃₁ The pin function depends on bit TE₃₁ in SCR3-1, bit SPC31 in SPCR3-1, and bit PCR3₅ in PCR3.

SPC31	0		
TE ₃₁	0		
PCR3 ₅	0	1	
Pin function	P3 ₅ input pin	P3 ₅ output pin	TXD ₃₁

P3₄/RXD₃₁ The pin function depends on bit RE₃₁ in SCR3-1 and bit PCR3₄ in PCR3.

RE ₃₁	0		
PCR3 ₄	0	1	
Pin function	P3 ₄ input pin	P3 ₄ output pin	RXD ₃₁

P3₃/SCK₃₁ The pin function depends on bits CK311, CK310, and SMR31 in SPCR3-1 and bit PCR3₃ in PCR3.

CK311	0		
CK310	0		1
COM3 ₁	0		1 *
PCR3 ₃	0	1	*
Pin function	P3 ₃ input pin	P3 ₃ output pin	SCK ₃₁ output pin

H8/38427)

The pin function depends on bit PCR3₂ in PCR3.

PCR3 ₂	0	1
Pin function	P3 ₂ input pin	P3 ₂ output pin

P3₁/UD
(H8/3827R,
H8/3827S)

- H8/3827R Group and H8/3827S Group

The pin function depends on bit UD in PMR3 and bit PCR3₁ in PCR3.

UD	0		1
PCR3 ₁	0	1	*
Pin function	P3 ₁ input pin	P3 ₁ output pin	UD input pin

P3₁/UD/EXCL
(H8/38327,
H8/38427)

- H8/38327 Group and H8/38427 Group

The pin function depends on bit EXCL in PMR2, bit UD in PMR3, PCR3₁ in PCR3.

EXCL	0		
UD	0		1
PCR3 ₁	0	1	*
Pin function	P3 ₁ input pin	P3 ₁ output pin	UD input pin

P3₀/PWM

The pin function depends on bit PWM in PMR3 and bit PCR3₀ in PCR3.

PWM	0		
PCR3 ₀	0	1	
Pin function	P3 ₀ input pin	P3 ₀ output pin	PWM

P3 ₀ /TXD ₃₁	impedance	previous state	previous state	impedance	previous state
P3 ₄ /RXD ₃₁					
P3 ₃ /SCK ₃₁					
P3 ₂ /RESO ^{*2}	RESO				
	output				
P3 ₂ ^{*4}	Pull-up				
	MOS on				
P3 ₂ ^{*3}	High-				
P3 ₁ /UD ^{*2}	impedance				
P3 ₁ /UD/EXCL ^{*3*4}					
P3 ₀ /PWM					

- Notes:
1. A high-level signal is output when the MOS pull-up is in the on state.
 2. Applies to H8/3827R Group and H8/3827S Group.
 3. Applies to the mask ROM version of the H8/38327 Group and H8/38427 Group.
 4. Applies to the F-ZTAT version of the H8/38327 Group and H8/38427 Group.

8.3.5 MOS Input Pull-Up

Port 3 has a built-in MOS input pull-up function that can be controlled by software. When the PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the MOS pull-up function at that pin. The MOS pull-up function is in the off state after a reset.

PCR3 _n	0	0	1
PUCR3 _n	0	1	*
MOS input pull-up	Off	On	Off




Figure 8.3 Port 4 Pin Configuration

8.4.2 Register Configuration and Description

Table 8.8 shows the port 4 register configuration.

Table 8.8 Port 4 Registers

Name	Abbr.	R/W	Initial Value
Port data register 4	PDR4	R/W	H'F8
Port control register 4	PCR4	W	H'F8

bits are set to 1, the values stored in PDR4 are read, regardless of the actual pin states. read while PCR4 bits are cleared to 0, the pin states are read.

Upon reset, PDR4 is initialized to H'F8.

2. Port Control Register 4 (PCR4)

Bit	7	6	5	4	3	2	1
	—	—	—	—	—	PCR4 ₂	PCR4 ₁
Initial value	1	1	1	1	1	0	0
Read/Write	—	—	—	—	—	W	W

PCR4 is an 8-bit register for controlling whether each of port 4 pins P4₂ to P4₀ function as an input pin or output pin. Setting a PCR4 bit to 1 makes the corresponding pin an output pin, and clearing the bit to 0 makes the pin an input pin. PCR4 and PDR4 settings are valid when the corresponding pins are designated for general-purpose input/output by SCR3-2.

Upon reset, PCR4 is initialized to H'F8.

PCR4 is a write-only register, which always reads all 1s.

IRQ0	0	1
Pin function	P4 ₃ input pin	$\overline{\text{IRQ}}_0$ input

P4₂/TXD₃₂ The pin function depends on bit TE₃₂ in SCR3-2, bit SPC32 in SPCR, PCR4₂ in PCR4.

SPC32	0		
TE ₃₂	0		
PCR4 ₂	0	1	
Pin function	P4 ₂ input pin	P4 ₂ output pin	TXD ₃₂

P4₁/RXD₃₂ The pin function depends on bit RE₃₂ in SCR3-2 and bit PCR4₁ in PCR4.

RE ₃₂	0		
PCR4 ₁	0	1	
Pin function	P4 ₁ input pin	P4 ₁ output pin	RXD ₃₂

P4₀/SCK₃₂ The pin function depends on bit CKE321 and CKE320 in SCR3-2, bit SMR32, and bit PCR4₀ in PCR4.

CKE321	0		
CKE320	0		1
COM32	0		1 *
PCR4 ₀	0	1	*
Pin function	P4 ₀ input pin	P4 ₀ output pin	SCK ₃₂ output pin

8.5 Port 5

8.5.1 Overview

Port 5 is an 8-bit I/O port, configured as shown in figure 8.4.




Figure 8.4 Port 5 Pin Configuration

Port pull-up control register 5	PUCR5	R/W	H'00
Port mode register 5	PMR5	R/W	H'00

1. Port Data Register 5 (PDR5)

Bit	7	6	5	4	3	2	1
	P5 ₇	P5 ₆	P5 ₅	P5 ₄	P5 ₃	P5 ₂	P5 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR5 is an 8-bit register that stores data for port 5 pins P5₇ to P5₀. If port 5 is read while bits are set to 1, the values stored in PDR5 are read, regardless of the actual pin states. If port 5 is read while PCR5 bits are cleared to 0, the pin states are read.

Upon reset, PDR5 is initialized to H'00.

2. Port Control Register 5 (PCR5)

Bit	7	6	5	4	3	2	1
	PCR5 ₇	PCR5 ₆	PCR5 ₅	PCR5 ₄	PCR5 ₃	PCR5 ₂	PCR5 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR5 is an 8-bit register for controlling whether each of the port 5 pins P5₇ to P5₀ function as an input pin or output pin. Setting a PCR5 bit to 1 makes the corresponding pin an output pin, and clearing the bit to 0 makes the pin an input pin. PCR5 and PDR5 settings are valid when the corresponding pins are designated for general-purpose input/output by PMR5 and bits 5 to 0 of the LPCR_SGS0 in LPCR.

Upon reset, PCR5 is initialized to H'00.

PUCR5 controls whether the MOS pull-up of each of port 5 pins P5₇ to P5₀ is on or off. If a PUCR5 bit is cleared to 0, setting the corresponding PUCR5 bit to 1 turns on the MOS pull-up on the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR5 is initialized to H'00.

4. Port Mode Register 5 (PMR5)

Bit	7	6	5	4	3	2	1
	WKP ₇	WKP ₆	WKP ₅	WKP ₄	WKP ₃	WKP ₂	WKP ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PMR5 is an 8-bit read/write register, controlling the selection of pin functions for port 5.

Upon reset, PMR5 is initialized to H'00.

Bit n: P5_n/ $\overline{\text{WKP}}_n$ /SEG_{n+1} pin function switch (WKP_n)

When pin P5_n/ $\overline{\text{WKP}}_n$ /SEG_{n+1} is not used as SEG_{n+1}, these bits select whether the pin functions as P5_n or $\overline{\text{WKP}}_n$.

Bit n WKP _n	Description
0	Functions as P5 _n I/O pin
1	Functions as $\overline{\text{WKP}}_n$ input pin

Note: For use as SEG_{n+1}, see section 13.2.1, LCD Port Control Register (LPCR).

SGS3 to SGS0	0***			
WKP _n	0		1	
PCR5 _n	0	1	*	
Pin function	P5 _n input pin	P5 _n output pin	WKP _n input pin	c

8.5.4 Pin States

Table 8.13 shows the port 5 pin states in each operating mode.

Table 8.13 Port 5 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive
P5 ₇ /WKP ₇ / SEG ₈ to P5 ₀ / WKP ₀ /SEG ₁	High-impedance	Retains previous state	Retains previous state	High-impedance*	Retains previous state	Functional

Note: * A high-level signal is output when the MOS pull-up is in the on state.

8.6 Port 6

8.6.1 Overview

Port 6 is an 8-bit I/O port. The port 6 pin configuration is shown in figure 8.5.




Figure 8.5 Port 6 Pin Configuration

1. Port Data Register 6 (PDR6)

Bit	7	6	5	4	3	2	1
	P6 ₇	P6 ₆	P6 ₅	P6 ₄	P6 ₃	P6 ₂	P6 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

PDR6 is an 8-bit register that stores data for port 6 pins P6₇ to P6₀.

If port 6 is read while PCR6 bits are set to 1, the values stored in PDR6 are read, regardless of the actual pin states. If port 6 is read while PCR6 bits are cleared to 0, the pin states are read.

Upon reset, PDR6 is initialized to H'00.

2. Port Control Register 6 (PCR6)

Bit	7	6	5	4	3	2	1
	PCR6 ₇	PCR6 ₆	PCR6 ₅	PCR6 ₄	PCR6 ₃	PCR6 ₂	PCR6 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR6 is an 8-bit register for controlling whether each of the port 6 pins P6₇ to P6₀ function as an input pin or output pin.

Setting a PCR6 bit to 1 makes the corresponding pin (P6₇ to P6₀) an output pin, while a bit to 0 makes the pin an input pin. PCR6 and PDR6 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in LPCR.

Upon reset, PCR6 is initialized to H'00.

PUCR6 controls whether the MOS pull-up of each of the port 6 pins P6₇ to P6₀ is on or off. If a PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS pull-up of the corresponding pin, while clearing the bit to 0 turns off the MOS pull-up.

Upon reset, PUCR6 is initialized to H'00.

8.6.3 Pin Functions

Table 8.15 shows the port 6 pin functions.

Table 8.15 Port 6 Pin Functions

Pin	Pin Functions and Selection Method		
P6 ₇ /SEG ₁₆ to P6 ₀ /SEG ₉	The pin function depends on bit PCR6 _n in PCR6 and bits SGS3 to SGS0 in LPCR. (n = 0 to 7)		
	SEG3 to SEG ₀	00**, 010*	
	PCR6 _n	0	1
	Pin function	P6 _n input pin	P6 _n output pin

Note: * A high-level signal is output when the MOS pull-up is in the on state.

8.6.5 MOS Input Pull-Up

Port 6 has a built-in MOS pull-up function that can be controlled by software. When a cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the MOS pull-up for that port. The MOS pull-up function is in the off state after a reset.

PCR6 _n	0	0	1
PUCR6 _n	0	1	*
MOS input pull-up	Off	On	Off




Figure 8.6 Port 7 Pin Configuration

8.7.2 Register Configuration and Description

Table 8.17 shows the port 7 register configuration.

Table 8.17 Port 7 Registers

Name	Abbr.	R/W	Initial Value
Port data register 7	PDR7	R/W	H'00
Port control register 7	PCR7	W	H'00

PDR7 is an 8-bit register that stores data for port 7 pins P7₇ to P7₀. If port 7 is read while bits are set to 1, the values stored in PDR7 are read, regardless of the actual pin states. If port 7 is read while PCR7 bits are cleared to 0, the pin states are read.

Upon reset, PDR7 is initialized to H'00.

2. Port Control Register 7 (PCR7)

Bit	7	6	5	4	3	2	1
	PCR7 ₇	PCR7 ₆	PCR7 ₅	PCR7 ₄	PCR7 ₃	PCR7 ₂	PCR7 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR7 is an 8-bit register for controlling whether each of the port 7 pins P7₇ to P7₀ function as an input pin or output pin. Setting a PCR7 bit to 1 makes the corresponding pin an output pin, and clearing the bit to 0 makes the pin an input pin. PCR7 and PDR7 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 in the LPCR.

Upon reset, PCR7 is initialized to H'00.

PCR7 is a write-only register, which always reads as all 1s.

SEGS3 to SEGS0	00**		0
PCR7 _n	0	1	
Pin function	P7 _n input pin	P7 _n output pin	SEG _n

8.7.4 Pin States

Table 8.19 shows the port 7 pin states in each operating mode.

Table 8.19 Port 7 Pin States

Pins	Reset	Sleep	Subsleep	Standby	Watch	Subactive
P7 ₇ /SEG ₂₄ to P7 ₀ /SEG ₁₇	High-impedance	Retains previous state	Retains previous state	High-impedance	Retains previous state	Functional




Figure 8.7 Port 8 Pin Configuration

8.8.2 Register Configuration and Description

Table 8.20 shows the port 8 register configuration.

Table 8.20 Port 8 Registers

Name	Abbr.	R/W	Initial Value
Port data register 8	PDR8	R/W	H'00
Port control register 8	PCR8	W	H'00

bits are set to 1, the values stored in PDR8 are read, regardless of the actual pin states. read while PCR8 bits are cleared to 0, the pin states are read.

Upon reset, PDR8 is initialized to H'00.

2. Port Control Register 8 (PCR8)

Bit	7	6	5	4	3	2	1
	PCR8 ₇	PCR8 ₆	PCR8 ₅	PCR8 ₄	PCR8 ₃	PCR8 ₂	PCR8 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PCR8 is an 8-bit register for controlling whether each of the port 8 pins P8₇ to P8₀ function as an input or output pin. Setting a PCR8 bit to 1 makes the corresponding pin an output pin, and clearing the bit to 0 makes the pin an input pin. PCR8 and PDR8 settings are valid when the corresponding pins are designated for general-purpose input/output by bits SGS3 to SGS0 and LPCR.

Upon reset, PCR8 is initialized to H'00.

PCR8 is a write-only register, which is always read as all 1s.

CL₁

in LPCR.

SEGS3 to SEGS0	000*		001*, 01**, 1***	
SGX	0		0	
PCR8 ₇	0	1	*	
Pin function	P8 ₇ input pin	P8 ₇ output pin	SEG ₃₂ output pin	CL

P8₆/SEG₃₁/
CL₂The pin function depends on bit PCR8₆ in PCR8 and bits SGX and SEGS₃₁ in LPCR.

SEGS3 to SEGS0	000*		001*, 01**, 1***	
SGX	0		0	
PCR8 ₆	0	1	*	
Pin function	P8 ₆ input pin	P8 ₆ output pin	SEG ₃₁ output pin	CL

P8₅/SEG₃₀/
DOThe pin function depends on bit PCR8₅ in PCR8 and bits SGX and SEGS₃₀ in LPCR.

SEGS3 to SEGS0	000*		001*, 01**, 1***	
SGX	0		0	
PCR8 ₅	0	1	*	
Pin function	P8 ₅ input pin	P8 ₅ output pin	SEG ₃₀ output pin	DO

P8₄/SEG₂₉/
MThe pin function depends on bit PCR8₄ in PCR8 and bits SGX and SEGS₂₉ in LPCR.

SEGS3 to SEGS0	000*		001*, 01**, 1***	
SGX	0		0	
PCR8 ₄	0	1	*	
Pin function	P8 ₄ input pin	P8 ₄ output pin	SEG ₂₉ output pin	M

P8₃/SEG₂₈ to
P8₀/SEG₂₅The pin function depends on bit PCR8_n in PCR8 and bits SEGS₃ to SEGS₀ (n = 25, 26, 27, 28, 29, 30, 31, 32)

SEGS3 to SEGS0	000*		001*, 01**, 1***	
PCR8 _n	0	1	*	
Pin function	P8 _n input pin	P8 _n output pin	SEG _{n+25} output pin	

Rev. 6.00 Aug 04, 2006 page 228 of 626
REJ09B0144-0600


8.9 Port A

8.9.1 Overview

Port A is a 4-bit I/O port, configured as shown in figure 8.8.




Figure 8.8 Port A Pin Configuration

1. Port Data Register A (PDRA)

Bit	7	6	5	4	3	2	1
	—	—	—	—	PA ₃	PA ₂	PA ₁
Initial value	1	1	1	1	0	0	0
Read/Write	—	—	—	—	R/W	R/W	R/W

PDRA is an 8-bit register that stores data for port A pins PA₃ to PA₀. If port A is read while PCRA bits are set to 1, the values stored in PDRA are read, regardless of the actual pin states. If port A is read while PCRA bits are cleared to 0, the pin states are read.

Upon reset, PDRA is initialized to H'F0.

2. Port Control Register A (PCRA)

Bit	7	6	5	4	3	2	1
	—	—	—	—	PCRA ₃	PCRA ₂	PCRA ₁
Initial value	1	1	1	1	0	0	0
Read/Write	—	—	—	—	R/W	R/W	R/W

PCRA controls whether each of port A pins PA₃ to PA₀ functions as an input pin or output pin. Setting a PCRA bit to 1 makes the corresponding pin an output pin, while clearing the bit makes the pin an input pin. PCRA and PDRA settings are valid when the corresponding pin is designated for general-purpose input/output by LPCR.

Upon reset, PCRA is initialized to H'F0.

PCRA is a write-only register, which always reads all 1s.

SEGS3 to SEGS0	0000	0000	
PCRA ₃	0	1	
Pin function	PA ₃ input pin	PA ₃ output pin	COM

PA₂/COM₃ The pin function depends on bit PCRA₂ in PCRA and bits SGS3 to S

SEGS3 to SEGS0	0000	0000	N
PCRA ₂	0	1	
Pin function	PA ₂ input pin	PA ₂ output pin	COM

PA₁/COM₂ The pin function depends on bit PCRA₁ in PCRA and bits SGS3 to S

SEGS3 to SEGS0	0000	0000	N
PCRA ₁	0	1	
Pin function	PA ₁ input pin	PA ₁ output pin	COM

PA₀/COM₁ The pin function depends on bit PCRA₀ in PCRA and bits SGS3 to S

SEGS3 to SEGS0	0000		N
PCRA ₀	0	1	
Pin function	PA ₀ input pin	PA ₀ output pin	COM

8.10 Port B

8.10.1 Overview

Port B is an 8-bit input-only port, configured as shown in figure 8.9.




Figure 8.9 Port B Pin Configuration

Port Data Register B (PDRB)

Bit	7	6	5	4	3	2	1
	PB ₇	PB ₆	PB ₅	PB ₄	PB ₃	PB ₂	PB ₁
Read/Write	R	R	R	R	R	R	R

Reading PDRB always gives the pin states. However, if a port B pin is selected as an channel for the A/D converter by AMR bits CH3 to CH0, that pin reads 0 regardless of voltage.

8.11 Input/Output Data Inversion Function

8.11.1 Overview

With input pins $\overline{\text{WKP}}_0$ to $\overline{\text{WKP}}_7$, RXD₃₁, and RXD₃₂, and output pins TXD₃₁ and TXD₃₂ can be handled in inverted form.




Figure 8.10 Input/Output Data Inversion Function

Serial Port Control Register (SPCR)

Bit	7	6	5	4	3	2	1
	—	—	SPC32	SPC31	SCINV3	SCINV2	SCINV1
Initial value	1	1	0	0	0	0	0
Read/Write	—	—	R/W	R/W	R/W	R/W	R/W

SPCR is an 8-bit readable/writable register that performs RXD₃₁, RXD₃₂, TXD₃₁, and TXD₃₂ input/output data inversion switching. SPCR is initialized to H'C0 by a reset.

Bits 7 and 6: Reserved bits

Bits 7 and 6 are reserved; they are always read as 1 and cannot be modified.

Bit 5: P4₂/TXD₃₂ pin function switch (SPC32)

This bit selects whether pin P4₂/TXD₃₂ is used as P4₂ or as TXD₃₂.

Bit 5

SPC32	Description
0	Functions as P4 ₂ I/O pin (i)
1	Functions as TXD ₃₂ output pin*

Note: * Set the TE bit in SCR3 after setting this bit to 1.

Note: Set the TE bit in CSRS after setting this bit to 1.

Bit 3: TXD₃₂ pin output data inversion switch

Bit 3 specifies whether or not TXD₃₂ pin output data is to be inverted.

Bit 3

SCINV3	Description
0	TXD ₃₂ output data is not inverted
1	TXD ₃₂ output data is inverted

Bit 2: RXD₃₂ pin input data inversion switch

Bit 2 specifies whether or not RXD₃₂ pin input data is to be inverted.

Bit 2

SCINV2	Description
0	RXD ₃₂ input data is not inverted
1	RXD ₃₂ input data is inverted

Bit 1: TXD₃₁ pin output data inversion switch

Bit 1 specifies whether or not TXD₃₁ pin output data is to be inverted.

Bit 1

SCINV1	Description
0	TXD ₃₁ output data is not inverted
1	TXD ₃₁ output data is inverted

8.11.3 Note on Modification of Serial Port Control Register

When a serial port control register is modified, the data being input or output up to that point is inverted immediately after the modification, and an invalid data change is input or output. When modifying a serial port control register, do so in a state in which data changes are invalid.

8.12 Application Note

8.12.1 The Management of the Un-Use Terminal

If an I/O pin not used by the user system is floating, pull it up or down.

- If an unused pin is an input pin, handle it in one of the following ways:
 - Pull it up to V_{CC} with an on-chip pull-up MOS.
 - Pull it up to V_{CC} with an external resistor of approximately 100 k Ω .
 - Pull it down to V_{SS} with an external resistor of approximately 100 k Ω .
 - For a pin also used by the A/D converter, pull it up to AV_{CC} .
- If an unused pin is an output pin, handle it in one of the following ways:
 - Set the output of the unused pin to high and pull it up to V_{CC} with an external resistor of approximately 100 k Ω .
 - Set the output of the unused pin to low and pull it down to V_{SS} with an external resistor of approximately 100 k Ω .

Table 9-11 Timer Functions

Name	Functions	Internal Clock	Event Input Pin	Waveform Output Pin	Rem
Timer A	• 8-bit interval timer	$\phi/8$ to $\phi/8192$ (8 choices)	—	—	
	• Interval function				
	• Time base	$\phi_W/128$ (choice of 4 overflow periods)			
	• Clock output	$\phi/4$ to $\phi/32$ ϕ_W , $\phi_W/4$ to $\phi_W/32$ (9 choices)	—	TMOV	
Timer C	• 8-bit timer	$\phi/4$ to $\phi/8192$, $\phi_W/4$ (7 choices)	TMIC	—	Up- count cont soft hard
	• Interval function				
	• Event counting function				
	• Up-count/down-count selectable				
Timer F	16-bit timer	$\phi/4$ to $\phi/32$, $\phi_W/4$ (4 choices)	TMIF	TMOFL TMOFH	
	Event counting function Also usable as two independent 8-bit timers Output compare output function				
Timer G	• 8-bit timer	$\phi/2$ to $\phi/64$, $\phi_W/4$ (4 choices)	TMIG	—	• Co cle • Bu inp no
	• Input capture function				
	• Interval function				

- Counts events asynchronous to ϕ and ϕ_w
-

9.2 Timer A

9.2.1 Overview

Timer A is an 8-bit timer with interval timing and real-time clock time-base functions. A time-base function is available when a 32.768-kHz crystal oscillator is connected. A clock signal, divided from 32.768 kHz, from 38.4 kHz (if a 38.4 kHz crystal oscillator is connected), or the system clock, can be output at the TMOW pin.

1. Features

Features of timer A are given below.

- Choice of eight internal clock sources ($\phi/8192$, $\phi/4096$, $\phi/2048$, $\phi/512$, $\phi/256$, $\phi/128$, $\phi/64$, $\phi/8$).
- Choice of four overflow periods (1 s, 0.5 s, 0.25 s, 31.25 ms) when timer A is used with the time base (using a 32.768 kHz crystal oscillator).
- An interrupt is requested when the counter overflows.
- Any of nine clock signals can be output at the TMOW pin: 32.768 kHz divided by 32, 16, 8, or 4 (1 kHz, 2 kHz, 4 kHz, 8 kHz, 32,768 kHz) or 38.4 kHz divided by 32, 16, 8, or 4 (2.4 kHz, 4.8 kHz, 9.6 kHz, 38.4 kHz), and the system clock divided by 32, 16, 8, or 4.
- Use of module standby mode enables this module to be placed in standby mode independent of the system clock when not used.




Figure 9.1 Block Diagram of Timer A

3. Pin Configuration

Table 9.2 shows the timer A pin configuration.

Table 9.2 Pin Configuration

Name	Abbr.	I/O	Function
Clock output	TMOw	Output	Output of waveform generated by timer A out

Clock stop register 1	CKSTPR1	R/W	H'FF
Subclock output select register	CWOSR	R/W	H'FE

9.2.2 Register Descriptions

1. Timer Mode Register A (TMA)

Bit	7	6	5	4	3	2	1
	TMA7	TMA6	TMA5	—	TMA3	TMA2	TMA1
Initial value	0	0	0	1	0	0	0
Read/Write	R/W	R/W	R/W	—	R/W	R/W	R/W

TMA is an 8-bit read/write register for selecting the prescaler, input clock, and output clock.

Upon reset, TMA is initialized to H'10.

CWOS	TMA7	TMA6	TMA5	Clock Output	
0	0	0	0	$\phi/32$	
			1	$\phi/16$	
			1	0	$\phi/8$
			1	$\phi/4$	
1	1	0	0	$\phi_w/32$	
			1	$\phi_w/16$	
			1	0	$\phi_w/8$
			1	$\phi_w/4$	
1	*	*	*	ϕ_w	

Bit 4: Reserved bit

Bit 4 is reserved; it is always read as 1, and cannot be modified.

			1	PSS, $\phi/4096$	
			0	PSS, $\phi/2048$	
			1	PSS, $\phi/512$	
1	0	0	0	PSS, $\phi/256$	
			1	PSS, $\phi/128$	
			1	PSS, $\phi/32$	
			1	PSS, $\phi/8$	
1	0	0	0	PSW, 1 s	Clock (when 32.7
			1	PSW, 0.5 s	
			1	PSW, 0.25 s	
			1	PSW, 0.03125 s	
1	0	0	0	PSW and TCA are reset	
			1		
			1		
			1		

source for input to this counter is selected by bits TMA3 to TMA0 in timer mode register 1 (TMA). TCA values can be read by the CPU in active mode, but cannot be read in standby mode. When TCA overflows, the IRRTA bit in interrupt request register 1 (IRR1) is set.

TCA is cleared by setting bits TMA3 and TMA2 of TMA to 11.

Upon reset, TCA is initialized to H'00.

3. Clock Stop Register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1
	—	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP
Initial value	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for timer modules. Only the bit relating to timer A is described here. For details of the other bits, see the sections on the relevant modules.

Bit 0: Timer A module standby mode control (TACKSTP)

Bit 0 controls setting and clearing of module standby mode for timer A.

TACKSTP	Description
0	Timer A is set to module standby mode
1	Timer A module standby mode is cleared

CWOSR is initialized to H'FE by a reset.

Bits 7 to 1: Reserved bits

Bits 7 to 1 are reserved; they are always read as 1 and cannot be modified.

Bit 0: TMOW pin clock select (CWOS)

Bit 0 selects the clock to be output from the TMOW pin.

Bit 0

CWOS **Description**

0	Clock output from timer A is output (see TMA)	(i
---	---	----

1	ϕ_w is output	
---	--------------------	--

timing resume immediately. The clock input to timer A is selected by bits TMA2 to TMA0 in TMA; any of eight internal clock signals output by prescaler S can be selected.

After the count value in TCA reaches H'FF, the next clock signal input causes timer A overflow, setting bit IRRTA to 1 in interrupt request register 1 (IRR1). If IENTA = 1 in enable register 1 (IENR1), a CPU interrupt is requested.*

At overflow, TCA returns to H'00 and starts counting up again. In this mode timer A functions as an interval timer that generates an overflow output at intervals of 256 input clock pulses.

Note: * For details on interrupts, see section 3.3, Interrupts.

2. Real-Time Clock Time Base Operation

When bit TMA3 in TMA is set to 1, timer A functions as a real-time clock time base by outputting clock signals output by prescaler W. The overflow period of timer A is set by bits TMA2 to TMA0 in TMA. A choice of four periods is available. In time base operation (TMA3 = 1), bit TMA2 to 1 clears both TCA and prescaler W to their initial values of H'00.

3. Clock Output

Setting bit TMOW in port mode register 1 (PMR1) to 1 causes a clock signal to be output from pin TMOW. Nine different clock output signals can be selected by means of bits TMA7 to TMA4 in TMA and bit CWOS in CWOSR. The system clock divided by 32, 16, 8, or 4 can be output in active mode and sleep mode. A 32.768 kHz or 38.4 kHz signal divided by 32, 16, 8, or 4 can be output in active mode, sleep mode, watch mode, subactive mode, and subsleep mode. The 32.768 kHz or 38.4 kHz clock is output in all modes except the reset state.

	Clock time base	Reset	Functions	Functions	Functions	Functions	Functions	Halted
TMA	CWOSR	Reset	Functions	Retained	Retained	Functions	Retained	Retained

Note: When the real-time clock time base function is selected as the internal clock of T active mode or sleep mode, the internal clock is not synchronous with the system clock. It is synchronized by a synchronizing circuit. This may result in a maximum error of 1 count per the count cycle.

9.2.5 Application Note

When bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) is cleared to 0, bit 3 (TACKSTP) of the timer mode register A (TMA) cannot be rewritten.

Set bit 0 (TACKSTP) of the clock stop register 1 (CKSTPR1) to 1 before rewriting bit 3 (TACKSTP) of the timer mode register A (TMA).



Features of timer C are given below.

- Choice of seven internal clock sources ($\phi/8192$, $\phi/2048$, $\phi/512$, $\phi/64$, $\phi/16$, $\phi/4$, ϕ_w) and one external clock (can be used to count external events).
- An interrupt is requested when the counter overflows.
- Up/down-counter switching is possible by hardware or software.
- Subactive mode and subsleep mode operation is possible when $\phi_w/4$ is selected as clock, or when an external clock is selected.
- Use of module standby mode enables this module to be placed in standby mode in ϕ_w when not used.




Figure 9.2 Block Diagram of Timer C

3. Pin Configuration

Table 9.5 shows the timer C pin configuration.

Table 9.5 Pin Configuration

Name	Abbr.	I/O	Function
Timer C event input	TMIC	Input	Input pin for event in
Timer C up/down-count selection	UD	Input	Timer C up/down sel

Timer load register C	TLC	W	H'00
Clock stop register 1	CKSTPR1	R/W	H'FF

9.3.2 Register Descriptions

1. Timer Mode Register C (TMC)

Bit	7	6	5	4	3	2	1
	TMC7	TMC6	TMC5	—	—	TMC2	TMC1
Initial value	0	0	0	1	1	0	0
Read/Write	R/W	R/W	R/W	—	—	R/W	R/W

TMC is an 8-bit read/write register for selecting the auto-reload function and input clock for performing up/down-counter control.

Upon reset, TMC is initialized to H'18.

Bit 7: Auto-reload function select (TMC7)

Bit 7 selects whether timer C is used as an interval timer or auto-reload timer.

Bit 7 TMC7	Description
0	Interval timer function selected
1	Auto-reload function selected

1	*	Hardware control by UD pin input UD pin input high: Down-counter UD pin input low: Up-counter
---	---	---

Bits 4 and 3: Reserved bits

Bits 4 and 3 are reserved; they are always read as 1 and cannot be modified.

Bits 2 to 0: Clock select (TMC2 to TMC0)

Bits 2 to 0 select the clock input to TCC. For external event counting, either the rising edge can be selected.

Bit 2 TMC2	Bit 1 TMC1	Bit 0 TMC0	Description
0	0	0	Internal clock: $\phi/8192$
0	0	1	Internal clock: $\phi/2048$
0	1	0	Internal clock: $\phi/512$
0	1	1	Internal clock: $\phi/64$
1	0	0	Internal clock: $\phi/16$
1	0	1	Internal clock: $\phi/4$
1	1	0	Internal clock: $\phi w/4$
1	1	1	External event (TMIC): rising or falling edge*

Note: * The edge of the external event signal is selected by bit IEG1 in the IRQ edge select register (IEGR). See 1. IRQ edge select register (IEGR) in 3.3.2 for details. be set to 1 in port mode register 1 (PMR1) before setting 111 in bits TMC2 to

input. The clock source for input to this counter is selected by bits TMC2 to TMC0 in register C (TMC). TCC values can be read by the CPU at any time.

When TCC overflows from H'FF to H'00 or to the value set in TLC, or underflows from H'FF or to the value set in TLC, the IRRTC bit in IRR2 is set to 1.

TCC is allocated to the same address as TLC.

Upon reset, TCC is initialized to H'00.

3. Timer Load Register C (TLC)

Bit	7	6	5	4	3	2	1
	TLC7	TLC6	TLC5	TLC4	TLC3	TLC2	TLC1
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

TLC is an 8-bit write-only register for setting the reload value of timer counter C (TCC).

When a reload value is set in TLC, the same value is loaded into timer counter C as well as TCC starts counting up from that value. When TCC overflows or underflows during operation in reload mode, the TLC value is loaded into TCC. Accordingly, overflow/underflow period is set within the range of 1 to 256 input clocks.

The same address is allocated to TLC as to TCC.

Upon reset, TLC is initialized to H'00.

modules. Only the bit relating to timer C is described here. For details of the other bits, see sections on the relevant modules.

Bit 1: Timer C module standby mode control (TCCKSTP)

Bit 1 controls setting and clearing of module standby mode for timer C.

TCCKSTP	Description	
0	Timer C is set to module standby mode	
1	Timer C module standby mode is cleared	(i)

9.3.3 Timer Operation

1. Interval Timer Operation

When bit TMC7 in timer mode register C (TMC) is cleared to 0, timer C functions as an interval timer.

Upon reset, TCC is initialized to H'00 and TMC to H'18, so TCC continues up-counting as an interval up-counter without halting immediately after a reset. The timer C operating clock is selected from seven internal clock signals output by prescalers S and W, or an external clock signal at pin TMIC. The selection is made by bits TMC2 to TMC0 in TMC.

TCC up/down-count control can be performed either by software or hardware. The selection is made by bits TMC6 and TMC5 in TMC.

After the count value in TCC reaches H'FF (H'00), the next clock input causes timer C to overflow (underflow), setting bit IRRTC to 1 in IRR2. If IENTC = 1 in interrupt enable register IRR1, a CPU interrupt is requested.

At overflow (underflow), TCC returns to H'00 (H'FF) and starts counting up (down) again.

TCC starts its count.

After the count value in TCC reaches H'FF (H'00), the next clock signal input causes the overflow/underflow. The TLC value is then loaded into TCC, and the count continues from the TLC value. The overflow/underflow period can be set within a range from 1 to 256 input clock cycles depending on the TLC value.

The clock sources, up/down control, and interrupts in auto-reload mode are the same as in normal mode.

In auto-reload mode (TMC7 = 1), when a new value is set in TLC, the TLC value is automatically loaded into TCC.

3. Event Counter Operation

Timer C can operate as an event counter, counting rising or falling edges of an external event signal input at pin TMIC. External event counting is selected by setting bits TMC2 to TMC4 in timer mode register C to all 1s (111).

When timer C is used to count external event input, bit IRQ1 in PMR1 should be set to 1 and IEN1 in IENR1 cleared to 0 to disable interrupt IRQ₁ requests.

4. TCC Up/Down Control by Hardware

With timer C, TCC up/down control can be performed by UD pin input. When bit TMC5 = 1 in TMC, TCC functions as an up-counter when UD pin input is high, and as a down-counter when low.

When using UD pin input, set bit UD to 1 in PMR3.

	Auto reload	Reset	Functions	Functions	Halted	Functions/ Halted*	Functions/ Halted*	Halted
TMC		Reset	Functions	Retained	Retained	Functions	Retained	Retained

Note: * When $\phi_w/4$ is selected as the TCC internal clock in active mode or sleep mode, the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle of $1/\phi$ (s). When the counter is operated in subactive mode or subsleep mode, select $\phi_w/4$ as the internal clock or select an external clock. The counter will not operate on any other internal clock. If $\phi_w/4$ is selected as the internal clock for the counter when $\phi_w/8$ has been selected as subclock ϕ_{SUB} , the lower 2 bits of the counter operate on the same cycle, and the operation of the least significant bit is unaffected by the operation of the counter.



- An external event (TMIC) is used in subsleep mode.

Symptom

- The counter increments or decrements twice for a single external event input.

Approximate rate of occurrence

The approximate rate of occurrence in cases where the external event input is not synchronized with internal operation is defined by the following equation.

$$\text{Approximate rate of occurrence } P = 30 \text{ ns} / t_{\text{subcyc}}$$

For example, if $t_{\text{subcyc}} = 61.06 \mu\text{s}$ (subclock $\phi_w/2$), $P = 0.0005$ (0.05%). If 2,000 event inputs occur, there is a likelihood that one of them will cause the counter increment or decrement twice (+2 or -2).

The symptom described is caused by the internal circuit configuration of the device and is therefore difficult to avoid. Therefore, it is not advisable to use the clock counter for applications requiring a high degree of accuracy.

1. Features

Features of timer F are given below.

- Choice of four internal clock sources ($\phi/32$, $\phi/16$, $\phi/4$, $\phi_w/4$) or an external clock (can operate as an external event counter)
- TMOFH pin (TMOFL pin) toggle output provided using a single compare match signal (initial value can be set)
- Counter resetting by a compare match signal
- Two interrupt sources: one compare match, one overflow
- Can operate as two independent 8-bit timers (timer FH and timer FL) (in 8-bit mode)

	Timer FH 8-Bit Timer*	Timer FL 8-Bit Timer/Event Counter
Internal clock	Choice of 4 ($\phi/32$, $\phi/16$, $\phi/4$, $\phi_w/4$)	
Event input	—	TMIF pin
Toggle output	One compare match signal, output to TMOFH pin(initial value settable)	One compare match signal, output to TMOFL pin (initial value settable)
Counter reset	Counter can be reset by compare match signal	
Interrupt sources	One compare match One overflow	

Note: * When timer F operates as a 16-bit timer, it operates on the timer FL overflow.

- Operation in watch mode, subactive mode, and subsleep mode
When $\phi_w/4$ is selected as the internal clock, timer F can operate in watch mode, subactive mode, and subsleep mode.
- Use of module standby mode enables this module to be placed in standby mode independent of the CPU when not used.




Figure 9.3 Block Diagram of Timer F

4. Register Configuration

Table 9.9 shows the register configuration of timer F.

Table 9.9 Timer F Registers

Name	Abbr.	R/W	Initial Value
Timer control register F	TCRF	W	H'00
Timer control/status register F	TCSRF	R/W	H'00
8-bit timer counter FH	TCFH	R/W	H'00
8-bit timer counter FL	TCFL	R/W	H'00
Output compare register FH	OCRFH	R/W	H'FF
Output compare register FL	OCRFL	R/W	H'FF
Clock stop register 1	CKSTPR1	R/W	H'FF

Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	TCFH								TCFL							

TCF is a 16-bit read/write up-counter configured by cascaded connection of 8-bit timer counters TCFH and TCFL. In addition to the use of TCF as a 16-bit counter with TCFH as the higher 8 bits and TCFL as the lower 8 bits, TCFH and TCFL can also be used as independent 8-bit counters.

TCFH and TCFL can be read and written by the CPU, but when they are used in 16-bit mode, data transfer to and from the CPU is performed via a temporary register (TEMP). For details, see section 9.4.3, CPU Interface.

TCFH and TCFL are each initialized to H'00 upon reset.

a. 16-bit mode (TCF)

When CKSH2 is cleared to 0 in TCRF, TCF operates as a 16-bit counter. The TCFH (TCFL) is selected by bits CKSL2 to CKSL0 in TCRF.

TCF can be cleared in the event of a compare match by means of CCLR in TCSR. When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSR. If OVFH in TCSR is 1 at this time, IRRTFH is set to 1 in IRR2, and if IENTFH in IENR2 is 1, an interrupt request is sent to the CPU.

b. 8-bit mode (TCFL/TCFH)

When CKSH2 is set to 1 in TCRF, TCFH and TCFL operate as two independent 8-bit counters. The TCFH (TCFL) input clock is selected by bits CKSH2 to CKSH0 (CKSL2 to CKSL0) in TCRF.

TCFH (TCFL) can be cleared in the event of a compare match by means of CCLR in TCSR.

When TCFH (TCFL) overflows from H'FF to H'00, OVFH (OVFL) is set to 1 in TCSR. If OVIEH (OVIEL) in TCSR is 1 at this time, IRRTFH (IRRFTFL) is set to 1 in IRR2. If IENTFH (IENTFL) in IENR2 is 1, an interrupt request is sent to the CPU.

Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
	OCRFH								OCRFL							

OCRF is a 16-bit read/write register composed of the two registers OCRFH and OCRFL. In addition to the use of OCRF as a 16-bit register with OCRFH as the upper 8 bits and OCRFL as the lower 8 bits, OCRFH and OCRFL can also be used as independent 8-bit registers.

OCRFH and OCRFL can be read and written by the CPU, but when they are used in 16-bit data transfer to and from the CPU is performed via a temporary register (TEMP). For details on TEMP, see section 9.4.3, CPU Interface.

OCRFH and OCRFL are each initialized to H'FF upon reset.

a. 16-bit mode (OCRF)

When CKSH2 is cleared to 0 in TCRF, OCRF operates as a 16-bit register. OCRF contents are constantly compared with TCF, and when both values match, CMFH is set to 1 in TCRF. At the same time, IRRTFH is set to 1 in IRR2. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin by means of compare matches. The output level can be set (high or low) by means of TOLH in TCRF.

b. 8-bit mode (OCRFH/OCRFL)

When CKSH2 is set to 1 in TCRF, OCRFH and OCRFL operate as two independent 8-bit registers. OCRFH contents are compared with TCFH, and OCRFL contents are compared with TCFH. When the OCRFH (OCRFL) and TCFH (TCFL) values match, CMFH (CMFL) is set to 1 in TCRF. At the same time, IRRTFH (IRRTFL) is set to 1 in IRR2. If IENTFH (IENR2) is 1 at this time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin (TMOFL pin) by means of compare matches, and the output level can be set (high or low) by means of TOLH (TOLL) in TCRF.

TCRF is an 8-bit write-only register that switches between 16-bit mode and 8-bit mode and selects the input clock from among four internal clock sources or external event input, and sets the output level of the TMOFH and TMOFL pins.

TCRF is initialized to H'00 upon reset.

Bit 7: Toggle output level H (TOLH)

Bit 7 sets the TMOFH pin output level. The output level is effective immediately after the bit is written.

Bit 7 TOLH	Description
0	Low level
1	High level

Bits 6 to 4: Clock select H (CKSH2 to CKSH0)

Bits 6 to 4 select the clock input to TCFH from among four internal clock sources or TCFH overflow.

Bit 6 CKSH2	Bit 5 CKSH1	Bit 4 CKSH0	Description
0	0	0	16-bit mode, counting on TCFL overflow signal
0	0	1	
0	1	0	
0	1	1	Use prohibited
1	0	0	Internal clock: Counting on $\phi/32$
1	0	1	Internal clock: Counting on $\phi/16$
1	1	0	Internal clock: Counting on $\phi/4$
1	1	1	Internal clock: Counting on $\phi_w/4$



Bits 2 to 0: Clock select L (CKSL2 to CKSL0)

Bits 2 to 0 select the clock input to TCFL from among four internal clock sources or external event input.

Bit 2 CKSL2	Bit 1 CKSL1	Bit 0 CKSL0	Description
0	0	0	Counting on external event (TMIF) rising/falling edge (i
0	0	1	
0	1	0	
0	1	1	Use prohibited
1	0	0	Internal clock: Counting on $\phi/32$
1	0	1	Internal clock: Counting on $\phi/16$
1	1	0	Internal clock: Counting on $\phi/4$
1	1	1	Internal clock: Counting on $\phi w/4$

Note: * External event edge selection is set by IEG3 in the IRQ edge select register. For details, see 1. IRQ edge select register (IEGR) in section 3.3.2.

Note that the timer F counter may increment if the setting of IRQ3 in port mode 1 (PMR1) is changed from 0 to 1 while the TMIF pin is low in order to change pin function.

TCSRFB is an 8-bit read/write register that performs counter clear selection, overflow flag setting, and compare match flag setting, and controls enabling of overflow interrupt requests.

TCSRFB is initialized to H'00 upon reset.

Bit 7: Timer overflow flag H (OVFH)

Bit 7 is a status flag indicating that TCFH has overflowed from H'FF to H'00. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 7 OVFH	Description
0	Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH
1	Setting condition: Set when TCFH overflows from H'FF to H'00

Bit 6: Compare match flag H (CMFH)

Bit 6 is a status flag indicating that TCFH has matched OCRFH. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 6 CMFH	Description
0	Clearing condition: After reading CMFH = 1, cleared by writing 0 to CMFH
1	Setting condition: Set when the TCFH value matches the OCRFH value

Bit 4: Counter clear H (CCLRH)

In 16-bit mode, bit 4 selects whether TCF is cleared when TCF and OCRF match.

In 8-bit mode, bit 4 selects whether TCFH is cleared when TCFH and OCRFH match.

Bit 4

CCLRH	Description
0	16-bit mode: TCF clearing by compare match is disabled 8-bit mode: TCFH clearing by compare match is disabled (i
1	16-bit mode: TCF clearing by compare match is enabled 8-bit mode: TCFH clearing by compare match is enabled

Bit 3: Timer overflow flag L (OVFL)

Bit 3 is a status flag indicating that TCFL has overflowed from H'FF to H'00. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 3

OVFL	Description
0	Clearing condition: After reading OVFL = 1, cleared by writing 0 to OVFL (i
1	Setting condition: Set when TCFL overflows from H'FF to H'00

1	Setting condition: Set when the TCFL value matches the OCRFL value
---	---

Bit 1: Timer overflow interrupt enable L (OVIEL)

Bit 1 selects enabling or disabling of interrupt generation when TCFL overflows.

Bit 1

OVIEL	Description
0	TCFL overflow interrupt request is disabled
1	TCFL overflow interrupt request is enabled

Bit 0: Counter clear L (CCLRL)

Bit 0 selects whether TCFL is cleared when TCFL and OCRFL match.

Bit 0

CCLRL	Description
0	TCFL clearing by compare match is disabled
1	TCFL clearing by compare match is enabled

modules. Only the bit relating to timer F is described here. For details of the other bits, see sections on the relevant modules.

Bit 2: Timer F module standby mode control (TFCKSTP)

Bit 2 controls setting and clearing of module standby mode for timer F.

TFCKSTP	Description	
0	Timer F is set to module standby mode	
1	Timer F module standby mode is cleared	(i)

9.4.3 CPU Interface

TCF and OCRF are 16-bit read/write registers, but the CPU is connected to the on-chip modules by an 8-bit data bus. When the CPU accesses these registers, it therefore uses a temporary register (TEMP).

In 16-bit mode, TCF read/write access and OCRF write access must be performed 16 bits at a time (using two consecutive byte-size MOV instructions), and the upper byte must be accessed first, then the lower byte. Data will not be transferred correctly if only the upper byte or only the lower byte is accessed.

In 8-bit mode, there are no restrictions on the order of access.

1. Write Access

Write access to the upper byte results in transfer of the upper-byte write data to TEMP. Write access to the lower byte results in transfer of the data in TEMP to the upper register byte and direct transfer of the lower-byte write data to the lower register byte.




Figure 9.4 Write Access to TCR (CPU → TCF)




Figure 9.5 Read Access to TCF (TCF → CPU)

Timer F has two operating modes, 16-bit timer mode and 8-bit timer mode. The operation of these modes is described below.

a. Operation in 16-bit timer mode

When CKSH2 is cleared to 0 in timer control register F (TCRF), timer F operates as a 16-bit timer.

Following a reset, timer counter F (TCF) is initialized to H'0000, output compare register F (OCRF) to H'FFFF, and timer control register F (TCRF) and timer control/status register F (TCSRf) to H'00. The counter starts incrementing on external event (TMIF) input. The external event edge selection is set by IEG3 in the IRQ edge select register (IEGR). The timer F operating clock can be selected from four internal clocks or an external clock by means of bits CKSL2 to CKSL0 in TCRF.

OCRF contents are constantly compared with TCF, and when both values match, OVFH is set to 1 in TCSRf. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU. At the same time, TMOFH pin output is toggled. If CCLRfH in TCSRf is 1, TMOFH pin output is cleared. TMOFH pin output can also be set by TOLH in TCRF.

When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRf. If OVFH in TCSRf and IENTFH in IENR2 are both 1, an interrupt request is sent to the CPU.

b. Operation in 8-bit timer mode

When CKSH2 is set to 1 in TCRF, TCF operates as two independent 8-bit timers, TCFH and TCFL. The TCFH/TCFL input clock is selected by CKSH2 to CKSH0/CKSL2 to TCRF.

When the OCRFH/OCRFL and TCFH/TCFL values match, CMFH/CMFL is set to 1 in TCSRf. If IENTFH/IENTFL in IENR2 is 1, an interrupt request is sent to the CPU. At the same time, TMOFH pin/TMOFL pin output is toggled. If CCLRfH/CCLRfL in TCSRf is 1, TMOFH pin/TMOFL pin output is cleared. TMOFH pin/TMOFL pin output can also be set by TOLH in TCRF.

When TCFH/TCFL overflows from H'FF to H'00, OVFH/OVFL is set to 1 in TCSRf. If OVFH/OVFL in TCSRf and IENTFH/IENTFL in IENR2 are both 1, an interrupt request is sent to the CPU.

External event input is selected by clearing CKSEL2 to 0 in TCRF. TCF can increment either the rising or falling edge of external event input. External event edge selection IEG3 in the interrupt controller's IEGR register. An external event pulse width of a system clocks (ϕ) is necessary. Shorter pulses will not be counted correctly.

3. TMOFH/TMOFL Output Timing

In TMOFH/TMOFL output, the value set in TOLH/TOLL in TCRF is output. The output is toggled by the occurrence of a compare match. Figure 9.6 shows the output timing.




Figure 9.6 TMOFH/TMOFL Output Timing

The compare match flag (CMFH or CMFL) is set to 1 when the TCF and OCRF values match. The compare match signal is generated in the last state during which the values match (the counter is updated from the matching value to a new value). When TCF matches OCRF, the compare match signal is not generated until the next counter clock.

7. Timer F Operation Modes

Timer F operation modes are shown in table 9.10.

Table 9.10 Timer F Operation Modes

Operation Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby
TCF	Reset	Functions	Functions	Functions/ Halted*	Functions/ Halted*	Functions/ Halted*	Halted
OCRF	Reset	Functions	Held	Held	Functions	Held	Held
TCRF	Reset	Functions	Held	Held	Functions	Held	Held
TCSRFB	Reset	Functions	Held	Held	Functions	Held	Held

Note: * When $\phi_w/4$ is selected as the TCF internal clock in active mode or sleep mode, the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count of $1/\phi$ (s). When the counter is operated in subactive mode, watch mode, or sleep mode, $\phi_w/4$ must be selected as the internal clock. The counter will not operate if another internal clock is selected.

signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the write. TMOFL pin output is unstable in 16-bit mode, and should not be used; the TMO should be used as a port pin.

If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match signal generation if the clock is stopped.

Compare match flag CMFH is set when all 16 bits match and a compare match signal is generated. Compare match flag CMFL is set if the setting conditions for the lower 8 bits are satisfied.

When TCF overflows, OVFH is set. OVFL is set if the setting conditions are satisfied and the lower 8 bits overflow. If a TCFL write and overflow signal output occur simultaneously, the overflow signal is not output.

2. 8-bit Timer Mode

a. TCFH, OCRFH

In toggle output, TMOFH pin output is toggled when a compare match occurs. If a TCFH write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLH data is output to the TMOFH pin as a result of the TCRF write.

If an OCRFH write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, if the written data and the counter value match, a compare match signal will be generated at that point. The compare match signal is output in synchronization with the TCFH clock.

If a TCFH write and overflow signal output occur simultaneously, the overflow signal is not output.

b. TCFL, OCRFL

In toggle output, TMOFL pin output is toggled when a compare match occurs. If a TCFL write by a MOV instruction and generation of the compare match signal occur simultaneously, TOLL data is output to the TMOFL pin as a result of the TCRF write.

5. Clear Timer FH, Timer FL Interrupt Request Flags (IKRIFH, IKRIFL),
Timer Overflow Flags H, L (OVFH, OVFL) and Compare Match Flags H, L
(CMFH, CMFL)

When $\phi_w/4$ is selected as the internal clock, “Interrupt factor generation signal” will be outputted with ϕ_w and the signal will be outputted with ϕ_w width. And, “Overflow signal” and “Compare match signal” are controlled with 2 cycles of ϕ_w signals. Those signals are outputted with ϕ_w width of ϕ_w (figure 9.7)

In active (high-speed, medium-speed) mode, even if you cleared interrupt request flag during the term of validity of “Interrupt factor generation signal”, same interrupt request flag is set again. (figure 9.7 (1)) And, you cannot be cleared timer overflow flag and compare match flag during the term of validity of “Overflow signal” and “Compare match signal”.

For interrupt request flag is set right after interrupt request is cleared, interrupt process is not completed. timer FH, timer FL interrupt might be repeated. (figure 9.7 (2)) Therefore, to definitely clear interrupt request flag in active (high-speed, medium-speed) mode, clear should be processed after the time that calculated with below (1) formula. And, to definitely clear timer overflow flag and compare match flag, clear should be processed after read timer control status register 1 after the time that calculated with below (1) formula. For ST of (1) formula, please substitute the longest number of execution states in used instruction. (10 states of RTE instruction when MULXU, DIVXU instruction is not used, 14 states when MULXU, DIVXU instruction is used) In subactive mode, there are not limitation for interrupt request flag, timer overflow flag, compare match flag clear.

The term of validity of “Interrupt factor generation signal”

$$= 1 \text{ cycle of } \phi_w + \text{waiting time for completion of executing instruction} \\ + \text{interrupt time synchronized with } \phi = 1/\phi_w + ST \times (1/\phi) + (2/\phi) \text{ (second)} \dots (1)$$

ST: Executing number of execution states

- Operate interrupt permission (set IENFH, IENFL to 1).

Method 2

- Set interrupt handling routine time to more than time that calculated with (1) for
- Clear interrupt request flags (IRRTFH, IRRTFL) at the end of interrupt handling
- After read timer control status register F (TCSR F), clear timer overflow flags (OVFL) and compare match flags (CMFH, CMFL).

All above attentions are also applied in 16-bit mode and 8-bit mode.




Figure 9.7 Clear Interrupt Request Flag when Interrupt Factor Generation Signal

In subactive mode, even $\phi_w/4$ is selected as the internal clock, normal read/write TCF

Rev. 6.00 Aug 04, 2006 pag

REJ00

RENESAS

accurate measurement of the input capture input signal duty by using input capture input timer G functions as an 8-bit interval timer.

1. Features

Features of timer G are given below.

- Choice of four internal clock sources ($\phi/64$, $\phi/32$, $\phi/2$, $\phi w/4$)
- Dedicated input capture functions for rising and falling edges
- Level detection at counter overflow

It is possible to detect whether overflow occurred when the input capture input signal was high or when it was low.

- Selection of whether or not the counter value is to be cleared at the input capture input signal rising edge, falling edge, or both edges
- Two interrupt sources: one input capture, one overflow. The input capture input signal rising edge or falling edge can be selected as the interrupt source.
- A built-in noise canceler eliminates high-frequency component noise in the input capture input signal.
- Watch mode, subactive mode and subsleep mode operation is possible when $\phi w/4$ is used as the internal clock.
- Use of module standby mode enables this module to be placed in standby mode independent of the CPU when not used.




Figure 9.8 Block Diagram of Timer G

4. Register Configuration

Table 9.12 shows the register configuration of timer G.

Table 9.12 Timer G Registers

Name	Abbr.	R/W	Initial Value
Timer control register G	TMG	R/W	H'00
Timer counter G	TCG	—	H'00
Input capture register GF	ICRGF	R	H'00
Input capture register GR	ICRGR	R	H'00
Clock stop register 1	CKSTPR1	R/W	H'FF

Read/write
TCG is an 8-bit up-counter which is incremented by clock input. The input clock is selected by bits CKS1 and CKS0 in TMG.

TMIG in PMR1 is set to 1 to operate TCG as an input capture timer, or cleared to 0 to operate TCG as an interval timer*. In input capture timer operation, the TCG value can be cleared on the rising edge, falling edge, or both edges of the input capture input signal, according to the setting made in TMG.

When TCG overflows from H'FF to H'00, if OVIE in TMG is 1, IRRRTG is set to 1 in IENR2 in IENTG is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see section 3.3, Interrupts.

TCG cannot be read or written by the CPU. It is initialized to H'00 upon reset.

Note: * An input capture signal may be generated when TMIG is modified.

detected, the current TCG value is transferred to ICRGF. If IIEGS in TMG is 1 at this time, IRRTG is set to 1 in IRR2, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see section 3.3, Interrupts.

To ensure dependable input capture operation, the pulse width of the input capture input must be at least 2ϕ or $2\phi_{SUB}$ (when the noise canceler is not used).

ICRGF is initialized to H'00 upon reset.

3. Input Capture Register GR (ICRGR)

Bit	7	6	5	4	3	2	1
	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1
Initial value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

ICRGR is an 8-bit read-only register. When a rising edge of the input capture input signal is detected, the current TCG value is transferred to ICRGR. If IIEGS in TMG is 1 at this time, IRRTG is set to 1 in IRR2, and if IENTG in IENR2 is 1, an interrupt request is sent to the CPU.

For details of the interrupt, see section 3.3, Interrupts.

To ensure dependable input capture operation, the pulse width of the input capture input must be at least 2ϕ or $2\phi_{SUB}$ (when the noise canceler is not used).

ICRGR is initialized to H'00 upon reset.

TMG is an 8-bit read/write register that performs TCG clock selection from four inter sources, counter clear selection, and edge selection for the input capture input signal in request, controls enabling of overflow interrupt requests, and also contains the overflow

TMG is initialized to H'00 upon reset.

Bit 7: Timer overflow flag H (OVFH)

Bit 7 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input signal is high. This flag is set by hardware and cleared by software. It cannot be cleared by software.

Bit 7

OVFH Description

0	Clearing condition: After reading OVFH = 1, cleared by writing 0 to OVFH
1	Setting condition: Set when TCG overflows from H'FF to H'00

Bit 6: Timer overflow flag L (OVFL)

Bit 6 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input signal is low, or in interval operation. This flag is set by hardware and cleared by software. It cannot be set by software.

Bit 5: Timer overflow interrupt enable (OVIE)

Bit 5 selects enabling or disabling of interrupt generation when TCG overflows.

Bit 5 OVIE	Description	
0	TCG overflow interrupt request is disabled	(i
1	TCG overflow interrupt request is enabled	

Bit 4: Input capture interrupt edge select (IIEGS)

Bit 4 selects the input capture input signal edge that generates an interrupt request.

Bit 4 IIEGS	Description	
0	Interrupt generated on rising edge of input capture input signal	(i
1	Interrupt generated on falling edge of input capture input signal	

Bits 3 and 2: Counter clear 1 and 0 (CCLR1, CCLR0)

Bits 3 and 2 specify whether or not TCG is cleared by the rising edge, falling edge, or both edges of the input capture input signal.

Bit 3 CCLR1	Bit 2 CCLR0	Description	
0	0	TCG clearing is disabled	(i
0	1	TCG cleared by falling edge of input capture input signal	
1	0	TCG cleared by rising edge of input capture input signal	
1	1	TCG cleared by both edges of input capture input signal	

1	0	Internal clock: Counting on $\phi/2$
1	1	Internal clock: Counting on $\phi/4$

5. Clock Stop Register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1
	—	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP
Initial value	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for timer modules. Only the bit relating to timer G is described here. For details of the other bits, see the sections on the relevant modules.

Bit 3: Timer G module standby mode control (TGCKSTP)

Bit 3 controls setting and clearing of module standby mode for timer G.

TGCKSTP	Description
0	Timer G is set to module standby mode
1	Timer G module standby mode is cleared




Figure 9.9 Noise Canceler Block Diagram

The noise canceler consists of five latch circuits connected in series and a match detector. When the noise cancellation function is not used ($NCS = 0$), the system clock is selected as the sampling clock. When the noise cancellation function is used ($NCS = 1$), the sampling clock is the internal clock selected by CKS1 and CKS0 in TMG, the input capture input is sampled on the rising edge of this clock, and the data is judged to be correct when all the latch outputs match. If all the outputs do not match, the previous value is retained. After a reset, the noise canceler is initialized when the falling edge of the input capture input signal has been sampled. Therefore, after making a setting for use of the noise cancellation function, a pulse with a width of at least five times the width of the sampling clock is a dependable input capture signal. Even if noise cancellation is not used, an input capture input signal pulse width of at least 2ϕ or $2\phi_{SU}$ is necessary to ensure that input capture operations are performed properly.

Note: * An input capture signal may be generated when the NCS bit is modified.




Figure 9.10 Noise Canceler Timing (Example)

The operation of these two functions is described below.

a. Input capture timer operation

When the TMIG bit is set to 1 in port mode register 1 (PMR1), timer G functions as capture timer*.

In a reset, timer mode register G (TMG), timer counter G (TCG), input capture register G (ICRGF), and input capture register GR (ICRGR) are all initialized to H'00.

Following a reset, TCG starts incrementing on the $\phi/64$ internal clock.

The input clock can be selected from four internal clock sources by bits CKS1 and CKS0 in TMG.

When a rising edge/falling edge is detected in the input capture signal input from the TMIG pin, the TCG value at that time is transferred to ICRGR/ICRGF. When the edge select bit IIEGS in TMG is input, IRRTG is set to 1 in IRR2, and if the IENTG bit in IENR2 is 1, an interrupt request is sent to the CPU. For details of the interrupt, see section 3.3, Interrupts.

TCG can be cleared by a rising edge, falling edge, or both edges of the input capture signal according to the setting of bits CCLR1 and CCLR0 in TMG. If TCG overflows when the input capture signal is high, the OVFH bit is set in TMG; if TCG overflows when the input capture signal is low, the OVFL bit is set in TMG. If the OVIE bit in TMG is 1 and the IRRTG bits are set, IRRTG is set to 1 in IRR2, and if the IENTG bit in IENR2 is 1, timer G sends an interrupt request to the CPU. For details of the interrupt, see section 3.3, Interrupts.

Timer G has a built-in noise canceler that enables high-frequency component noise to be eliminated from pulses input from the TMIG pin. For details, see section 9.5.3, Noise Canceler.

Note: * An input capture signal may be generated when TMIG is modified.

2. Increment Timing

TCG is incremented by internal clock input. Bits CKS1 and CKS0 in TMG select one internal clock sources ($\phi/64$, $\phi/32$, $\phi/2$, or $\phi w/4$) created by dividing the system clock clock (ϕw).

3. Input Capture Input Timing

a. Without noise cancellation function

For input capture input, dedicated input capture functions are provided for rising and falling edges.

Figure 9.11 shows the timing for rising/falling edge input capture input.




Figure 9.11 Input Capture Input Timing (without Noise Cancellation Function)

b. With noise cancellation function

When noise cancellation is performed on the input capture input, the passage of the capture signal through the noise canceler results in a delay of five sampling clock cycles from the input capture input signal edge.

Figure 9.12 shows the timing in this case.




Figure 9.12 Input Capture Input Timing (with Noise Cancellation Function)

4. Timing of Input Capture by Input Capture Input

Figure 9.13 shows the timing of input capture by input capture input




Figure 9.13 Timing of Input Capture by Input Capture Input




Figure 9.14 TCG Clear Timing



Interval	Reset	Functions*	Functions*	halted	halted	halted	Halted
ICRGF	Reset	Functions*	Functions*	halted*	halted*	halted*	Held
ICRGR	Reset	Functions*	Functions*	halted*	halted*	halted*	Held
TMG	Reset	Functions	Held	Held	Functions	Held	Held


Note: * When $\phi_w/4$ is selected as the TCG internal clock in active mode or sleep mode, the system clock and internal clock are mutually asynchronous, synchronization is maintained by a synchronization circuit. This results in a maximum count cycle of $1/\phi$ (s). When $\phi_w/4$ is selected as the TCG internal clock in watch mode, TCG and noise canceler operate on the $\phi_w/4$ internal clock without regard to the ϕ_{SUB} ($\phi_w/8$, $\phi_w/4$, $\phi_w/2$). Note that when another internal clock is selected, TCG and noise canceler do not operate, and input of the input capture input signal does not operate in input capture.

To be operated Timer G in subactive mode or subsleep mode, select $\phi_w/4$ for the clock of TCG and also select $\phi_w/2$ for sub clock ϕ_{SUB} . When another internal clock is selected and when another sub clock ($\phi_w/8$, $\phi_w/4$) is selected, TCG and noise canceler do not operate.


when TCG is internally clocked, an increment pulse is generated on detection of the falling edge of an internal clock signal, which is divided from the system clock (ϕ) or subclock (ϕ_{sub}). For this reason, in a case like No. 3 in table 9.14 where the switch is from a high clock signal to a low clock signal, the switchover is seen as a falling edge, causing TCG to increment.

Table 9.14 Internal Clock Switching and TCG Operation

No.	Clock Levels Before and After Modifying Bits CKS1 and CKS0	TCG Operation
1	Goes from low level to low level	 <p data-bbox="943 643 1124 660">Write to CKS1 and CKS0</p>
2	Goes from low level to high level	 <p data-bbox="1088 1010 1204 1027">Write to CKS1 a</p>



4 Goes from high level to high level



Note: * The switchover is seen as a falling edge, and TCG is incremented.

signal input edges, and the conditions for their occurrence, are summarized in table

Table 9.15 Input Capture Input Signal Input Edges Due to Input Capture Input Switching, and Conditions for Their Occurrence

Input Capture Input Signal Input Edge	Conditions
Generation of rising edge	When TMIG is modified from 0 to 1 while the TMIG pin is high
	When NCS is modified from 0 to 1 while the TMIG pin is high, then TMIG is modified from 0 to 1 before the signal is modified five times by the noise canceler
Generation of falling edge	When TMIG is modified from 1 to 0 while the TMIG pin is high
	When NCS is modified from 0 to 1 while the TMIG pin is high, then TMIG is modified from 0 to 1 before the signal is modified five times by the noise canceler
	When NCS is modified from 0 to 1 while the TMIG pin is high, then TMIG is modified from 1 to 0 after the signal is modified five times by the noise canceler

Note: When the P1₃ pin is not set as an input capture input pin, the timer G input capture signal is low.

Input Capture Input Signal Input Edge	Conditions
Generation of rising edge	When the TMIG pin level is switched from low to high, TMIG is set to 1, then NCS is modified from 0 to 1 before the signal is sampled five times by the noise canceler
Generation of falling edge	When the TMIG pin level is switched from high to low, TMIG is set to 1, then NCS is modified from 1 to 0 before the signal is sampled five times by the noise canceler

When the pin function is switched and an edge is generated in the input capture input signal, if this edge matches the edge selected by the input capture interrupt select (IIEGS) bit, the interrupt request flag will be set to 1. The interrupt request flag should therefore be cleared to 0 before use. Figure 9.15 shows the procedure for port mode register manipulation and interrupt request flag clearing. When switching the pin function, set the interrupt-disable bit to 1 before manipulating the port mode register, then, after the port mode register change has been performed, wait for the time required to confirm the input capture input signal (at least two system clocks when the noise canceler is not used; five sampling clocks when the noise canceler is used), before clearing the interrupt request flag to 0. There are two ways of preventing interrupt request flag setting when the pin function is switched: by controlling the pin level so that the conditions shown in tables 9.15 are not satisfied, or by setting the opposite of the generated edge in the IIEGS bit in TMIG.




Figure 9.15 Port Mode Register Manipulation and Interrupt Enable Flag C Procedure

9.5.6 Timer G Application Example

Using timer G, it is possible to measure the high and low widths of the input capture input signal as absolute values. For this purpose, CCLR1 and CCLR0 should both be set to 1 in T

Figure 9.16 shows an example of the operation in this case.




Figure 9.16 Timer G Application Example

1. Features

Features of the watchdog timer are given below.

- Incremented by internal clock source ($\phi/8192$ or $\phi_w/32$).
- A reset signal is generated when the counter overflows. The overflow period can be from 1 to 256 times $8192/\phi$ or $32/\phi_w$ (from approximately 4 ms to 1000 ms when ϕ MHz).
- Use of module standby mode enables this module to be placed in standby mode independent when not used.

2. Block Diagram

Figure 9.17 shows a block diagram of the watchdog timer.




Figure 9.17 Block Diagram of Watchdog Timer

Clock stop register 2	CKSTP2	R/W	H'FF
Port mode register 3	PMR3	R/W	H'00

9.6.2 Register Descriptions

1. Timer Control/Status Register W (TCSRW)

Bit	7	6	5	4	3	2	1
	B6WI	TCWE	B4WI	TCSRWE	B2WI	WDON	B0WI
Initial value	1	0	1	0	1	0	1
Read/Write	R	R/(W)*	R	R/(W)*	R	R/(W)*	R

Note: * Write is permitted only under certain conditions, which are given in the description of the individual bits.

TCSRW is an 8-bit read/write register that controls write access to TCW and TCSRW, controls watchdog timer operations, and indicates operating status.

Bit 7: Bit 6 write inhibit (B6WI)

Bit 7 controls the writing of data to bit 6 in TCSRW.

Bit 7

B6WI	Description
0	Bit 6 is write-enabled
1	Bit 6 is write-protected

This bit is always read as 1. Data written to this bit is not stored.

Bit 5: Bit 4 write inhibit (B4WI)

Bit 5 controls the writing of data to bit 4 in TCSRW.

Bit 5**B4WI****Description**

0	Bit 4 is write-enabled
1	Bit 4 is write-protected

This bit is always read as 1. Data written to this bit is not stored.

Bit 4: Timer control/status register W write enable (TCSRWE)

Bit 4 controls the writing of data to TCSRW bits 2 and 0.

Bit 4**TCSRWE****Description**

0	Data cannot be written to bits 2 and 0
1	Data can be written to bits 2 and 0

Bit 3: Bit 2 write inhibit (B2WI)

Bit 3 controls the writing of data to bit 2 in TCSRW.

Bit 3**B2WI****Description**

0	Bit 2 is write-enabled
1	Bit 2 is write-protected

This bit is always read as 1. Data written to this bit is not stored.

1	Watchdog timer operation is enabled Setting condition: When TCSRWE = 1 and 0 is written in B2WI and 1 is written in WDON
---	--

Counting starts when this bit is set to 1, and stops when this bit is cleared to 0.

Bit 1: Bit 0 write inhibit (B0WI)

Bit 1 controls the writing of data to bit 0 in TCSRW.

Bit 1 B0WI	Description
0	Bit 0 is write-enabled
1	Bit 0 is write-protected

This bit is always read as 1. Data written to this bit is not stored.

Bit 0: Watchdog timer reset (WRST)

Bit 0 indicates that TCW has overflowed, generating an internal reset signal. The internal reset signal generated by the overflow resets the entire chip. WRST is cleared to 0 by a reset signal on the $\overline{\text{RES}}$ pin, or when software writes 0.

Bit 0 WRST	Description
0	Clearing condition: Reset by $\overline{\text{RES}}$ pin When TCSRWE = 1, and 0 is written in both B0WI and WRST
1	Setting condition: When TCW overflows and an internal reset signal is generated

clock is $\phi/8192$ or $\phi_w/32$. The TCW value can always be written or read by the CPU.

When TCW overflows from H'FF to H'00, an internal reset signal is generated and WR1 is set to 1 in TCSRW. Upon reset, TCW is initialized to H'00.

3. Clock Stop Register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1
	—	—	—	—	AECKSTP	WDCKSTP	PWCKSTP
Initial value	1	1	1	1	1	1	1
Read/Write	—	—	—	—	R/W	R/W	R/W

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for various modules. Only the bit relating to the watchdog timer is described here. For details of the other bits, see the sections on the relevant modules.

Bit 2: Watchdog timer module standby mode control (WDCKSTP)

Bit 2 controls setting and clearing of module standby mode for the watchdog timer.

WDCKSTP	Description
0	Watchdog timer is set to module standby mode
1	Watchdog timer module standby mode is cleared (initially)

Note: WDCKSTP is valid when the WDON bit is cleared to 0 in timer control/status register (TCSRW). If WDCKSTP is set to 0 while WDON is set to 1 (during watchdog timer operation), 0 will be set in WDCKSTP but the watchdog timer will continue its watchdog function and will not enter module standby mode. When the watchdog function operation is completed and WDON is cleared to 0 by software, the WDCKSTP setting will become valid and the watchdog timer will enter module standby mode.

pins. Only the bit relating to the watchdog timer is described here. For details of the see section 8, I/O Ports.

Bit 5: Watchdog timer source clock select (WDCKS)

WDCKS	Description
0	$\phi/8192$ selected
1	$\phi_w/32$ selected

9.6.3 Timer Operation

The watchdog timer has an 8-bit counter (TCW) that is incremented by clock input (ϕ or $\phi_w/32$). The input clock is selected by bit WDCKS in port mode register 3 (PMR3): ϕ selected when WDCKS is cleared to 0, and $\phi_w/32$ when set to 1. When TCSRWE = 1 and if 0 is written in B2WI and 1 is simultaneously written in WDON, TCW starts counting. When the TCW count reaches H'FF, the next clock input causes the watchdog timer to overflow. An internal reset signal is generated one reference clock (ϕ or ϕ_{SUB}) cycle later. The internal reset signal is output for 512 clock cycles of the ϕ_{OSC} clock. It is possible to write to TCW, and TCW to count up from the written value. The overflow period can be set in the range of 1 to 256 input clocks, depending on the value written in TCW.

Figure 9.18 shows an example of watchdog timer operations.




Figure 9.18 Typical Watchdog Timer Operations (Example)

9.6.4 Watchdog Timer Operation States

Table 9.18 summarizes the watchdog timer operation states.

Table 9.18 Watchdog Timer Operation States

Operation Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby
TCW	Reset	Functions	Functions	Halted	Functions/ Halted*	Halted	Halted
TCSRW	Reset	Functions	Functions	Retained	Functions/ Halted*	Retained	Retained

Note: * Functions when $\phi_w/32$ is selected as the input clock.

Features of the asynchronous event counter are given below.

- Can count asynchronous events

Can count external events input asynchronously without regard to the operation of ϕ and ϕ_{SUB} .

The counter has a 16-bit configuration, enabling it to count up to 65536 (2^{16}) events.

- Can also be used as two independent 8-bit event counter channels.
- Counter resetting and halting of the count-up function controllable by software.
- Automatic interrupt generation on detection of event counter overflow.
- Use of module standby mode enables this module to be placed in standby mode independently when not used.




Figure 9.19 Block Diagram of Asynchronous Event Counter

3. Pin Configuration

Table 9.19 shows the asynchronous event counter pin configuration.

Table 9.19 Pin Configuration

Name	Abbr.	I/O	Function
Asynchronous event input H	AEVH	Input	Event input pin for input to event
Asynchronous event input L	AEVL	Input	Event input pin for input to event

Event counter L	ECL	R	H'00
Clock stop register 2	CKSTP2	R/W	H'FF

9.7.2 Register Descriptions

1. Event Counter Control/Status Register (ECCSR)

Bit	7	6	5	4	3	2	1
	OVH	OVL	—	CH2	CUEH	CUEL	CRCH
Initial Value	0	0	0	0	0	0	0
Read/Write	R/W*	R/W*	R/W	R/W	R/W	R/W	R/W

Note: * Bits 7 and 6 can only be written with 0, for flag clearing.

ECCSR is an 8-bit read/write register that controls counter overflow detection, counter halting of the count-up function.

ECCSR is initialized to H'00 upon reset.

Bit 7 OVH	Description
0	ECH has not overflowed Clearing condition: After reading OVH = 1, cleared by writing 0 to OVH
1	ECH has overflowed Setting condition: Set when ECH overflows from H'FF to H'00

Bit 6: Counter overflow flag L (OVL)

Bit 6 is a status flag indicating that ECL has overflowed from H'FF to H'00. This flag is set when ECL overflows. It is cleared by software but cannot be set by software. OVL is cleared by reading it when set to 1, then writing 0.

Bit 6 OVL	Description
0	ECL has not overflowed Clearing condition: After reading OVL = 1, cleared by writing 0 to OVL
1	ECL has overflowed Setting condition: Set when ECL overflows from H'FF to H'00 while CH2 is set to 1

Bit 5: Reserved bit

Bit 5 is reserved; it can be read and written, and is initialized to 0 upon reset.

asynchronous event input.

Bit 4 CH2	Description
----------------------	--------------------

0	ECH and ECL are used together as a single-channel 16-bit event counter (
1	ECH and ECL are used as two independent 8-bit event counter channels

Bit 3: Count-up enable H (CUEH)

Bit 3 enables event clock input to ECH. When 1 is written to this bit, event clock input is enabled and increments the counter. When 0 is written to this bit, event clock input is disabled and the current ECH value is held. The AEVH pin or the ECL overflow signal can be selected as the source by bit CH2.

Bit 3 CUEH	Description
-----------------------	--------------------

0	ECH event clock input is disabled ECH value is held
1	ECH event clock input is enabled

Bit 2: Count-up enable L (CUEL)

Bit 3 enables event clock input to ECL. When 1 is written to this bit, event clock input is enabled and increments the counter. When 0 is written to this bit, event clock input is disabled and the current ECL value is held.

Bit 2 CUEL	Description
-----------------------	--------------------

0	ECL event clock input is disabled ECL value is held
1	ECL event clock input is enabled

Bit 0: Counter reset control L (CRCL)

Bit 0 controls resetting of ECL. When this bit is cleared to 0, ECL is reset. When 1 is this bit, the counter reset is cleared and the ECL count-up function is enabled.

Bit 0

CRCL	Description	(i)
0	ECL is reset	
1	ECL reset is cleared and count-up function is enabled	

2. Event Counter H (ECH)

Bit	7	6	5	4	3	2	1
	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1
Initial Value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

ECH is an 8-bit read-only up-counter that operates either as an independent 8-bit event counter or as the upper 8-bit up-counter of a 16-bit event counter configured in combination with ECHL. Either the external asynchronous event AEVH pin or the overflow signal from lower 8-bit ECL can be selected as the input clock source by bit CH2. ECH can be cleared to H'00 by software, and is also initialized to H'00 upon reset.

	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1
Initial Value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

4. Clock Stop Register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1
	—	—	—	—	AECKSTP	WDCKSTP	PWCKSTP
Initial value	1	1	1	1	1	1	1
Read/Write	—	—	—	—	R/W	R/W	R/W

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for modules. Only the bit relating to the asynchronous event counter is described here. For the other bits, see the sections on the relevant modules.

Bit 3: Asynchronous event counter module standby mode control (AECKSTP)

Bit 3 controls setting and clearing of module standby mode for the asynchronous event counter module.

AECKSTP	Description
0	Asynchronous event counter is set to module standby mode
1	Asynchronous event counter module standby mode is cleared




Figure 9.20 Example of Software Processing when Using ECH and ECL as 16-bit Counter

As CH2 is cleared to 0 by a reset, ECH and ECL operate as a 16-bit event counter after a reset. They can also be used as a 16-bit event counter by carrying out the software processing shown in the example in figure 9.20. The operating clock source is asynchronous event input from the AEVL pin. When the next clock is input after the count value reaches H'FFF in both ECH and ECL, ECH and ECL overflow from H'FFFF to H'0000, the OVH flag is set to 1 in ECCSR. ECH and ECL count values each return to H'00, and counting up is restarted. When an overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt request is sent to the CPU.

2. 8-bit Event Counter Operation

When bit CH2 is set to 1 in ECCSR, ECH and ECL operate as independent 8-bit event counters. Figure 9.21 shows an example of the software processing when ECH and ECL are used as 8-bit event counters.




Figure 9.21 Example of Software Processing when Using ECH and ECL as 8-bit Counters

ECH and ECL can be used as 8-bit event counters by carrying out the software processing in the example in figure 9.20. The 8-bit event counter operating clock source is asynchronous event input from the AEVH pin for ECH, and asynchronous event input from the AEVL pin for ECL. When the next clock is input after the ECH count value reaches H'FF, ECH overflow flag is set to 1 in ECCSR, the ECH count value returns to H'00, and counting up is restarted. Similarly, when the next clock is input after the ECL count value reaches H'FF, ECL overflow flag is set to 1 in ECCSR, the ECL count value returns to H'00, and counting up is restarted. When overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit is set to 1 at this time, an interrupt request is sent to the CPU.

9.7.4 Asynchronous Event Counter Operation Modes

Asynchronous event counter operation modes are shown in table 9.21.

Table 9.21 Asynchronous Event Counter Operation Modes

Operation Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby
ECCSR	Reset	Functions	Functions	Held*	Functions	Functions	Held*
ECH	Reset	Functions	Functions	Functions*	Functions	Functions	Functions
ECL	Reset	Functions	Functions	Functions*	Functions	Functions	Functions

Note: * When an asynchronous external event is input, the counter increments but overflow H/L flags are not affected.

4.5 to 5.5 V, 10 MHz when $V_{cc} = 2.7$ to 5.5 V, and 4 MHz when $V_{cc} = 1.8$ to 5.5 V. If an internal power step-down circuit is used, the maximum clock frequency to be input is 4 MHz when $V_{cc} = 2.7$ to 5.5 V, and 4 MHz when $V_{cc} = 1.8$ to 5.5 V. In the H8/3827S Group, the maximum clock frequency to be input is 10 MHz when $V_{cc} = 2.7$ to 3.6 V, and 4 MHz when $V_{cc} = 1.8$ to 3.6 V. In the H8/38327 Group and H8/38427 Group, the maximum clock frequency to be input is 16 MHz. In addition, ensure that the high and low widths of the clock are at least 32 ns. The duty cycle is immaterial.

used
V_{CC} = 2.7 to 5
V_{CC} = 1.8 to 5
H8/3827S Group
V_{CC} = 2.7 to 3
V_{CC} = 1.8 to 3
H8/38327 Group
V_{CC} = 2.7 to 5
H8/38427 Group
V_{CC} = 4.5 to 5
V_{CC} = 2.7 to 5

8-bit mode	Active (medium-speed), sleep (medium-speed) ($\phi/16$)	$2 \cdot f_{osc}$
		($\phi/32$) f_{osc}
		($\phi/64$) $1/2 \cdot f_{osc}$
		($\phi/128$) $1/4 \cdot f_{osc}$
$f_{osc} = 1 \text{ MHz to } 16 \text{ MHz}$		
8-bit mode	Watch, subactive, subsleep, standby	($\phi_w/2$) 1000 kHz
		($\phi_w/4$) 500 kHz
		($\phi_w/8$) 250 kHz
		$\phi_w = 32.768 \text{ kHz or } 38.4 \text{ kHz}$

- When AEC uses with 16-bit mode, set CUEH in ECCSR to “1” first, set CRCH in ECCSR to “1” second, or set both CUEH and CRCH to “1” at same time before clock entry. If the device is operating on 16-bit mode, do not change CUEH. Otherwise, ECH will be misclocked. Also, to reset the counter, clear CRCH and CRCL to 0 simultaneously or clear CRCH and CRCL to 0 sequentially, in that order.

Serial communication interface 3 (SCI3) can carry out serial data communication in both asynchronous or synchronous mode. It is also provided with a multiprocessor communication function that enables serial data to be transferred among processors.

10.1.1 Features

Features of SCI3 are listed below.

- Choice of asynchronous or synchronous mode for serial data communication
 - Asynchronous mode

Serial data communication is performed asynchronously, with synchronization character by character. In this mode, serial data can be exchanged with standard asynchronous communication LSIs such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). A multiprocessor communication function is also provided, enabling communication among processors.

There is a choice of 16 data transfer formats.

Data length	7, 8, 5 bits
Stop bit length	1 or 2 bits
Parity	Even, odd, or none
Multiprocessor bit	"1" or "0"
Receive error detection	Parity, overrun, and framing errors
Break detection	Break detected by reading the RXD _{3x} pin level directly when a framing error occurs

Separate transmission and reception units are provided, enabling transmission and reception to be carried out simultaneously. The transmission and reception units are both double-buffered, allowing continuous transmission and reception.

- On-chip baud rate generator, allowing any desired bit rate to be selected
- Choice of an internal or external clock as the transmit/receive clock source
- Six interrupt sources: transmit end, transmit data empty, receive data full, overrun error, framing error, and parity error




Figure 10.1 SCI3 Block Diagram

SCI3 receive data input	RXD _{3x}	Input	SCI3 receive data in
SCI3 transmit data output	TXD _{3x}	Output	SCI3 transmit data o

10.1.4 Register Configuration

Table 10.2 shows the SCI3 register configuration.

Table 10.2 Registers

Name	Abbr.	R/W	Initial Value	Ad
Serial mode register	SMR	R/W	H'00	H'F
Bit rate register	BRR	R/W	H'FF	H'F
Serial control register 3	SCR3	R/W	H'00	H'F
Transmit data register	TDR	R/W	H'FF	H'F
Serial data register	SSR	R/W	H'84	H'F
Receive data register	RDR	R	H'00	H'F
Transmit shift register	TSR	Protected	—	—
Receive shift register	RSR	Protected	—	—
Bit rate counter	BRC	Protected	—	—
Clock stop register 1	CKSTPR1	R/W	H'FF	H'F
Serial port control register	SPCR	R/W	H'C0	H'F

RSR is a register used to receive serial data. Serial data input to RSR from the RXD₃, the order in which it is received, starting from the LSB (bit 0), and converted to parallel. When one byte of data is received, it is transferred to RDR automatically.

RSR cannot be read or written directly by the CPU.

10.2.2 Receive Data Register (RDR)

Bit	7	6	5	4	3	2	1
	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1
Initial value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

RDR is an 8-bit register that stores received serial data.

When reception of one byte of data is finished, the received data is transferred from RSR to RDR, and the receive operation is completed. RSR is then able to receive data. RSR and RDR are double-buffered, allowing consecutive receive operations.

RDR is a read-only register, and cannot be written by the CPU.

RDR is initialized to H'00 upon reset, and in standby, module standby or watch mode.

TSR is a register used to transmit serial data. Transmit data is first transferred from TDR to TSR, and serial data transmission is carried out by sending the data to the TXD_{3x} pin in order from the LSB (bit 0). When one byte of data is transmitted, the next byte of transmit data is transferred to TDR, and transmission started, automatically. Data transfer from TDR to TSR is not performed if no data has been written to TDR (if bit TDRE is set to 1 in the serial status register (SSR)).

TSR cannot be read or written directly by the CPU.

10.2.4 Transmit Data Register (TDR)

Bit	7	6	5	4	3	2	1
	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TDR is an 8-bit register that stores transmit data. When TSR is found to be empty, the data written in TDR is transferred to TSR, and serial data transmission is started. Continuous transmission is possible by writing the next transmit data to TDR during TSR serial data transmission.

TDR can be read or written by the CPU at any time.

TDR is initialized to H'FF upon reset, and in standby, module standby, or watch mode.

SMR is an 8-bit register used to set the serial data transfer format and to select the clock source for the baud rate generator.

SMR can be read or written by the CPU at any time.

SMR is initialized to H'00 upon reset, and in standby, module standby, or watch mode.

Bit 7: Communication mode (COM)

Bit 7 selects whether SCI3 operates in asynchronous mode or synchronous mode.

Bit 7 COM	Description
0	Asynchronous mode
1	Synchronous mode

Bit 6: Character length (CHR)

Bit 6 selects either 7 or 8 bits as the data length to be used in asynchronous mode. In synchronous mode the data length is always 8 bits, irrespective of the bit 6 setting.

Bit 6 CHR	Description
0	8-bit data/5-bit data* ²
1	7-bit data* ¹ /5-bit data* ²

- Notes:
1. When 7-bit data is selected, the MSB (bit 7) of TDR is not transmitted.
 2. When 5-bit data is selected, set both PE and MP to 1. The three most significant bits (bits 7, 6, and 5) of TDR are not transmitted.

1 Parity bit addition and checking enabled*1*2

- Notes:
1. When PE is set to 1, even or odd parity, as designated by bit PM, is added to data before it is sent, and the received parity bit is checked against the parity designated by bit PM.
 2. For the case where 5-bit data is selected, see table 10.11.

Bit 4: Parity mode (PM)

Bit 4 selects whether even or odd parity is to be used for parity addition and checking. This setting is only valid in asynchronous mode when bit PE is set to 1, enabling parity bit addition and checking. The PM bit setting is invalid in synchronous mode, and in asynchronous mode when bit addition and checking is disabled.

Bit 4

PM	Description
0	Even parity*1 (if 5-bit data is selected)
1	Odd parity*2

- Notes:
1. When even parity is selected, a parity bit is added in transmission so that the number of 1 bits in the transmit data plus the parity bit is an even number; in reception, a check is carried out to confirm that the number of 1 bits in the receive data plus the parity bit is an even number.
 2. When odd parity is selected, a parity bit is added in transmission so that the number of 1 bits in the transmit data plus the parity bit is an odd number; in reception, a check is carried out to confirm that the number of 1 bits in the receive data plus the parity bit is an odd number.

1 2 stop bits*2

Notes: 1. In transmission, a single 1 bit (stop bit) is added at the end of a transmit character.
2. In transmission, two 1 bits (stop bits) are added at the end of a transmit character.

In reception, only the first of the received stop bits is checked, irrespective of the STOP bit setting. If the second stop bit is 1 it is treated as a stop bit, but if 0, it is treated as the start bit of the next transmit character.

Bit 2: Multiprocessor mode (MP)

Bit 2 enables or disables the multiprocessor communication function. When the multiprocessor communication function is disabled, the parity settings in the PE and PM bits are invalid. The parity bit setting is only valid in asynchronous mode. When synchronous mode is selected, the parity bit should be set to 0. For details on the multiprocessor communication function, see section 10.11, Multiprocessor Communication Function.

Bit 2

MP	Description
0	Multiprocessor communication function disabled*
1	Multiprocessor communication function enabled*

Note: * For the case where 5-bit data is selected, see table 10.11.

0	0	ϕ clock
0	1	ϕ w/2 clock ^{*1} / ϕ w clock ^{*2}
1	0	ϕ /16 clock
1	1	ϕ /64 clock

- Notes: 1. ϕ w/2 clock in active (medium-speed/high-speed) mode and sleep mode
2. ϕ w clock in subactive mode and subsleep mode
In subactive or subsleep mode, SCI3 can be operated when CPU clock is ϕ w.

10.2.6 Serial Control Register 3 (SCR3)

Bit	7	6	5	4	3	2	1
	TIE	RIE	TE	RE	MPIE	TEIE	CKE1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

SCR3 is an 8-bit register for selecting transmit or receive operation, the asynchronous output, interrupt request enabling or disabling, and the transmit/receive clock source.

SCR3 can be read or written by the CPU at any time.

SCR3 is initialized to H'00 upon reset, and in standby, module standby or watch mode.

Bit 7: Transmit interrupt enable (TIE)

Bit 7 selects enabling or disabling of the transmit data empty interrupt request (TXI) when transmit data is transferred from the transmit data register (TDR) to the transmit shift register (TSR), and bit TDRE in the serial status register (SSR) is set to 1.

TXI can be released by clearing bit TDRE or bit TIE to 0.

error interrupt request (ERI) when receive data is transferred from the receive shift register to the receive data register (RDR), and bit RDRF in the serial status register (SSR) is set to 1. There are three kinds of receive error: overrun, framing, and parity.

RXI can be released by clearing bit RDRF or the FER, PER, or OER error flag to 0, or bit RIE to 0.

Bit 6

RIE	Description
0	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled
1	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled

Bit 5: Transmit enable (TE)

Bit 5 selects enabling or disabling of the start of transmit operation.

Bit 5

TE	Description
0	Transmit operation disabled* ¹ (TXD pin is I/O port)
1	Transmit operation enabled* ² (TXD pin is transmit data pin)

- Notes:
1. Bit TDRE in SSR is fixed at 1.
 2. When transmit data is written to TDR in this state, bit TDR in SSR is cleared and serial data transmission is started. Be sure to carry out serial mode register settings, and setting of bit SPC31 or SPC32 in SPCR, to decide the transmit data pin before setting bit TE to 1.

- Notes:
1. Note that the RDRF, FER, OER, and OER flags in SSR are not affected when the MPIE bit is cleared to 0, and retain their previous state.
 2. In this state, serial data reception is started when a start bit is detected in asynchronous mode or serial clock input is detected in synchronous mode. Be sure to carry out the mode register (SMR) settings to decide the reception format before setting the MPIE bit.

Bit 3: Multiprocessor interrupt enable (MPIE)

Bit 3 selects enabling or disabling of the multiprocessor interrupt request. The MPIE bit is only valid when asynchronous mode is selected and reception is carried out with bit MP set to 1. The MPIE bit setting is invalid when bit COM is set to 1 or bit MP is cleared to 0.

**Bit 3
MPIE**

Description

0	Multiprocessor interrupt request disabled (normal receive operation) (in asynchronous mode) Clearing condition: When data is received in which the multiprocessor bit is set to 1
1	Multiprocessor interrupt request enabled*

Note: * Receive data transfer from RSR to RDR, receive error detection, and setting of the RDRF, FER, and OER status flags in SSR is not performed. RXI, ERI, and OER requests (when bits TIE and RIE in serial control register 3 (SCR3) are set to 1) and setting of the RDRF, FER, and OER flags are disabled until data with the multiprocessor bit set to 1 is received. When a receive character with the multiprocessor bit set to 1 is received, bit MPBR in SSR is set to 1, bit MPIE is automatically cleared to 0, and ERI requests (when bits TIE and RIE in serial control register 3 (SCR3) are set to 1) and setting of the RDRF, FER, and OER flags are enabled.

Note: * TEI can be released by clearing bit TDRE to 0 and clearing bit TEND to 0 in clearing bit TEIE to 0.

Bits 1 and 0: Clock enable 1 and 0 (CKE1, CKE0)

Bits 1 and 0 select the clock source and enabling or disabling of clock output from the SCK_{3x} pin. The combination of CKE1 and CKE0 determines whether the SCK_{3x} pin functions as a clock output pin, or a clock input pin.

The CKE0 bit setting is only valid in case of internal clock operation (CKE1 = 0) in asynchronous mode. In synchronous mode, or when external clock operation is used (CKE1 = 1), bit CKE0 should be cleared to 0.

After setting bits CKE1 and CKE0, set the operating mode in the serial mode register.

For details on clock source selection, see table 10.9 in 10.3.1, Overview.

Bit 1 CKE1	Bit 0 CKE0	Description		
		Communication Mode	Clock Source	SCK _{3x} Pin Function
0	0	Asynchronous	Internal clock	I/O port ^{*1}
		Synchronous	Internal clock	Serial clock output
0	1	Asynchronous	Internal clock	Clock output ^{*2}
		Synchronous	Reserved	
1	0	Asynchronous	External clock	Clock input ^{*3}
		Synchronous	External clock	Serial clock input
1	1	Asynchronous	Reserved	
		Synchronous	Reserved	

- Notes:
1. Initial value
 2. A clock with the same frequency as the bit rate is output.
 3. Input a clock with a frequency 16 times the bit rate.

SSR is an 8-bit register containing status flags that indicate the operational status of SC multiprocessor bits.

SSR can be read or written by the CPU at any time, but only a write of 1 is possible to RDRF, OER, PER, and FER. In order to clear these bits by writing 0, 1 must first be re

Bits TEND and MPBR are read-only bits, and cannot be modified.

SSR is initialized to H'84 upon reset, and in standby, module standby, or watch mode.

Bit 7: Transmit data register empty (TDRE)

Bit 7 indicates that transmit data has been transferred from TDR to TSR.

Bit 7 TDRE	Description
0	Transmit data written in TDR has not been transferred to TSR Clearing conditions: After reading TDRE = 1, cleared by writing 0 to TDRE When data is written to TDR by an instruction
1	Transmit data has not been written to TDR, or transmit data written in TDR transferred to TSR Setting conditions: When bit TE in SCR3 is cleared to 0 When data is transferred from TDR to TSR

After reading RDRF = 1, cleared by writing 0 to RDRF

1	There is receive data in RDR Setting condition: When reception ends normally and receive data is transferred from RSR
---	---

Note: If an error is detected in the receive data, or if the RE bit in SCR3 has been cleared, RDR and bit RDRF are not affected and retain their previous state.
Note that if data reception is completed while bit RDRF is still set to 1, an overrun error (OER) will result and the receive data will be lost.

Bit 5: Overrun error (OER)

Bit 5 indicates that an overrun error has occurred during reception.

Bit 5 OER	Description
0	Reception in progress or completed* ¹ Clearing condition: After reading OER = 1, cleared by writing 0 to OER
1	An overrun error has occurred during reception* ² Setting condition: When reception is completed with RDRF set to 1

Notes: 1. When bit RE in SCR3 is cleared to 0, bit OER is not affected and retains its state.
2. RDR retains the receive data it held before the overrun error occurred, and the data received after the error is lost. Reception cannot be continued with bit OER cleared and in synchronous mode, transmission cannot be continued either.

1	A framing error has occurred during reception Setting condition: When the stop bit at the end of the receive data is checked for a value of 1 and the stop bit is 0*2
---	---

- Notes:
1. When bit RE in SCR3 is cleared to 0, bit FER is not affected and retains its previous state.
 2. Note that, in 2-stop-bit mode, only the first stop bit is checked for a value of 1 and the second stop bit is not checked. When a framing error occurs the receive data is transferred to RDR but bit RDRF is not set. Reception cannot be continued until bit FER is set to 1. In synchronous mode, neither transmission nor reception is possible when bit FER is set to 1.

Bit 3: Parity error (PER)

Bit 3 indicates that a parity error has occurred during reception with parity added in asynchronous mode.

Bit 3 PER	Description
0	Reception in progress or completed*1 Clearing condition: After reading PER = 1, cleared by writing 0 to PER
1	A parity error has occurred during reception*2 Setting condition: When the number of 1 bits in the receive data plus parity bit does not match the parity designated by bit PM in the serial mode register (SMR)

- Notes:
1. When bit RE in SCR3 is cleared to 0, bit PER is not affected and retains its previous state.
 2. Receive data in which a parity error has occurred is still transferred to RDR but bit RDRF is not set. Reception cannot be continued with bit PER set to 1. In synchronous mode, neither transmission nor reception is possible when bit FER is set to 1.

Clearing conditions:

After reading TDRE = 1, cleared by writing 0 to TDRE

When data is written to TDR by an instruction

1	Transmission ended	(
	Setting conditions:	
	When bit TE in SCR3 is cleared to 0	
	When bit TDRE is set to 1 when the last bit of a transmit character is ser	

Bit 1: Multiprocessor bit receive (MPBR)

Bit 1 stores the multiprocessor bit in a receive character during multiprocessor format asynchronous mode.

Bit 1 is a read-only bit and cannot be modified.

Bit 1

MPBR	Description	(
0	Data in which the multiprocessor bit is 0 has been received*	(
1	Data in which the multiprocessor bit is 1 has been received	

Note: * When bit RE is cleared to 0 in SCR3 with the multiprocessor format, bit MPBR is not affected and retains its previous state.

10.2.8 Bit Rate Register (BRR)

Bit	7	6	5	4	3	2	1
	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

BRR is an 8-bit register that designates the transmit/receive bit rate in accordance with rate generator operating clock selected by bits CKS1 and CKS0 of the serial mode register.

BRR can be read or written by the CPU at any time.

BRR is initialized to H'FF upon reset, and in standby, module standby, or watch mode.

Table 10.3 shows examples of BRR settings in asynchronous mode. The values shown are for active (high-speed) mode.

200	0	2	0	0	155	0.16	3	2	0	—
250	—	—	—	0	124	0	0	153	-0.26	0
300	0	1	0	0	103	0.16	3	1	0	2
600	0	0	0	0	51	0.16	3	0	0	0
1200	—	—	—	0	25	0.16	2	1	0	0
2400	—	—	—	0	12	0.16	2	0	0	0
4800	—	—	—	—	—	—	0	7	0	0
9600	—	—	—	—	—	—	0	3	0	—
19200	—	—	—	—	—	—	0	1	0	—
31250	—	—	—	0	0	0	—	—	—	0
38400	—	—	—	—	—	—	0	0	0	—

200	2	48	-0.35	2	77	0.16
250	2	38	0.16	2	62	-0.79
300	—	—	—	2	51	0.16
600	—	—	—	2	25	0.16
1200	0	129	0.16	0	207	0.16
2400	0	64	0.16	0	103	0.16
4800	—	—	—	0	51	0.16
9600	—	—	—	0	25	0.16
19200	—	—	—	0	12	0.16
31250	0	4	0	0	7	0
38400	—	—	—	—	—	—

- Notes: 1. The setting should be made so that the error is not more than 1%.
2. The value set in BRR is given by the following equation:

$$N = \frac{OSC}{(64 \times 2^{2n} \times B)} - 1$$

where B: Bit rate (bit/s)

N: Baud rate generator BRR setting ($0 \leq N \leq 255$)

OSC: Value of ϕ_{OSC} (Hz)

n: Baud rate generator input clock number (n = 0, 2, or 3)

(The relation between n and the clock is shown in table 10.4.)

3. The error in table 10.3 is the value obtained from the following equation, rounded to two decimal places.

$$\text{Error (\%)} = \frac{B \text{ (rate obtained from n, N, OSC)} - R \text{ (bit rate in left-hand column in table 10.3.)}}{R \text{ (bit rate in left-hand column in table 10.3.)}}$$

- Notes: 1. ϕ w/2 clock in active (medium-speed/high-speed) mode and sleep mode
 2. ϕ w clock in subactive mode and subsleep mode
 In subactive or subsleep mode, SCI3 can be operated when CPU clock is ϕ

Table 10.5 shows the maximum bit rate for each frequency. The values shown are for active (high-speed) mode.

Table 10.5 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

OSC (MHz)	Maximum Bit Rate (bit/s)	Setting	
		n	N
0.0384*	600	0	0
2	31250	0	0
2.4576	38400	0	0
4	62500	0	0
10	156250	0	0
16	250000	0	0

*: When SMR is set up to CKS1 = "0", CKS0 = "1".

Table 10.6 shows examples of BRR settings in synchronous mode. The values shown are for active (high-speed) mode.

500	—	—	—	—	—	—	—	—	—	2
1k	0	249	0	—	—	—	—	—	—	2
2.5k	0	99	0	0	199	0	—	—	—	2
5k	0	49	0	0	99	0	0	249	0	2
10k	0	24	0	0	49	0	0	124	0	0
25k	0	9	0	0	19	0	0	49	0	0
50k	0	4	0	0	9	0	0	24	0	0
100k	—	—	—	0	4	0	—	—	—	0
250k	0	0	0	0	1	0	0	4	0	0
500k				0	0	0	—	—	—	0
1M							—	—	—	0

Blank: Cannot be set.

—: A setting can be made, but an error will result.

Notes: The value set in BRR is given by the following equation:

$$N = \frac{OSC}{(8 \times 2^{2n} \times B)} - 1$$

where B: Bit rate (bit/s)

N: Baud rate generator BRR setting ($0 \leq N \leq 255$)

OSC: Value of ϕ_{OSC} (Hz)

n: Baud rate generator input clock number ($n = 0, 2, \text{ or } 3$)

(The relation between n and the clock is shown in table 10.7.)

- Notes: 1. ϕ w/2 clock in active (medium-speed/high-speed) mode and sleep mode
 2. ϕ w clock in subactive mode and subsleep mode
 In subactive or subsleep mode, SCI3 can be operated when CPU clock is ϕ

10.2.9 Clock Stop Register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1
	—	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP
Initial value	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for modules. Only the bits relating to SCI3 are described here. For details of the other bits, see sections on the relevant modules.

Bit 6: SCI3-1 module standby mode control (S31CKSTP)

Bit 6 controls setting and clearing of module standby mode for SCI31.

S31CKSTP	Description
0	SCI3-1 is set to module standby mode
1	SCI3-1 module standby mode is cleared

Note: All SCI31 register is initialized in module standby mode.

Bit 5: SCI3-2 module standby mode control (S32CKSTP)

Bit 5 controls setting and clearing of module standby mode for SCI32.

Bit	7	6	5	4	3	2	1
	—	—	SPC32	SPC31	SCINV3	SCINV2	SCINV1
Initial value	1	1	0	0	0	0	0
Read/Write	—	—	R/W	R/W	R/W	R/W	R/W

SPCR is an 8-bit readable/writable register that performs RXD₃₁, RXD₃₂, TXD₃₁, and TXD₃₂ input/output data inversion switching. SPCR is initialized to H'C0 by a reset.

Bits 7 to 6: Reserved bits

Bits 7 to 6 are reserved; they are always read as 1 and cannot be modified.

Bit 5: P4₂/TXD₃₂ pin function switch (SPC32)

This bit selects whether pin P4₂/TXD₃₂ is used as P4₂ or as TXD₃₂.

Bit 5

SPC32	Description
0	Functions as P4 ₂ I/O pin
1	Functions as TXD ₃₂ output pin*

Note: * Set the TE bit in SCR3 after setting this bit to 1.

Bit 4: P3₅/TXD₃₁ pin function switch (SPC31)

This bit selects whether pin P3₅/TXD₃₁ is used as P3₅ or as TXD₃₁.

Bit 4

SPC31	Description
0	Functions as P3 ₅ I/O pin
1	Functions as TXD ₃₁ output pin*

Note: * Set the TE bit in SCR3 after setting this bit to 1.

Bit 2: RXD₃₂ pin input data inversion switch

Bit 2 specifies whether or not RXD₃₂ pin input data is to be inverted.

Bit 2**SCINV2** **Description**

0	RXD ₃₂ input data is not inverted
---	--

1	RXD ₃₂ input data is inverted
---	--

Bit 1: TXD₃₁ pin output data inversion switch

Bit 1 specifies whether or not TXD₃₁ pin output data is to be inverted.

Bit 1**SCINV1** **Description**

0	TXD ₃₁ output data is not inverted
---	---

1	TXD ₃₁ output data is inverted
---	---

Bit 0: RXD₃₁ pin input data inversion switch

Bit 0 specifies whether or not RXD₃₁ pin input data is to be inverted.

Bit 0**SCINV0** **Description**

0	RXD ₃₁ input data is not inverted
---	--

1	RXD ₃₁ input data is inverted
---	--

The clock source for SCI3 is determined by bit COM in SMR and bits CKE1 and CKE2 as shown in table 10.9.

1. Synchronous Mode

- Choice of 5-, 7-, or 8-bit data length
- Choice of parity addition, multiprocessor bit addition, and addition of 1 or 2 stop bits. A combination of these parameters determines the data transfer format and the character set.
- Framing error (FER), parity error (PER), overrun error (OER), and break detection during reception
- Choice of internal or external clock as the clock source
When internal clock is selected: SCI3 operates on the baud rate generator clock, and the baud rate with the same frequency as the bit rate can be output.
When external clock is selected: A clock with a frequency 16 times the bit rate must be supplied. (The on-chip baud rate generator is not used.)

2. Synchronous Mode

- Data transfer format: Fixed 8-bit data length
- Overrun error (OER) detection during reception
- Choice of internal or external clock as the clock source
When internal clock is selected: SCI3 operates on the baud rate generator clock, and the baud rate clock is output.
When external clock is selected: The on-chip baud rate generator is not used, and SCI3 operates on the input serial clock.

				1					
	1			0	0			7-bit data	No
					1				
				1	0				Yes
					1				
	0	1		0	0			8-bit data Yes	No
					1				
				1	0			5-bit data No	
					1				
	1			0	0			7-bit data Yes	
					1				
				1	0			5-bit data No	Yes
					1				
1	*	0	*	*		Synchronous mode	8-bit data No		No

1	0	0	Synchronous mode	Internal	Outputs serial clock
	1	0		External	Inputs serial clock
0	1	1	Reserved (Do not specify these combinations)		
1	0	1			
1	1	1			

	RIE	normally and receive data is transferred from RSR to RDR, bit RDRF is set to 1, and if bit RIE is set to 1 at this time, RXI is enabled and an interrupt is requested. (See figure 10.2(a).)	receive data transferred clears bit RDRF to 0. C reception can be perform repeating the above oper reception of the next RS completed.
TXI	TDRE TIE	When TSR is found to be empty (on completion of the previous transmission) and the transmit data placed in TDR is transferred to TSR, bit TDRE is set to 1. If bit TIE is set to 1 at this time, TXI is enabled and an interrupt is requested. (See figure 10.2(b).)	The TXI interrupt routine next transmit data to TD bit TDRE to 0. Continuo transmission can be per repeating the above ope the data transferred to T been transmitted.
TEI	TEND TEIE	When the last bit of the character in TSR is transmitted, if bit TDRE is set to 1, bit TEND is set to 1. If bit TEIE is set to 1 at this time, TEI is enabled and an interrupt is requested. (See figure 10.2(c).)	TEI indicates that the ne data has not been writte when the last bit of the t character in TSR is sent

Figure 10.2 (a) RDRF Setting and RXI Interrupt




Figure 10.2 (b) TDRE Setting and TXI Interrupt




Figure 10.2 (c) TEND Setting and TEI Interrupt

and read during reception, making possible continuous transmission and reception.

1. Data Transfer Format

The general data transfer format in asynchronous communication is shown in figure 10.3




Figure 10.3 Data Format in Asynchronous Communication

In asynchronous communication, the communication line is normally in the mark state (high level). SCI3 monitors the communication line and when it detects a space (low level) this as a start bit and begins serial data communication.

One transfer data character consists of a start bit (low level), followed by transmit/receive data (LSB-first format, starting from the least significant bit), a parity bit (high or low level), and finally one or two stop bits (high level).

In asynchronous mode, synchronization is performed by the falling edge of the start bit reception. The data is sampled on the 8th pulse of a clock with a frequency 16 times the bit period, so that the transfer data is latched at the center of each bit.

Table 10.11 shows the 16 data transfer formats that can be set in asynchronous mode. The format is selected by the settings in the serial mode register (SMR).

0	0	1	0	S	8-bit data	MPB	STOP
0	0	1	1	S	8-bit data	MPB	STOP STOP
0	1	0	0	S	8-bit data	P	STOP
0	1	0	1	S	8-bit data	P	STOP STOP
0	1	1	0	S	5-bit data	STOP	
0	1	1	1	S	5-bit data	STOP STOP	
1	0	0	0	S	7-bit data	STOP	
1	0	0	1	S	7-bit data	STOP STOP	
1	0	1	0	S	7-bit data	MPB	STOP
1	0	1	1	S	7-bit data	MPB	STOP STOP
1	1	0	0	S	7-bit data	P	STOP
1	1	0	1	S	7-bit data	P	STOP STOP
1	1	1	0	S	5-bit data	P	STOP
1	1	1	1	S	5-bit data	P	STOP STOP

Legend:

S: Start bit
 STOP: Stop bit
 P: Parity bit
 MPB: Multiprocessor bit

When SCI3 operates on an internal clock, the clock can be output at the SCK_{3x} pin. In asynchronous mode, the frequency of the output clock is the same as the bit rate, and the phase is such that the clock rises at the center of each bit of transmit/receive data, as shown in figure 10.4.




Figure 10.4 Phase Relationship between Output Clock and Transfer Data (Asynchronous Mode) (8-bit data, parity, 2 stop bits)

3. Data Transfer Operations


SCI3 initialization: Before data is transferred on SCI3, bits TE and RE in SCR3 must be cleared to 0, and then SCI3 must be initialized as follows.

Note: If the operation mode or data transfer format is changed, bits TE and RE must be cleared to 0.

When bit TE is cleared to 0, bit TDRE is set to 1.


Note that the RDRF, PER, FER, and OER flags and the contents of RDR are not cleared when RE is cleared to 0.

When an external clock is used in asynchronous mode, the clock should not be supplied during operation, including initialization. When an external clock is used in synchronous mode, the clock should not be supplied during operation, including initialization.



1. Set clock selection in SCR3. Be sure to clear the other bits to 0. If clock output is selected in asynchronous mode, the clock is output immediately after setting bits CKE1 and CKE0. If clock output is selected for reception in synchronous mode, the clock is output immediately after bits CKE1, CKE0, and RE are set to 1.
2. Set the data transfer format in the serial mode register (SMR).
3. Write the value corresponding to the transfer rate in BRR. This operation is not necessary when an external clock is selected.
4. Wait for at least one bit period, then set bits TIE, RIE, MPIE, and TEIE in SCR3 and set bits RE and TE to 1 in PMR7. Setting bits TE and RE enables the TX and RXD3x pins to be used. In asynchronous mode the mark state is established when transmitting, and the idle state waiting for a start bit when receiving.

Figure 10.5 Example of SCI3 Initialization Flowchart



1. Read the serial status register (SSR) and check that bit TDRE is set to 1, then write transmit data to the transmit data register (TDR). When data is written to TDR, bit TDRE is cleared to 0 automatically. (After the TE bit is set to 1, one frame of 1s is output, then transmission is possible.)
2. When continuing data transmission, be sure to read TDRE = 1 to confirm that a write can be performed before writing data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically.
3. If a break is to be output when data transmission ends, set the port PCR to 1 and clear the port PDR to 0, then clear bit TE in SCR3 to 0.

Figure 10.6 Example of Data Transmission Flowchart (Asynchronous M

next frame. If bit TDRE is set to 1, bit TEND in SSR bit is set to 1 the mark state, in which the next frame is transmitted, is established after the stop bit has been sent. If bit TEIE in SCR3 is set to 1, when the next time, a TEI request is made.

Figure 10.12 shows an example of the operation when transmitting in asynchronous mode.





Figure 10.7 Example of Operation when Transmitting in Asynchronous Mode (8-bit data, parity, 1 stop bit)



- if there is an error. If a receive error occurred, execute receive error processing.
2. Read SSR and check that bit RDRF set to 1. If it is, read the receive data in RDR. When the RDR data is read, bit RDRF is cleared to 0 automatically.
 3. When continuing data reception, continue reading of bit RDRF and RDR data. When receiving the stop bit of the current frame, when the data in RDR is read, bit RDRF is cleared to 0 automatically.

Figure 10.8 Example of Data Reception Flowchart (Asynchronous Mode)




Figure 10.8 Example of Data Reception Flowchart (Asynchronous Mode) (

set in bit PM in the serial mode register (SMR).

- Stop bit check
SCI3 checks that the stop bit is 1. If two stop bits are used, only the first is checked.
- Status check
SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be transferred from RSR to RDR.

If no receive error is found in the above checks, bit RDRF is set to 1, and the receive data is transferred from RSR to RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the error check detects a receive error, bit OER, PER, or FER is set to 1 depending on the kind of error. Bit RDRF is set to its state prior to receiving the data. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested.

Table 10.12 shows the conditions for detecting a receive error, and receive data processing.

Note: No further receive operations are possible while a receive error flag is set. Bits OER, FER, PER, and RDRF must therefore be cleared to 0 before resuming reception.

Table 10.12 Receive Error Detection Conditions and Receive Data Processing

Receive Error	Abbr.	Detection Conditions	Receive Data Processing
Overrun error	OER	When the next data receive operation is completed while bit RDRF is still set to 1 in SSR	Receive data is not transferred from RSR to RDR
Framing error	FER	When the stop bit is 0	Receive data is transferred from RSR to RDR
Parity error	PER	When the parity (odd or even) set in SMR is different from that of the received data	Receive data is transferred from RSR to RDR




Figure 10.9 Example of Operation when Receiving in Asynchronous Mode (8-bit data, parity, 1 stop bit)

10.3.3 Operation in Synchronous Mode

In synchronous mode, SCI3 transmits and receives data in synchronization with clock pulses. This mode is suitable for high-speed serial communication.

SCI3 has separate transmission and reception units, allowing full-duplex communication with a shared clock.

As the transmission and reception units are both double-buffered, data can be written during transmission and read during reception, making possible continuous transmission and reception.




Figure 10.10 Data Format in Synchronous Communication

In synchronous communication, data on the communication line is output from one falling edge of the serial clock until the next falling edge. Data confirmation is guaranteed at the rising edge of the serial clock.

One transfer data character begins with the LSB and ends with the MSB. After outputting the MSB, the communication line retains the MSB state.

When receiving in synchronous mode, SCI3 latches receive data at the rising edge of the serial clock.

The data transfer format uses a fixed 8-bit data length.

Parity and multiprocessor bits cannot be added.

2. Clock

Either an internal clock generated by the baud rate generator or an external clock input to the SCK_{3x} pin can be selected as the SCI3 serial clock. The selection is made by means of the SCK_{3x} pin and bits CKE1 and CKE0 in SCR3. See table 10.9 for details on clock source selection.

When SCI3 operates on an internal clock, the serial clock is output at the SCK_{3x} pin. The falling edges of the serial clock are output in transmission or reception of one character, and when SCI3 is transmitting or receiving, the clock is fixed at the high level.




Figure 10.11 Example of Data Transmission Flowchart (Synchronous Mo

Serial data is transmitted from the TXD3x pin in order from the LSB (bit 0) to the MSB (bit 7). When the MSB (bit 7) is sent, checks bit TDRE. If bit TDRE is cleared to 0, SCI3 transfers data from TDR to TSR, and starts transmission of the next frame. If bit TDRE is set to 1, SCI3 sets TEND to 1 in SSR, and after sending the MSB (bit 7), retains the MSB state. If bit TDRE is set to 1 at this time, a TEI request is made.

After transmission ends, the SCK pin is fixed at the high level.

Note: Transmission is not possible if an error flag (OER, FER, or PER) that indicates a reception status is set to 1. Check that these error flags are all cleared to 0 before transmit operation.

Figure 10.12 shows an example of the operation when transmitting in synchronous mode.




Figure 10.12 Example of Operation when Transmitting in Synchronous Mode




Figure 10.13 Example of Data Reception Flowchart (Synchronous Mod

If this check shows that there is no overrun error, bit RDRF is set to 1, and the received data is stored in RDR. If bit RIE is set to 1 in SCR3, an RXI interrupt is requested. If the check identifies an overrun error, bit OER is set to 1.

Bit RDRF remains set to 1. If bit RIE is set to 1 in SCR3, an ERI interrupt is requested.

See table 10.12 for the conditions for detecting a receive error, and receive data processing.

Note: No further receive operations are possible while a receive error flag is set. Bit FER, PER, and RDRF must therefore be cleared to 0 before resuming reception.

Figure 10.14 shows an example of the operation when receiving in synchronous mode.





Figure 10.14 Example of Operation when Receiving in Synchronous Mode



1. Read the serial status register (SSR) and check that bit TDRE is set to 1, then write transmit data to the transmit data register (TDR). When data is written to TDR, bit TDRE is cleared to 0 automatically.
2. Read SSR and check that bit RDRF is set to 1. If it is, read the receive data in RDR. When the RDR data is read, bit RDRF is cleared to 0 automatically.
3. When continuing data transmission/reception, finish reading of bit RDRF and RDR before receiving the MSB (bit 7) of the current frame, also read TDRE = 1 to confirm that a write can be performed, then write data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically, and when the data in RDR is read, bit RDRF is cleared to 0 automatically.
4. If an overrun error has occurred, read bit OER in SSR, and after carrying out the necessary error processing, clear bit OER to 0. Transmission and reception cannot be resumed if bit OER is set to 1. See figure 10.13 for details on overrun error processing.

Figure 10.15 Example of Simultaneous Data Transmission/Reception Flow (Synchronous Mode)



The multiprocessor communication function enables data to be exchanged among a number of processors on a shared communication line. Serial data communication is performed in asynchronous mode using the multiprocessor format (in which a multiprocessor bit is added to the transfer data).

In multiprocessor communication, each receiver is assigned its own ID code. The serial communication cycle consists of two cycles, an ID transmission cycle in which the receiver ID code is specified, and a data transmission cycle in which the transfer data is sent to the specified receiver. These two cycles are differentiated by means of the multiprocessor bit, 1 indicating an ID transmission cycle, and 0, a data transmission cycle.

The sender first sends transfer data with a 1 multiprocessor bit added to the ID code of the receiver it wants to communicate with, and then sends transfer data with a 0 multiprocessor bit to transmit data. When a receiver receives transfer data with the multiprocessor bit set to 1, it compares the ID code with its own ID code, and if they are the same, receives the transfer data to be sent next. If the ID codes do not match, it skips the transfer data until data with the multiprocessor bit set to 1 is sent again.

In this way, a number of processors can exchange data among themselves.

Figure 10.16 shows an example of communication between processors using the multiprocessor format.





Figure 10.16 Example of Inter-Processor Communication Using Multiprocessor (Sending Data H'AA to Receiver A)

There is a choice of four data transfer formats. If a multiprocessor format is specified, bit specification is invalid. See table 10.11 for details.

For details on the clock used in multiprocessor communication, see section 10.3.2, Open Drain Asynchronous Mode.

Multiprocessor transmitting: Figure 10.17 shows an example of a flowchart for multiprocessor data transmission. This procedure should be followed for multiprocessor data transmission after initializing SCI3.



- register (TDR). When data is written to TDR, bit TDRE is cleared to 0 automatically.
2. When continuing data transmission, be sure to read TDRE = 1 to confirm that a write can be performed before writing data to TDR. When data is written to TDR, bit TDRE is cleared to 0 automatically.
 3. If a break is to be output when data transmission ends, set the port PCR to 1 and clear the port PDR to 0, then clear bit TE in SCR3 to 0.

Figure 10.17 Example of Multiprocessor Data Transmission Flowchart

bit TDRE is set to 1 bit TEND in SSR bit is set to 1, the mark state, in which 1s are transmitted. After the mark state is established after the stop bit has been sent. If bit TEIE in SCR3 is set to 1 at this time, a request is made.

Figure 10.18 shows an example of the operation when transmitting using the multiprocessor format.





Figure 10.18 Example of Operation when Transmitting Using Multiprocessor (8-bit data, multiprocessor bit, 1 stop bit)

Multiprocessor receiving: Figure 10.19 shows an example of a flowchart for multiprocessor reception. This procedure should be followed for multiprocessor data reception after initialization of SCI3.



- RDR and compare it with this receiver's own ID. If the ID is not this receiver's, set bit MPIE to 1 again. When the RDR data is read, bit RDRF is cleared to 0 automatically.
4. Read SSR and check that bit RDRF is set to 1, then read the data in RDR.
 5. If a receive error has occurred, read bits OER and FER in SSR to identify the error, and after carrying out the necessary error processing, ensure that bits OER and FER are both cleared to 0. Reception cannot be resumed if either of these bits is set to 1. In the case of a framing error, a break can be detected by reading the value of the RXD_{3x} pin.

Figure 10.19 Example of Multiprocessor Data Reception Flowchart




Figure 10.19 Example of Multiprocessor Data Reception Flowchart (continued)

Figure 10.20 shows an example of the operation when receiving using the multiprocessor data reception mode.




Figure 10.20 Example of Operation when Receiving Using Multiprocessor (8-bit data, multiprocessor bit, 1 stop bit)

Interrupt Abbr.	Interrupt Request	Vector
RXI	Interrupt request initiated by receive data full flag (RDRF)	H'002
TXI	Interrupt request initiated by transmit data empty flag (TDRE)	
TEI	Interrupt request initiated by transmit end flag (TEND)	
ERI	Interrupt request initiated by receive error flag (OER, FER, PER)	

Each interrupt request can be enabled or disabled by means of bits TIE and RIE in SCR3.

When bit TDRE is set to 1 in SSR, a TXI interrupt is requested. When bit TEND is set to 1 in SSR, a TEI interrupt is requested. These two interrupts are generated during transmission.

The initial value of bit TDRE in SSR is 1. Therefore, if the transmit data empty interrupt (TXI) is enabled by setting bit TIE to 1 in SCR3 before transmit data is transferred to TDR, an interrupt will be requested even if the transmit data is not ready.

Also, the initial value of bit TEND in SSR is 1. Therefore, if the transmit end interrupt (TEI) is enabled by setting bit TEIE to 1 in SCR3 before transmit data is transferred to TDR, a TEI interrupt will be requested even if the transmit data has not been sent.

Effective use of these interrupt requests can be made by having processing that transfers data to TDR carried out in the interrupt service routine.

To prevent the generation of these interrupt requests (TXI and TEI), on the other hand, bits TIE and TEIE for these interrupt requests (bits TIE and TEIE) should be set to 1 after transmit data is transferred to TDR.

When bit RDRF is set to 1 in SSR, an RXI interrupt is requested, and if any of bits OER or FER is set to 1, an ERI interrupt is requested. These two interrupt requests are generated during reception.

For further details, see section 3.3, Interrupts.

Data can be written to TDR irrespective of the state of bit TDRE, but if new data is written to TDR while bit TDRE is cleared to 0, the data previously stored in TDR will be lost of yet been transferred to TSR. Accordingly, to ensure that serial transmission is performed dependably, you should first check that bit TDRE is set to 1, then write the transmit data once only (not two or more times).

2. Operation when a Number of Receive Errors Occur Simultaneously

If a number of receive errors are detected simultaneously, the status flags in SSR will states shown in table 10.14. If an overrun error is detected, data transfer from RSR to RDR will not be performed, and the receive data will be lost.

Table 10.14 SSR Status Flag States and Receive Data Transfer

SSR Status Flags				Receive Data Transfer	
RDRF*	OER	FER	PER	RSR → RDR	Receive Error Status
1	1	0	0	X	Overrun error
0	0	1	0	O	Framing error
0	0	0	1	O	Parity error
1	1	1	0	X	Overrun error + framing error
1	1	0	1	X	Overrun error + parity error
0	0	1	1	O	Framing error + parity error
1	1	1	1	X	Overrun error + framing error

O : Receive data is transferred from RSR to RDR.

X : Receive data is not transferred from RSR to RDR.

Note: * Bit RDRF retains its state prior to data reception. However, note that if RDRF is cleared to 0 after an overrun error has occurred in a frame because reading of the received data from RDR to the previous frame was delayed, RDRF will be cleared to 0.

4. Mark State and Break Detection

When bit TE is cleared to 0, the TXD_{3x} pin functions as an I/O port whose input/output and level are determined by PDR and PCR. This fact can be used to set the TXD_{3x} pin state, or to detect a break during transmission.

To keep the communication line in the mark state (1 state) until bit TE is set to 1, set PCR = 1 and PDR = 1. Since bit TE is cleared to 0 at this time, the TXD_{3x} pin functions as an I/O port output.

To detect a break, clear bit TE to 0 after setting PCR = 1 and PDR = 0.

When bit TE is cleared to 0, the transmission unit is initialized regardless of the current transmission state, the TXD_{3x} pin functions as an I/O port, and 0 is output from the TXD_{3x} pin.

5. Receive Error Flags and Transmit Operation (Synchronous Mode Only)

When a receive error flag (OER, PER, or FER) is set to 1, transmission cannot be started until bit TDRE is cleared to 0. The receive error flags must be cleared to 0 before starting transmission.

Note also that receive error flags cannot be cleared to 0 even if bit RE is cleared to 0.

6. Receive Data Sampling Timing and Receive Margin in Asynchronous Mode

In asynchronous mode, SCI3 operates on a basic clock with a frequency 16 times the transmission rate. When receiving, SCI3 performs internal synchronization by sampling the falling edge of the received bit with the basic clock. Receive data is latched internally at the 8th rising edge of the basic clock. This is illustrated in figure 10.21.




Figure 10.21 Receive Data Sampling Timing in Asynchronous Mode

Consequently, the receive margin in asynchronous mode can be expressed as shown in equation (1).

$$M = \left\{ \left(0.5 - \frac{1}{2N} \right) - \frac{D - 0.5}{N} - (L - 0.5) F \right\} \times 100 \text{ [%]} \quad \dots \text{ Equation (1)}$$

- where
- M: Receive margin (%)
 - N: Ratio of bit rate to clock (N = 16)
 - D: Clock duty (D = 0.5 to 1.0)
 - L: Frame length (L = 9 to 12)
 - F: Absolute value of clock frequency deviation

Substituting 0 for F (absolute value of clock frequency deviation) and 0.5 for D (clock duty), in equation (1), a receive margin of 46.875% is given by equation (2).

When D = 0.5 and F = 0,

$$M = \left\{ 0.5 - \frac{1}{2 \times 16} \right\} \times 100 \text{ [%]} = 46.875\% \quad \dots \text{ Equation (2)}$$

However, this is only a computed value, and a margin of 20% to 30% should be allowed when carrying out system design.

0, if the read operation coincides with completion of reception of a frame, the next frame may be read. This is illustrated in figure 10.22.




Figure 10.22 Relation between RDR Read Timing and Data

In this case, only a single RDR read operation (not two or more) should be performed after checking that bit RDRF is set to 1. If two or more reads are performed, the data read should be transferred to RAM, etc., and the RAM contents used. Also, ensure that there is a sufficient margin in an RDR read operation before reception of the next frame is completed. If the RDR read operation is not precise in terms of timing, the RDR read should be completed before bit 7 is transferred in synchronous mode, or before the STOP bit is transferred in asynchronous mode.

a system clock (ϕ) cycle immediately after it is switched.

This can be prevented by either of the following methods according to the situation.

- a. When an SCK_{3x} function is switched from clock output to non clock-output

When stopping data transfer, issue one instruction to clear bits TE and RE to 0 and set bits CKE1 and CKE0 in SCR3 to 1 and 0, respectively. In this case, bit COM in SMR must be set to 1. The above prevents SCK_{3x} from being used as a general input/output pin. To prevent an intermediate level of voltage from being applied to SCK_{3x}, the line connected to SCK_{3x} must be pulled up to the V_{CC} level via a resistor, or supplied with output from an external device.

- b. When an SCK_{3x} function is switched from clock output to general input/output

When stopping data transfer,

- (i) Issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in SCR3 to 1 and 0, respectively.
- (ii) Clear bit COM in SMR to 0
- (iii) Clear bits CKE1 and CKE0 in SCR3 to 0

Note that special care is also needed here to avoid an intermediate level of voltage being applied to SCK_{3x}.

10. Setup at Subactive or Subsleep Mode

At subactive or subsleep mode, SCI3 becomes possible use only at CPU clock is $\phi w/2$

11.1.1 Features

Features of the 14-bit PWM are as follows.

- Choice of two conversion periods
Any of the following four conversion periods can be chosen:
 - $131,072/\phi$, with a minimum modulation width of $8/\phi$ (PWCR1 = 1, PWCR0 = 0)
 - $65,536/\phi$, with a minimum modulation width of $4/\phi$ (PWCR1 = 1, PWCR0 = 0)
 - $32,768/\phi$, with a minimum modulation width of $2/\phi$ (PWCR1 = 0, PWCR0 = 1)
 - $16,384/\phi$, with a minimum modulation width of $1/\phi$ (PWCR1 = 0, PWCR0 = 0)
- Pulse division method for less ripple
- Use of module standby mode enables this module to be placed in standby mode in when not used.




Figure 11.1 Block Diagram of the 14 Bit PWM

11.1.3 Pin Configuration

Table 11.1 shows the output pin assigned to the 14-bit PWM.

Table 11.1 Pin Configuration

Name	Abbr.	I/O	Function
PWM output pin	PWM	Output	Pulse-division PWM waveform

PWM data register U	PWDRU	W	H'00
PWM data register L	PWDRL	W	H'00
Clock stop register 2	CKSTPR2	R/W	H'FF

11.2 Register Descriptions

11.2.1 PWM Control Register (PWCR)

Bit	7	6	5	4	3	2	1
	—	—	—	—	—	—	PWCR1
Initial value	1	1	1	1	1	1	0
Read/Write	—	—	—	—	—	—	W

PWCR is an 8-bit write-only register for input clock selection.

Upon reset, PWCR is initialized to H'FC.

Bits 7 to 2: Reserved bits

Bits 7 to 2 are reserved; they are always read as 1, and cannot be modified.

modulation width of $1/\phi$

0	1	The input clock is $\phi/4$ ($t\phi^* = 4/\phi$) The conversion period is $32,768/\phi$, with a minimum modulation width of $2/\phi$
1	0	The input clock is $\phi/8$ ($t\phi^* = 8/\phi$) The conversion period is $65,536/\phi$, with a minimum modulation width of $4/\phi$
1	1	The input clock is $\phi/16$ ($t\phi^* = 16/\phi$) The conversion period is $131,072/\phi$, with a minimum modulation width of $8/\phi$

Note: * Period of PWM input clock.

11.2.2 PWM Data Registers U and L (PWDRU, PWDRL)

PWDRU

Bit	7	6	5	4	3	2	1
	—	—	PWDRU5	PWDRU4	PWDRU3	PWDRU2	PWDRU1
Initial value	1	1	0	0	0	0	0
Read/Write	—	—	W	W	W	W	W

PWDRL

Bit	7	6	5	4	3	2	1
	PWDRL7	PWDRL6	PWDRL5	PWDRL4	PWDRL3	PWDRL2	PWDRL1
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

PWDRU and PWDRL form a 14-bit write-only register, with the upper 6 bits assigned and the lower 8 bits to PWDRL. The value written to PWDRU and PWDRL gives the level width of one PWM waveform cycle.

Upon reset, PWDRU and PWDRL are initialized to H'C000.

11.2.3 Clock Stop Register 2 (CKSTPR2)

Bit	7	6	5	4	3	2	1
	—	—	—	—	AECKSTP	WDCKSTP	PWCKSTP
Initial value	1	1	1	1	1	1	1
Read/Write	—	—	—	—	R/W	R/W	R/W

CKSTPR2 is an 8-bit read/write register that performs module standby mode control for modules. Only the bit relating to the PWM is described here. For details of the other sections on the relevant modules.

Bit 1: PWM module standby mode control (PWCKSTP)

Bit 1 controls setting and clearing of module standby mode for the PWM.

PWCKSTP	Description
0	PWM is set to module standby mode
1	PWM module standby mode is cleared

2. Set bits PWCR1 and PWCR0 in the PWM control register (PWCR) to select a conversion period of $131,072/\phi$ (PWCR1 = 1, PWCR0 = 1), $65,536/\phi$ (PWCR1 = 1, PWCR0 = 0), $32,768/\phi$ (PWCR1 = 0, PWCR0 = 1), or $16,384/\phi$ (PWCR1 = 0, PWCR0 = 0).
3. Set the output waveform data in PWM data registers U and L (PWDRU/L). Be sure to set the correct sequence, first PWDRL then PWDRU. When data is written to PWDRU and PWDRL in these registers will be latched in the PWM waveform generator, updating the PWM waveform generation in synchronization with internal signals.

One conversion period consists of 64 pulses, as shown in figure 11.2. The total of the high pulse widths during this period (T_H) corresponds to the data in PWDRU and PWDRL. This relation can be represented as follows.

$$T_H = (\text{data value in PWDRU and PWDRL} + 64) \times t_{\phi}/2$$

where t_{ϕ} is the PWM input clock period: $2/\phi$ (PWCR = H'0), $4/\phi$ (PWCR = H'1), $8/\phi$ (PWCR = H'2), or $16/\phi$ (PWCR = H'3).

Example: Settings in order to obtain a conversion period of 32,768 μs :

When PWCR1 = 0 and PWCR0 = 0, the conversion period is $16,384/\phi$, so $\phi = 0.5$ MHz. In this case, $t_{fn} = 512 \mu\text{s}$, with $1/\phi$ (resolution) = 2.0 μs .

When PWCR1 = 0 and PWCR0 = 1, the conversion period is $32,768/\phi$, so $\phi = 1$ MHz. In this case, $t_{fn} = 512 \mu\text{s}$, with $2/\phi$ (resolution) = 2.0 μs .

When PWCR1 = 1 and PWCR0 = 0, the conversion period is $65,536/\phi$, so $\phi = 2$ MHz. In this case, $t_{fn} = 512 \mu\text{s}$, with $4/\phi$ (resolution) = 2.0 μs .

Accordingly, for a conversion period of 32,768 μs , the system clock frequency must be 0.5 MHz, 1 MHz, or 2 MHz.

$$T_H = t_{H1} + t_{H2} + t_{H3} + \dots + t_{H64}$$

$$t_{f1} = t_{f2} = t_{f3} \dots = t_{f64}$$

Figure 11.2 PWM Output Waveform

11.3.2 PWM Operation Modes

PWM operation modes are shown in table 11.3.

Table 11.3 PWM Operation Modes

Operation Mode	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby
PWCR	Reset	Functions	Functions	Held	Held	Held	Held
PWDRU	Reset	Functions	Functions	Held	Held	Held	Held
PWDRL	Reset	Functions	Functions	Held	Held	Held	Held

12.1.1 Features

The A/D converter has the following features.

- 10-bit resolution
- Eight input channels
- Conversion time: approx. 12.4 μ s per channel (at 5 MHz operation)
- Built-in sample-and-hold function
- Interrupt requested on completion of A/D conversion
- A/D conversion can be started by external trigger input
- Use of module standby mode enables this module to be placed in standby mode in when not used.




Figure 12.1 Block Diagram of the A/D Converter

Analog ground	AV _{SS}	Input	Ground and reference voltage of analog
Analog input 0	AN ₀	Input	Analog input channel 0
Analog input 1	AN ₁	Input	Analog input channel 1
Analog input 2	AN ₂	Input	Analog input channel 2
Analog input 3	AN ₃	Input	Analog input channel 3
Analog input 4	AN ₄	Input	Analog input channel 4
Analog input 5	AN ₅	Input	Analog input channel 5
Analog input 6	AN ₆	Input	Analog input channel 6
Analog input 7	AN ₇	Input	Analog input channel 7
External trigger input	ADTRG	Input	External trigger input for starting A/D co

12.1.4 Register Configuration

Table 12.2 shows the A/D converter register configuration.

Table 12.2 Register Configuration

Name	Abbr.	R/W	Initial Value
A/D mode register	AMR	R/W	H'30
A/D start register	ADSR	R/W	H'7F
A/D result register H	ADRRH	R	Not fixed
A/D result register L	ADRRL	R	Not fixed
Clock stop register 1	CKSTPRT1	R/W	H'FF



ADRRH and ADRL together comprise a 16-bit read-only register for holding the result of an analog-to-digital conversion. The upper 8 bits of the data are held in ADRRH, and the lower 8 bits in ADRL.

ADRRH and ADRL can be read by the CPU at any time, but the ADRRH and ADRL values during A/D conversion are not fixed. After A/D conversion is complete, the conversion result is stored as 10-bit data, and this data is held until the next conversion operation starts.

ADRRH and ADRL are not cleared on reset.

12.2.2 A/D Mode Register (AMR)

Bit	7	6	5	4	3	2	1
	CKS	TRGE	—	—	CH3	CH2	CH1
Initial value	0	0	1	1	0	0	0
Read/Write	R/W	R/W	—	—	R/W	R/W	R/W

AMR is an 8-bit read/write register for specifying the A/D conversion speed, external trigger option, and the analog input pins.

Upon reset, AMR is initialized to H'30.

Note: * For information on conversion time settings for which operation is guaranteed, see section 15, Electrical Characteristics.

Bit 6: External trigger select (TRGE)

Bit 6 enables or disables the start of A/D conversion by external trigger input.

Bit 6 TRGE	Description
0	Disables start of A/D conversion by external trigger
1	Enables start of A/D conversion by rising or falling edge of external trigger input ($\overline{\text{ADTRG}}$ *)

Note: * The external trigger ($\overline{\text{ADTRG}}$) edge is selected by bit IEG4 of IEGR. See 15.3.2.2 select register (IEGR) in section 3.3.2 for details.

Bits 5 and 4: Reserved bits

Bits 5 and 4 are reserved; they are always read as 1, and cannot be modified.

Bits 3 to 0: Channel select (CH3 to CH0)

Bits 3 to 0 select the analog input channel.

The channel selection should be made while bit ADSF is cleared to 0.

1	0	0	0	AN4
1	0	1	0	AN6
1	0	1	1	AN7
1	1	*	*	Setting prohibited

Note: * Don't care

12.2.3 A/D Start Register (ADSR)

Bit	7	6	5	4	3	2	1
	ADSF	—	—	—	—	—	—
Initial value	0	1	1	1	1	1	1
Read/Write	R/W	—	—	—	—	—	—

The A/D start register (ADSR) is an 8-bit read/write register for starting and stopping A/D conversion.

A/D conversion is started by writing 1 to the A/D start flag (ADSF) or by input of the d... edge of the external trigger signal, which also sets ADSF to 1. When conversion is cor... converted data is set in ADDRHH and ADDRLL, and at the same time ADSF is cleared to 0.

Bits 6 to 0: Reserved bits

Bits 6 to 0 are reserved; they are always read as 1, and cannot be modified.

12.2.4 Clock Stop Register 1 (CKSTPR1)

Bit	7	6	5	4	3	2	1
	—	S31CKSTP	S32CKSTP	ADCKSTP	TGCKSTP	TFCKSTP	TCCKSTP
Initial value	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

CKSTPR1 is an 8-bit read/write register that performs module standby mode control for modules. Only the bit relating to the A/D converter is described here. For details of the modules, see the sections on the relevant modules.

Bit 4: A/D converter module standby mode control (ADCKSTP)

Bit 4 controls setting and clearing of module standby mode for the A/D converter.

ADCKSTP Description

0	A/D converter is set to module standby mode
1	A/D converter module standby mode is cleared

value of 1 during A/D conversion, and is cleared to 0 automatically when conversion is

The completion of conversion also sets bit IRRAD in interrupt request register 2 (IRR2). A/D conversion end interrupt is requested if bit IENAD in interrupt enable register 2 (IER2) is set to 1.

If the conversion time or input channel needs to be changed in the A/D mode register (ADMR) during A/D conversion, bit ADSF should first be cleared to 0, stopping the conversion in order to avoid malfunction.

12.3.2 Start of A/D Conversion by External Trigger Input

The A/D converter can be made to start A/D conversion by input of an external trigger. External trigger input is enabled at pin $\overline{\text{ADTRG}}$ when bit IRQ4 in PMR1 is set to 1 and bit IEN4 in AMR is set to 1. Then when the input signal edge designated in bit IEG4 of interrupt enable register (IEGR) is detected at pin $\overline{\text{ADTRG}}$, bit ADSF in ADSR will be set to 1, starting A/D conversion.

Figure 12.2 shows the timing.




Figure 12.2 External Trigger Input Timing

ADSR	Reset	Functions	Functions	Held	Held	Held	Held
ADRRH	Held*	Functions	Functions	Held	Held	Held	Held
ADRRL	Held*	Functions	Functions	Held	Held	Held	Held

Note: * Undefined in a power-on reset.

12.4 Interrupts

When A/D conversion ends (ADSF changes from 1 to 0), bit IRRAD in interrupt request register 2 (IRR2) is set to 1.

A/D conversion end interrupts can be enabled or disabled by means of bit IENAD in interrupt enable register 2 (IENR2).

For further details see section 3.3, Interrupts.

2. When A/D conversion is complete, bit IRRAD is set to 1, and the A/D conversion result is stored in ADDRHH and ADDRLL. At the same time ADSF is cleared to 0, and the A/D converter goes to the idle state.
3. Bit IENAD = 1, so an A/D conversion end interrupt is requested.
4. The A/D interrupt handling routine starts.
5. The A/D conversion result is read and processed.
6. The A/D interrupt handling routine ends.

If ADSF is set to 1 again afterward, A/D conversion starts and steps 2 to 6 take place.

Figures 12.4 and 12.5 show flow charts of procedures for using the A/D converter.




Figure 12.3 Typical A/D Converter Operation Timing




Figure 12.4 Flow Chart of Procedure for Using A/D Converter (Polling by Software)




Figure 12.5 Flow Chart of Procedure for Using A/D Converter (Interrupts)

- affect conversion accuracy.
- When A/D conversion is started after clearing module standby mode, wait for 10 ϕ cycles before starting.
- In active mode or sleep mode, analog power supply current (I_{STOP1}) flows into the resistance even when the A/D converter is not operating. Therefore, if the A/D converter is used, it is recommended that AV_{CC} be connected to the system power supply and the ADCKSTP(A/D converter module standby mode control) bit be cleared to 0 in clock register 1 (CKSTPR1).

12.6.2 Permissible Signal Source Impedance

This LSI's analog input is designed such that conversion precision is guaranteed for an analog signal for which the signal source impedance is 10 k Ω or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 10 k Ω , charging may be insufficient, and it may not be possible to guarantee A/D conversion precision. However, a large capacitor provided externally, the input load will essentially comprise only the internal input resistance of 10 k Ω , and the signal source impedance is ignored. However, as a low-pass filter effect occurs in this case, it may not be possible to follow an analog signal with a large differential coefficient (e.g., 5 mV/ μ s or greater) (see figure 12.6). When converting a high-speed analog signal, a high-impedance buffer should be inserted.




Figure 12.6 Analog Input Circuit Example

13.1.1 Features

1. Features

Features of the LCD controller/driver are given below.

- Display capacity

Duty Cycle	Internal Driver	Segment External Expansion Driver
Static	32 seg	256 seg
1/2	32 seg	128 seg
1/3	32 seg	64 seg
1/4	32 seg	64 seg

- LCD RAM capacity
8 bits × 32 bytes (256 bits)
- Word access to LCD RAM
- All eight segment output pins can be used individually as port pins.
- Common output pins not used because of the duty cycle can be used for common buffering (parallel connection).
- Display possible in operating modes other than standby mode
- Choice of 11 frame frequencies
- Built-in power supply split-resistance, supplying LCD drive power
- Use of module standby mode enables this module to be placed in standby mode in when not used.
- A or B waveform selectable by software




Figure 13.1 Block Diagram of LCD Controller/Driver

Common output pins	COM ₄ to COM ₁	Output	(setting programmable) LCD common drive pins Pins can be used in parallel w 1/2 duty
Segment external expansion signal pins*	CL ₁	Output	Display data latch clock, multi SEG ₃₂
	CL ₂	Output	Display data shift clock, multi SEG ₃₁
	M	Output	LCD alternation signal, multi SEG ₂₉
	DO	Output	Serial display data, multiplexe
LCD power supply pins	V ₀ , V ₁ , V ₂ , V ₃	—	Used when a bypass capacitor connected externally, and whe external power supply circuit is

Note: * The external expansion function for LCD segments is not implemented in the H8/38427 Group and H8/38427 Group.

13.1.4 Register Configuration

Table 13.2 shows the register configuration of the LCD controller/driver.

Table 13.2 LCD Controller/Driver Registers

Name	Abbr.	R/W	Initial Value	Addr
LCD port control register	LPCR	R/W	H'00	H'FF
LCD control register	LCR	R/W	H'80	H'FF
LCD control register 2	LCR2	R/W	H'60	H'FF
LCD RAM	—	R/W	Undefined	H'F7
Clock stop register 2	CKSTPR2	R/W	H'FF	H'FF

LPCR is an 8-bit read/write register which selects the duty cycle and LCD driver pin function.

LPCR is initialized to H'00 upon reset.

Bits 7 to 5: Duty cycle select 1 and 0 (DTS1, DTS0), common function select (CMX)

The combination of DTS1 and DTS0 selects static, 1/2, 1/3, or 1/4 duty. CMX specifies whether or not the same waveform is to be output from multiple pins to increase the common driver current when not all common pins are used because of the duty setting.

Bit 7 DTS1	Bit 6 DTS0	Bit 5 CMX	Duty Cycle	Common Drivers	Notes
0	0	0	Static	COM ₁ (initial value)	Do not use COM ₄ , COM ₃ , and COM ₂ .
		1		COM ₄ to COM ₁	COM ₄ , COM ₃ , and COM ₂ output the same waveform as COM ₁ .
0	1	0	1/2 duty	COM ₂ to COM ₁	Do not use COM ₄ and COM ₃ .
		1		COM ₄ to COM ₁	COM ₄ outputs the same waveform as COM ₃ , and COM ₂ outputs the same waveform as COM ₁ .
1	0	0	1/3 duty	COM ₃ to COM ₁	Do not use COM ₄ .
		1		COM ₄ to COM ₁	Do not use COM ₄ .
1	1	0	1/4 duty	COM ₄ to COM ₁	—
		1			

Bit 4 SGX	Description
0	Pins SEG ₃₂ to SEG ₂₉ *
1	Pins CL ₁ , CL ₂ , DO, M

Note: * These pins function as ports when the setting of SGS3 to SGS0 is 0000 or

Bits 3 to 0: Segment driver select 3 to 0 (SGS3 to SGS0)

Bits 3 to 0 select the segment drivers to be used. The SGX = 0 setting is selected on the H8/38427.

Bit 4 SGX	Bit 3 SGS3	Bit 2 SGS2	Bit 1 SGS1	Bit 0 SGS0	Function of Pins SEG ₃₂ to SEG ₁			
					SEG ₃₂ to SEG ₂₅	SEG ₂₄ to SEG ₁₇	SEG ₁₆ to SEG ₉	SEG ₈ to SEG ₁
0	0	0	0	0	Port	Port	Port	Port
	0	0	0	1	Port	Port	Port	Port
	0	0	1	*	SEG	Port	Port	Port
	0	1	0	*	SEG	SEG	Port	Port
	0	1	1	*	SEG	SEG	SEG	Port
	1	*	*	*	SEG	SEG	SEG	SEG
1	0	0	0	0	Port ^{*1}	Port	Port	Port
	*	*	*	*	Setting prohibited			

Note: 1. SEG₃₂ to SEG₂₉ are external expansion pins.

LCD is an 8-bit read/write register which performs LCD drive power supply on/off control, display data control, and selects the frame frequency.

LCR is initialized to H'80 upon reset.

Bit 7: Reserved bit

Bit 7 is reserved; it is always read as 1 and cannot be modified.

Bit 6: LCD drive power supply on/off control (PSW)

Bit 6 can be used to turn the LCD drive power supply off when LCD display is not required, in power-down mode, or when an external power supply is used. When the ACT bit is cleared or in standby mode, the LCD drive power supply is turned off regardless of the setting of the PSW bit.

Bit 6 PSW	Description	
0	LCD drive power supply off	(i)
1	LCD drive power supply on	

Bit 5: Display function activate (ACT)

Bit 5 specifies whether or not the LCD controller/driver is used. Clearing this bit to 0 halts operation of the LCD controller/driver. The LCD drive power supply is also turned off regardless of the setting of the PSW bit. However, register contents are retained.

Bit 5 ACT	Description	
0	LCD controller/driver operation halted	(i)
1	LCD controller/driver operates	

Bits 3 to 0: Frame frequency select 3 to 0 (CKS3 to CKS0)

Bits 3 to 0 select the operating clock and the frame frequency. In subactive mode, wait mode, and subsleep mode, the system clock (ϕ) is halted, and therefore display operations are not performed if one of the clocks from $\phi/2$ to $\phi/256$ is selected. If LCD display is required in active modes, ϕ_w , $\phi_w/2$, or $\phi_w/4$ must be selected as the operating clock.

Bit 3 CKS3	Bit 2 CKS2	Bit 1 CKS1	Bit 0 CKS0	Operating Clock	Frame Frequency	
					$\phi = 2 \text{ MHz}$	$\phi = 25 \text{ MHz}$
0	*	0	0	ϕ_w	128 Hz ^{*3} (initial value)	
0	*	0	1	$\phi_w/2$	64 Hz ^{*3}	
0	*	1	*	$\phi_w/4$	32 Hz ^{*3}	
1	0	0	0	$\phi/2$	—	244 Hz
1	0	0	1	$\phi/4$	977 Hz	122 Hz
1	0	1	0	$\phi/8$	488 Hz	61 Hz
1	0	1	1	$\phi/16$	244 Hz	30.5 Hz
1	1	0	0	$\phi/32$	122 Hz	—
1	1	0	1	$\phi/64$	61 Hz	—
1	1	1	0	$\phi/128$	30.5 Hz	—
1	1	1	1	$\phi/256$	—	—

- Notes:
1. This is the frame frequency in active (medium-speed, $\phi_{osc}/16$) mode when $\phi_w = \phi_{osc}/16$.
 2. When 1/3 duty is selected, the frame frequency is 4/3 times the value shown.
 3. This is the frame frequency when $\phi_w = 32.768 \text{ kHz}$.

waveform, and selects the duty cycle of the charge/discharge pulses which control discharge of the power supply split-resistance from the power supply circuit.

LCR2 is initialized to H'60 upon reset.

Bit 7: A waveform/B waveform switching control (LCDAB)

Bit 7 specifies whether the A waveform or B waveform is used as the LCD drive waveform.

Bit 7

LCDAB	Description	
0	Drive using A waveform	(in)
1	Drive using B waveform	

Bits 6 and 5: Reserved bits

Bits 6 and 5 are reserved; they are always read as 1 and cannot be modified.

Bit 4: Reserved bit

Bit 4 is reserved; it is always read as 0 and must not be written with 1.

0	1	0	0	4/8	
0	1	0	1	5/8	
0	1	1	0	6/8	
0	1	1	1	0	Fixed low
1	0	*	*	1/16	
1	1	*	*	1/32	

Bits 3 to 0 select the duty cycle while the power supply split-resistance is connected to the power supply circuit.

When a 0 duty cycle is selected, the power supply split-resistance is permanently disconnected from the power supply circuit, so power should be supplied to pins V_1 , V_2 , and V_3 by the power supply circuit.

Figure 13.2 shows the waveform of the charge/discharge pulses. The duty cycle is 1/2.




Figure 13.2 Example of A Waveform with 1/2 Duty and 1/2 Bias

modules. Only the bit relating to the LCD controller/driver is described here. For details on other bits, see the sections on the relevant modules.

Bit 0: LCD controller/driver module standby mode control (LDCKSTP)

Bit 0 controls setting and clearing of module standby mode for the LCD controller/driver module.

Bit 0

LDCKSTP	Description	
0	LCD controller/driver is set to module standby mode	
1	LCD controller/driver module standby mode is cleared	(i)

- a. Using 1/2 duty

When 1/2 duty is used, interconnect pins V_2 and V_3 as shown in figure 13.3.




Figure 13.3 Handling of LCD Drive Power Supply when Using 1/2 Duty

- b. Large-panel display

As the impedance of the built-in power supply split-resistance is large, it may not be suitable for driving a large panel. If the display lacks sharpness when using a large panel, see section 13.3.6, Boosting the LCD Drive Power Supply. When static or 1/2 duty is used, common output drive capability can be increased. Set CMX to 1 when selecting the duty cycle. In this mode, with a static duty cycle pins COM₄ to COM₁ output the same waveform and with 1/2 duty the COM₁ waveform is output from pins COM₂ and COM₁, and the COM₄ waveform is output from pins COM₄ and COM₃.

- c. Luminance adjustment function (V_0 pin)

Connecting a resistance between the V_0 and V_1 pins enables the luminance to be adjusted. For details, see section 13.3.3, Luminance Adjustment Function (V_0 Pin).




Figure 13.4 Examples of LCD Power Supply Pin Connections

e. Low-power-consumption LCD drive system

Use of a low-power-consumption LCD drive system enables the power consumption for LCD drive to be optimized. For details, see section 13.3.4, Low-Power-Consumption Drive System.

f. Segment external expansion

The number of segments can be increased by connecting an HD66100 externally. For details, see section 13.3.7, Connection to HD66100.

c. Frame frequency selection

The frame frequency can be selected by setting bits CKS_3 to CKS_0 . The frame frequency should be selected in accordance with the LCD panel specification. For the clock method in watch mode, subactive mode, and subsleep mode, see section 13.3.5, Operation in Power-Down Modes.

d. A or B waveform selection

Either the A or B waveform can be selected as the LCD waveform to be used by the LCDAB.

using the same kind of instruction as for ordinary RAM, and display is started automatically when the display is turned on. Word- or byte-access instructions can be used for RAM setting.




Figure 13.5 LCD RAM Map when Not Using Segment External Expansion (1)




Figure 13.6 LCD RAM Map when Not Using Segment External Expansion (




Figure 13.7 LCD RAM Map when Not Using Segment External Expansion (1)





Figure 13.8 LCD RAM Map when Not Using Segment External Expansion (Sta)



**Figure 13.9 LCD RAM Map when Using Segment External Expansion
(SGX = "1", SGS3 to SGS0 = "0000" 1/4 Duty)**






Figure 13.10 LCD RAM Map when Using Segment External Expansion (SGX = "1", SGS3 to SGS0 = "0000" 1/3 Duty)



**Figure 13.11 LCD RAM Map when Using Segment External Expansion
(SGX = "1", SGS3 to SGS0 = "0000" 1/2 Duty)**



**Figure 13.12 LCD RAM Map when Using Segment External Expansion
(SGX = "1", SGS3 to SGS0 = "0000" Static)**




Figure 13.13 LCD Drive Power Supply Unit

power supply circuit for the LCD panel's current dissipation.

1. Principles

- a. Capacitors are connected as external circuits to LCD power supply pins V1, V2, and V3, as shown in figure 13.14.
- b. The capacitors connected to V1, V2, and V3 are repeatedly charged and discharged in the cycle shown in figure 13.14, maintaining the potentials.
- c. At this time, the charged potential is a potential corresponding to the V1, V2, and V3 respectively. (For example, with 1/3 bias drive, the charge for V2 is 2/3 that of V1, and V3 is 1/3 that of V1.)
- d. Power is supplied to the LCD panel by means of the charges accumulated in these capacitors.
- e. The capacitances and charging/discharging periods of these capacitors are therefore determined by the current dissipation of the LCD panel.
- f. The charging and discharging periods can be selected by software.

2. Example of Operation (with 1/3 bias drive)

- a. During charging period T_c in the figure, the potential is divided among pins V1, V2, and V3 by the built-in split-resistance (the potential of V2 being 2/3 that of V1, and that of V3 being 1/3 that of V1), as shown in figure 13.14, and external capacitors C1, C2, and C3 are connected. The LCD panel is continued to be driven during this time.
- b. In the following discharging period, T_{dc} , charging is halted and the charge accumulated in each capacitor is discharged, driving the LCD panel.
- c. At this time, a slight voltage drop occurs due to the discharging; optimum values must be selected for the charging period and the capacitor capacitances to ensure that this drop does not affect the driving of the LCD panel.
- d. In this way, the capacitors connected to V1, V2, and V3 are repeatedly charged and discharged in the cycle shown in figure 13.14, maintaining the potentials and continuing to drive the LCD panel.







Figure 13.14 Example of Low-Power-Consumption LCD Drive Operat




(a) Waveform with 1/4 duty



(b) Waveform with 1/3



(c) Waveform with 1/2 duty



(d) Waveform with static

Figure 13.15 Output Waveforms for Each Duty Cycle (A Waveform)







Figure 13.16 Output Waveforms for Each Duty Cycle (B Waveform)

1/3 duty	Common output	V_3	V_2	V_1	V_S
	Segment output	V_2	V_3	V_{SS}	V_1
1/4 duty	Common output	V_3	V_2	V_1	V_S
	Segment output	V_2	V_3	V_{SS}	V_1

13.3.5 Operation in Power-Down Modes

In this LSI, the LCD controller/driver can be operated even in the power-down modes. The operating state of the LCD controller/driver in the power-down modes is summarized in Figure 13.4.

In subactive mode, watch mode, and subsleep mode, the system clock oscillator stops, and therefore, unless ϕ_w , $\phi_w/2$, or $\phi_w/4$ has been selected by bits CKS3 to CKS0, the clock is not supplied and display will halt. Since there is a possibility that a direct current will be applied to the LCD panel in this case, it is essential to ensure that ϕ_w , $\phi_w/2$, or $\phi_w/4$ is selected. In normal (medium-speed) mode, the system clock is switched, and therefore CKS3 to CKS0 must be modified to ensure that the frame frequency does not change.

- Notes:
1. The subclock oscillator does not stop, but clock supply is halted.
 2. The LCD drive power supply is turned off regardless of the setting of the PS
 3. Display operation is performed only if ϕw , $\phi w/2$, or $\phi w/4$ is selected as the clock.
 4. The clock supplied to the LCD stops.

13.3.6 Boosting the LCD Drive Power Supply

When a large panel is driven, the on-chip power supply capacity may be insufficient. When the on-chip power supply capacity is insufficient when V_{CC} is used as the power supply, the power supply current must be reduced. This can be done by connecting bypass capacitors of around 0.1 to 0.1 μF to pins V_1 to V_3 , as shown in figure 13.17, or by adding a split-resistance externally.





Figure 13.17 Connection of External Split-Resistance


Figure 13.18 shows examples of connection to an HD66100. The output level is determined by the combination of the data and the M pin output, but these combinations differ from those of the HD66100. Table 13.3 shows the output levels of the LCD drive power supply, and figures 13.15 and 13.16 show the common and segment waveforms for each duty cycle.

When ACT is cleared to 0, operation stops with $CL_2 = 0$, $CL_1 = 0$, $M = 0$, and DO at the high level (1 or 0) being output at that instant. In standby mode, the expansion pins go to the high impedance (floating) state.


When external expansion is implemented, the load in the LCD panel increases and the LCD drive power supply may not provide sufficient current capacity. In this case, measures should be taken as described in section 13.3.6, Boosting the LCD Drive Power Supply.



(a) 1/3 bias, 1/4 or 1/3 duty



(b) 1/2 duty



(c) Static mode

Figure 13.18 Connection to HD66100

to the external V_{CC} pin. As a result, the current consumed when an external power supply is 3.0 V or above can be held down to virtually the same low level as when used at approximately 3.0 V. If the external power supply is 3.0 V or below, the internal voltage will be practically the same as the external voltage. It is, of course, also possible to use the same level of external supply voltage and internal power supply voltage without using the internal power supply step-down circuit.

14.2 When Using Internal Power Supply Step-Down Circuit

Connect the external power supply to the V_{CC} pin, and connect a capacitance of approximately $0.1\ \mu\text{F}$, in the case of the H8/3827R, or approximately $0.33\ \mu\text{F}$, in the case of the H8/38327 or H8/38427, between CV_{CC} and V_{SS} , as shown in figure 14.1. The internal step-down circuit becomes effective simply by adding this external circuit. In the external circuit interface, the external supply voltage connected to V_{CC} and the GND potential connected to V_{SS} are the reference voltages. For example, for port input/output levels, the V_{CC} level is the reference for the high level and the V_{SS} level is that for the low level. The LCD power supply and A/D converter analog power supply are not affected by the internal step-down current.

In the H8/3827R Group the operating range differs depending on whether or not the internal step-down circuit is used. For details, see section 15, Electrical Characteristics.




Figure 14.1 Power Supply Connection when Internal Step-Down Circuit is Used




Figure 14.2 Power Supply Connection when Internal Step-Down Circuit is Not Used

14.4 H8/3827S Group

The H8/3827S Group has two V_{CC} pins, which should be interconnected externally.

14.5 Notes on Switching from the H8/3827R to the H8/38327 or H8/38427

Examine the following with regard to the power supply circuit.

- (1) If the internal power supply step-down circuit was used on the H8/3827R

The stabilization capacitance value differs between the products. It is necessary to check the capacitance value from 0.1 μF (H8/3827R) to 0.33 μF (H8/38327 or H8/38427). Note that these are only rough guidelines and it is still necessary to confirm system operation.


- (2) If the internal power supply step-down circuit was not used on the H8/3827R

Use of the internal power supply step-down circuit of the H8/38327 or H8/38427 is recommended. Furthermore, operation at a V_{CC} of 3.6 V or greater is not guaranteed when the internal power supply step-down circuit is not used. It is therefore necessary to change the CV_{CC} connection to use the internal power supply step-down circuit.

Table 13.1 Absolute Maximum Ratings


Item		Symbol	Value	Unit
Power supply voltage		V_{CC}, CV_{CC}	-0.3 to +7.0	V
Analog power supply voltage		AV_{CC}	-0.3 to +7.0	V
Programming voltage		V_{PP}	-0.3 to +13.0	V
Input voltage	Ports other than Port B	V_{in}	-0.3 to $V_{CC} + 0.3$	V
	Port B	AV_{in}	-0.3 to $AV_{CC} + 0.3$	V
Operating temperature		T_{opr}	-20 to +75*2	°C
Storage temperature		T_{stg}	-55 to +125	°C

- Notes: 1. Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.
2. The operating temperature is the temperature range in which power (voltage and current) in "Electrical Characteristics" can be applied to the chip.




- Active (high-speed) mode
- Sleep (high-speed) mode
- Internal power supply step-down circuit not used

Note: f_{osc} is the oscillator frequency. When external clocks are used, $f_{osc}=1\text{MHz}$ is the minimum.




- All operating modes




- Active (high-speed) mode
- Sleep (high-speed) mode
- Internal power supply step-down circuit used

Note: f_{osc} is the oscillator frequency. When external clocks are used, $f_{osc}=1\text{MHz}$ is the minimum.


- Active (high-speed) mode
 - Sleep (high-speed) mode (except CPU)
 - Internal power supply step-down circuit not used
- Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used.
When using an oscillator, the minimum operating frequency is $\phi=1\text{MHz}$.




- Active (medium-speed) mode (except A/D converter)
 - Sleep (medium-speed) mode (except A/D converter)
 - Internal power supply step-down circuit not used
- Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used.
When using an oscillator, the minimum operating frequency is $\phi=15.625\text{kHz}$.



- Active (high-speed) mode
 - Sleep (high-speed) mode (except CPU)
 - Internal power supply step-down circuit used
- Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used.
When using an oscillator, the minimum operating frequency is $\phi=1\text{MHz}$.




- Active (medium-speed) mode (except A/D converter)
 - Sleep (medium-speed) mode (except A/D converter)
 - Internal power supply step-down circuit used
- Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used.
When using an oscillator, the minimum operating frequency is $\phi=15.625\text{kHz}$.




- Subactive mode
- Subsleep mode (except CPU)
- Watch mode (except CPU)






- Active (high-speed) mode
- Sleep (high-speed) mode
- Internal power supply step-down circuit not used and used



- Active (medium-speed) mode
- Sleep (medium-speed) mode
- Internal power supply step-down circuit



- Active (medium-speed) mode
- Sleep (medium-speed) mode
- Internal power supply step-down circuit

Item	Symbol	Applicable Pins	Values			Unit	Test Condition	
			Min	Typ	Max			
Input high voltage	V_{IH}	\overline{RES} , \overline{WKP}_0 to \overline{WKP}_7 , \overline{IRQ}_0 to \overline{IRQ}_4 , AEVL, AEVH, TMIC, TMIF, TMIG \overline{SCK}_{31} , \overline{SCK}_{32} , \overline{ADTRG}	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
			$0.9 V_{CC}$	—	$V_{CC} + 0.3$		Except the above	
		RXD_{31} , RXD_{32} , UD	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
			$0.8 V_{CC}$	—	$V_{CC} + 0.3$		Except the above	
		OSC_1	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$	
			$0.9 V_{CC}$	—	$V_{CC} + 0.3$		Except the above	
		X_1		$0.9 V_{CC}$	—	$V_{CC} + 0.3$	V	$V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}$
		$P1_0$ to $P1_7$, $P3_0$ to $P3_7$, $P4_0$ to $P4_3$, $P5_0$ to $P5_7$, $P6_0$ to $P6_7$, $P7_0$ to $P7_7$, $P8_0$ to $P8_7$, PA_0 to PA_3	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
			$0.8 V_{CC}$	—	$V_{CC} + 0.3$		Except the above	
		PB_0 to PB_7		$0.7 V_{CC}$	—	$AV_{CC} + 0.3$		$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
		$0.8 V_{CC}$	—	$AV_{CC} + 0.3$	Except the above			

Note: Connect the TEST pin to V_{SS} .

		ADTRG					
		RXD ₃₁ , RXD ₃₂ , UD	-0.3	—	0.3 V _{CC}	V	V _{CC} = 4.0 V to 5.5 V
			-0.3	—	0.2 V _{CC}		Except the above
		OSC ₁	-0.3	—	0.2		When internal step down circuit is used.
			-0.3	—	0.2 V _{CC}	V	V _{CC} = 4.0 V to 5.5 V
			-0.3	—	0.1 V _{CC}		Except the above
		X ₁	-0.3	—	0.1 V _{CC}	V	V _{CC} = 1.8 V to 5.5 V
		P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃ , PB ₀ to PB ₇	-0.3	—	0.3 V _{CC}	V	V _{CC} = 4.0 V to 5.5 V
			-0.3	—	0.2 V _{CC}		Except the above
Output high voltage	V _{OH}	P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₂ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	V _{CC} - 1.0	—	—	V	V _{CC} = 4.0 V to 5.5 V -I _{OH} = 1.0 mA
			V _{CC} - 0.5	—	—		V _{CC} = 4.0 V to 5.5 V -I _{OH} = 0.5 mA
			V _{CC} - 0.3	—	—		-I _{OH} = 0.1 mA

		PA ₀ to PA ₃	—	—	1.5		V _{CC} = 4.0 V to 5.5 V I _{OL} = 10 mA
		P3 ₀ to P3 ₇	—	—	0.6		V _{CC} = 4.0 V to 5.5 V I _{OL} = 1.6 mA
			—	—	0.5		I _{OL} = 0.4 mA
Input/output leakage current	I _{IL}	RES, P4 ₃	—	—	20.0	μA	V _{IN} = 0.5 V to V _{CC} - 0.5 V
			—	—	1.0		
		OSC ₁ , X ₁ , P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₂ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	—	—	1.0	μA	V _{IN} = 0.5 V to V _{CC} - 0.5 V
		PB ₀ to PB ₇	—	—	1.0		V _{IN} = 0.5 V to AV _{CC} - 0.5 V
Pull-up MOS current	-I _p	P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇	50.0	—	300.0	μA	V _{CC} = 5 V, V _{IN} = 0 V
			—	35.0	—		V _{CC} = 2.7 V, V _{IN} = 0 V

		P4 ₃	—	—	50.0		
			—	—	15.0		
		PB ₀ to PB ₇	—	—	15.0		
Active mode current dissipation	I _{OPE1}	V _{CC}	—	4.5	6.5	mA	Active (high-speed mode) V _{CC} = 5 V, f _{OSC} = 10MHz
	I _{OPE2}	V _{CC}	—	1.3	2.0	mA	Active (medium-speed) mode V _{CC} = 5 V, f _{OSC} = 10MHz Divided by 128
Sleep mode current dissipation	I _{SLEEP}	V _{CC}	—	2.5	4.0	mA	V _{CC} =5 V, f _{OSC} =10MHz
Subactive mode current dissipation	I _{SUB}	V _{CC}	—	15	30	μA	V _{CC} = 2.7 V, LCD on 32 kHz crystal oscillator (φ _{SUB} =φ _w /2)
			—	8	—	μA	V _{CC} = 2.7 V, LCD on 32 kHz crystal oscillator (φ _{SUB} =φ _w /8)
Subsleep mode current dissipation	I _{SUBSP}	V _{CC}	—	7.5	16	μA	V _{CC} = 2.7 V, LCD on 32 kHz crystal oscillator (φ _{SUB} =φ _w /2)

RAM data retaining voltage	V_{RAM}	V_{CC}	1.5	—	—	V	
Allowable output low current (per pin)	I_{OL}	Output pins except port 3	—	—	2.0	mA	$V_{CC} = 4.0\text{ V to }5.5$
		Port 3	—	—	10.0		$V_{CC} = 4.0\text{ V to }5.5$
		All output pins	—	—	0.5		
Allowable output low current (total)	ΣI_{OL}	Output pins except port 3	—	—	40.0	mA	$V_{CC} = 4.0\text{ V to }5.5$
		Port 3	—	—	80.0		$V_{CC} = 4.0\text{ V to }5.5$
		All output pins	—	—	20.0		
Allowable output high current (per pin)	$-I_{OH}$	All output pins	—	—	2.0	mA	$V_{CC} = 4.0\text{ V to }5.5$
			—	—	0.2		Except the above
Allowable output high current (total)	$\Sigma -I_{OH}$	All output pins	—	—	15.0	mA	$V_{CC} = 4.0\text{ V to }5.5$
			—	—	10.0		Except the above

- Notes: 1. Applies to the Mask ROM products.
2. Applies to the HD6473827R.

Subactive mode	V _{CC}	Only CPU operates	V _{CC}	Halted	System clock crystal
Subsleep mode	V _{CC}	Only timers operate, CPU stops	V _{CC}	Halted	Subclock of crystal
Watch mode	V _{CC}	Only time base operates, CPU stops	V _{CC}	Halted	
Standby mode	V _{CC}	CPU and timers both stop	V _{CC}	Halted	System clock crystal Subclock of Pin X ₁ = GND

4. The guaranteed temperature as an electrical characteristic for Die products is 0°C to 70°C.
5. Excludes current in pull-up MOS transistors and output buffers.
6. When internal step-down circuit is used.

Item	Symbol	Applicable Pins	Values			Unit	Test Condition
			Min	Typ	Max		
System clock oscillation frequency	f_{OSC}	OSC ₁ , OSC ₂	2	—	16	MHz	$V_{CC} = 4.5\text{ V to }5.5$
			2	—	10		$V_{CC} = 2.7\text{ V to }5.5$
			2	—	4		$V_{CC} = 1.8\text{ V to }5.5$
OSC clock (ϕ_{OSC}) cycle time	t_{OSC}	OSC ₁ , OSC ₂	62.5	—	500 (1000)	ns	$V_{CC} = 4.5\text{ V to }5.5$
			100	—	500 (1000)		$V_{CC} = 2.7\text{ V to }5.5$
			250	—	500 (1000)		$V_{CC} = 1.8\text{ V to }5.5$
System clock (ϕ) cycle time	t_{cyc}		2	—	128	t_{OSC}	
			—	—	244.1		μs
Subclock oscillation frequency	f_W	X ₁ , X ₂	—	32.768 or 38.4	—	kHz	
Watch clock (ϕ_W) cycle time	t_W	X ₁ , X ₂	—	30.5 or 26.0	—	μs	
Subclock (ϕ_{SUB}) cycle time	t_{subcyc}		2	—	8	t_W	
Instruction cycle time			2	—	—	t_{cyc} t_{subcyc}	
Oscillation stabilization time	t_{rc}	OSC ₁ , OSC ₂	—	20	45	μs	Figure 15.9 $V_{CC} = 2.2\text{ V to }5.5$
			—	0.1	8	ms	Figure 15.9 $V_{CC} = 2.2\text{ V to }5.5$
			—	—	50	ms	Except the above

		X ₁	—	15.26 or 13.02	—	μs	V _{CC} = 1.8 V to 5.5 V
External clock low width	t _{CPL}	OSC ₁	25	—	—	ns	V _{CC} = 4.5 V to 5.5 V
			40	—	—		V _{CC} = 2.7 V to 5.5 V
			100	—	—		V _{CC} = 1.8 V to 5.5 V
		X ₁	—	15.26 or 13.02	—	μs	
External clock rise time	t _{CP_r}	OSC ₁	—	—	6	ns	V _{CC} = 4.5 V to 5.5 V
			—	—	10		V _{CC} = 2.7 V to 5.5 V
			—	—	25		V _{CC} = 1.8 V to 5.5 V
		X ₁	—	—	55.0	ns	
External clock fall time	t _{CP_f}	OSC ₁	—	—	6	ns	V _{CC} = 4.5 V to 5.5 V
			—	—	10		V _{CC} = 2.7 V to 5.5 V
			—	—	25		V _{CC} = 1.8 V to 5.5 V
		X ₁	—	—	55.0	ns	
Pin $\overline{\text{RES}}$ low width	t _{REL}	$\overline{\text{RES}}$	10	—	—	t _{cyc}	

UD pin minimum modulation width	t _{UDH} t _{UDL}	UD	4	—	—	t _{cyc} t _{subcyc}
---------------------------------	--------------------------------------	----	---	---	---	---

- Notes: 1. Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).
 2. Internal power supply step-down circuit not used
 3. Figures in parentheses are the maximum t_{OSC} rate with external clock input
 4. The guaranteed temperature as an electrical characteristic for Die products

Table 15.4 Serial Interface (SCI3-1, SCI3-2) Timing

V_{CC} = 1.8 V to 5.5 V, AV_{CC} = 1.8 V to 5.5 V, V_{SS} = AV_{SS} = 0.0 V, T_a = -20°C to +75°C (including subactive mode) unless otherwise indicated.

Item	Symbol	Values			Unit	Test Conditions	
		Min	Typ	Max			
Input clock cycle	Asynchronous	t _{scyc}	4	—	—	t _{cyc} or t _{subcyc}	
	Synchronous		6	—	—		
Input clock pulse width	t _{SCKW}	0.4	—	0.6	t _{scyc}		
Transmit data delay time (synchronous)	t _{TXD}		—	—	1	t _{cyc} or t _{subcyc}	V _{CC} = 4.0 V to 5.5 V
			—	—	1		Except the above
Receive data setup time (synchronous)	t _{RXS}		200.0	—	—	ns	V _{CC} = 4.0 V to 5.5 V
			400.0	—	—		Except the above
Receive data hold time (synchronous)	t _{RXH}		200.0	—	—	ns	V _{CC} = 4.0 V to 5.5 V
			400.0	—	—		Except the above

- Notes: 1. When internal step-down circuit is not used.
 2. The guaranteed temperature as an electrical characteristic for Die products



Item	Symbol	Applicable Pins	Values			Unit	Test Condition
			Min	Typ	Max		
Analog power supply voltage	AV_{CC}	AV_{CC}	1.8	—	5.5	V	
Analog input voltage	AV_{IN}	AN_0 to AN_7	-0.3	—	$AV_{CC} + 0.3$	V	
Analog power supply current	AI_{OPE}	AV_{CC}	—	—	1.5	mA	$AV_{CC} = 5\text{ V}$
	AI_{STOP1}	AV_{CC}	—	600	—	μA	
	AI_{STOP2}	AV_{CC}	—	—	5	μA	
Analog input capacitance	C_{AIN}	AN_0 to AN_7	—	—	15.0	pF	
Allowable signal source impedance	R_{AIN}		—	—	10.0	k Ω	
Resolution (data length)			—	—	10	bit	
Nonlinearity error			—	—	± 2.5	LSB	$AV_{CC} = 2.7\text{ V to }5.5\text{ V}$ $V_{CC} = 2.7\text{ V to }5.5\text{ V}$
			—	—	± 5.5		$AV_{CC} = 2.0\text{ V to }5.5\text{ V}$ $V_{CC} = 2.0\text{ V to }5.5\text{ V}$
			—	—	± 7.5		Except the above
Quantization error			—	—	± 0.5	LSB	

time

62 — 124

$V_{CC} = 2.7\text{ V to }5.5\text{ V}$
Except the above

-
- Notes:
1. Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.
 2. AI_{STOP1} is the current in active and sleep modes while the A/D converter is in sleep mode.
 3. AI_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.
 4. When internal step-down circuit is not used.
 5. Conversion time 62 μs
 6. The guaranteed temperature as an electrical characteristic for Die products

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit
				Min	Typ	Max	
Segment driver drop voltage	V_{DS}	SEG ₁ to SEG ₃₂	$I_D = 2 \mu A$ $V_1 = 2.7$ to 5.5 V	—	—	0.6	V
Common driver drop voltage	V_{DC}	COM ₁ to COM ₄	$I_D = 2 \mu A$ $V_1 = 2.7$ to 5.5 V	—	—	0.3	V
LCD power supply split-resistance	R_{LCD}		Between V_1 and V_{SS}	0.5	3.0	9.0	M Ω
Liquid crystal display voltage	V_{LCD}	V_1		2.2	—	5.5	V


- Notes:
1. The voltage drop from power supply pins V_1 , V_2 , V_3 , and V_{SS} to each segment common pin.
 2. When the liquid crystal display voltage is supplied from an external power source, ensure that the following relationship is maintained: $V_1 \geq V_2 \geq V_3 \geq V_{SS}$.
 3. The guaranteed temperature as an electrical characteristic for Die products is -40 to 105 °C.

Clock low width	t_{CWL}	CL ₂	*1	500	—	—	ns
Clock setup time	t_{CSU}	CL ₁ , CL ₂	*1	500	—	—	ns
Data setup time	t_{SU}	DO	*1	300	—	—	ns
Data hold time	t_{DH}	DO	*1	300	—	—	ns
M delay time	t_{DM}	M	*1	-1000	—	1000	ns
Clock rise and fall times	t_{CT}	CL ₁ , CL ₂		—	—	170	ns

- Notes: 1. Value when the frame frequency is set to between 30.5 Hz and 488 Hz.
2. The guaranteed temperature as an electrical characteristic for Die products


Power supply voltage	V_{CC}, CV_{CC}	-0.3 to +7.0	
Analog power supply voltage	AV_{CC}	-0.3 to +7.0	
Programming voltage	V_{PP}	-0.3 to +13.0	
Input voltage	Ports other than Port B	V_{in}	-0.3 to $V_{CC} + 0.3$
	Port B	AV_{in}	-0.3 to $AV_{CC} + 0.3$
Operating temperature	T_{opr}	-40 to +85	
Storage temperature	T_{stg}	-55 to +125	

Note: Permanent damage may occur to the chip if maximum ratings are exceeded. No operation should be under the conditions specified in Electrical Characteristics. These values can result in incorrect operation and reduced reliability.




- Active (high-speed) mode
- Sleep (high-speed) mode
- Internal power supply step-down circuit not used

Note: f_{osc} is the oscillator frequency. When external clocks are used, f_{osc}=1MHz is the minimum.




- All operating modes




- Active (high-speed) mode
- Sleep (high-speed) mode
- Internal power supply step-down circuit used

Note: f_{osc} is the oscillator frequency. When external clocks are used, f_{osc}=1MHz is the minimum.


- Active (high-speed) mode
 - Sleep (high-speed) mode (except CPU)
 - Internal power supply step-down circuit not used
- Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used. When using an oscillator, the minimum operating frequency is $\phi=1\text{MHz}$.




- Active (medium-speed) mode (except A/D converter)
 - Sleep (medium-speed) mode (except A/D converter)
 - Internal power supply step-down circuit not used
- Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used. When using an oscillator, the minimum operating frequency is $\phi=15.625\text{kHz}$.




- Active (high-speed) mode
 - Sleep (high-speed) mode (except CPU)
 - Internal power supply step-down circuit used
- Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used. When using an oscillator, the minimum operating frequency is $\phi=1\text{MHz}$.




- Active (medium-speed) mode (except A/D converter)
 - Sleep (medium-speed) mode (except A/D converter)
 - Internal power supply step-down circuit used
- Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used. When using an oscillator, the minimum operating frequency is $\phi=15.625\text{kHz}$.




- Subactive mode
- Subsleep mode (except CPU)
- Watch mode (except CPU)



- Active (high-speed) mode
- Sleep (high-speed) mode
- Internal power supply step-down circuit not used and used



- Active (medium-speed) mode
- Sleep (medium-speed) mode
- Internal power supply step-down circuit



- Active (medium-speed) mode
- Sleep (medium-speed) mode
- Internal power supply step-down circuit

Item	Symbol	Applicable Pins	Values			Unit	Test Condition
			Min	Typ	Max		
Input high voltage	V_{IH}	\overline{RES} , \overline{WKP}_0 to \overline{WKP}_7 , \overline{IRQ}_0 to \overline{IRQ}_4 , AEVL, AEVH, TMIC, TMIF, TMIG \overline{SCK}_{31} , \overline{SCK}_{32} , \overline{ADTRG}	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5$
			$0.9 V_{CC}$	—	$V_{CC} + 0.3$		Except the above
		\overline{RXD}_{31} , \overline{RXD}_{32} , UD	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5$
			$0.8 V_{CC}$	—	$V_{CC} + 0.3$		Except the above
		OSC_1	$0.8 V_{CC}$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5$
			$0.9 V_{CC}$	—	$V_{CC} + 0.3$		Except the above
		X_1	$0.9 V_{CC}$	—	$V_{CC} + 0.3$	V	$V_{CC} = 1.8 \text{ V to } 5.5$
		$P1_0$ to $P1_7$, $P3_0$ to $P3_7$, $P4_0$ to $P4_3$, $P5_0$ to $P5_7$, $P6_0$ to $P6_7$, $P7_0$ to $P7_7$, $P8_0$ to $P8_7$, PA_0 to PA_3	$0.7 V_{CC}$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5$
			$0.8 V_{CC}$	—	$V_{CC} + 0.3$		Except the above
		PB_0 to PB_7	$0.7 V_{CC}$	—	$AV_{CC} + 0.3$		$V_{CC} = 4.0 \text{ V to } 5.5$
	$0.8 V_{CC}$	—	$AV_{CC} + 0.3$	Except the above			

Note: Connect the TEST pin to V_{SS} .

ADTRG						
	RXD ₃₁ , RXD ₃₂ , UD	-0.3	—	0.3 V _{CC}	V	V _{CC} = 4.0 V to 5.5 V Except the above
	OSC ₁	-0.3	—	0.2		When internal ste down circuit is used.
		-0.3	—	0.2 V _{CC}	V	V _{CC} = 4.0 V to 5.5 V Except the above
		-0.3	—	0.1 V _{CC}		Except the above
	X ₁	-0.3	—	0.1 V _{CC}	V	V _{CC} = 1.8 V to 5.5 V
	P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃ , PB ₀ to PB ₇	-0.3	—	0.3 V _{CC}	V	V _{CC} = 4.0 V to 5.5 V Except the above
Output high V _{OH} voltage	P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ ,	V _{CC} - 1.0	—	—	V	V _{CC} = 4.0 V to 5.5 V -I _{OH} = 1.0 mA
	P4 ₀ to P4 ₂ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ ,	V _{CC} - 0.5	—	—		V _{CC} = 4.0 V to 5.5 V -I _{OH} = 0.5 mA
	P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	V _{CC} - 0.3	—	—		-I _{OH} = 0.1 mA

		PA ₀ to PA ₃	—	—	1.5		V _{CC} = 4.0 V to 5.5 V I _{OL} = 10 mA
			—	—	0.6		V _{CC} = 4.0 V to 5.5 V I _{OL} = 1.6 mA
			—	—	0.5		I _{OL} = 0.4 mA
Input/output leakage current	I _{IL}	RES, P4 ₃	—	—	20.0	μA	V _{IN} = 0.5 V to V _{CC} - 0.5 V
			—	—	1.0		
		OSC ₁ , X ₁ , P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₂ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	—	—	1.0	μA	V _{IN} = 0.5 V to V _{CC} - 0.5 V
		PB ₀ to PB ₇	—	—	1.0		V _{IN} = 0.5 V to AV _{CC} - 0.5 V
Pull-up MOS current	-I _p	P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇	50.0	—	300.0	μA	V _{CC} = 5 V, V _{IN} = 0 V
			—	35.0	—		V _{CC} = 2.7 V, V _{IN} = 0 V

		P4 ₃	—	—	50.0		
			—	—	15.0		
		PB ₀ to PB ₇	—	—	15.0		
Active mode current dissipation	I _{OPE1}	V _{CC}	—	4.5	6.5	mA	Active (high-speed mode) V _{CC} = 5 V, f _{OSC} = 10MHz
	I _{OPE2}	V _{CC}	—	1.3	2.0	mA	Active (medium-speed) mode V _{CC} = 5 V, f _{OSC} = 10MHz Divided by 128
Sleep mode current dissipation	I _{SLEEP}	V _{CC}	—	2.5	4.0	mA	V _{CC} =5 V, f _{OSC} =10MHz
Subactive mode current dissipation	I _{SUB}	V _{CC}	—	15	30	μA	V _{CC} = 2.7 V, LCD on 32 kHz crystal oscillator (φ _{SUB} =φ _w /2)
			—	8	—	μA	V _{CC} = 2.7 V, LCD on 32 kHz crystal oscillator (φ _{SUB} =φ _w /8)
Subsleep mode current dissipation	I _{SUBSP}	V _{CC}	—	7.5	16	μA	V _{CC} = 2.7 V, LCD on 32 kHz crystal oscillator (φ _{SUB} =φ _w /2)

RAM data retaining voltage	V_{RAM}	V_{CC}	1.5	—	—	V	
Allowable output low current (per pin)	I_{OL}	Output pins except port 3	—	—	2.0	mA	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
		Port 3	—	—	10.0		$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
		All output pins	—	—	0.5		
Allowable output low current (total)	ΣI_{OL}	Output pins except port 3	—	—	40.0	mA	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
		Port 3	—	—	80.0		$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
		All output pins	—	—	20.0		
Allowable output high current (per pin)	$-I_{OH}$	All output pins	—	—	2.0	mA	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
			—	—	0.2		Except the above
Allowable output high current (total)	$\Sigma -I_{OH}$	All output pins	—	—	15.0	mA	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
			—	—	10.0		Except the above

- Notes: 1. Applies to the Mask ROM products.
2. Applies to the HD6473827R.

Subactive mode	V _{CC}	Only CPU operates	V _{CC}	Halted	System cl crystal
Subsleep mode	V _{CC}	Only timers operate, CPU stops	V _{CC}	Halted	Subclock crystal
Watch mode	V _{CC}	Only time base operates, CPU stops	V _{CC}	Halted	
Standby mode	V _{CC}	CPU and timers both stop	V _{CC}	Halted	System cl crystal Subclock Pin X ₁ = 0

4. Excludes current in pull-up MOS transistors and output buffers.
5. When internal step-down circuit is used.

Item	Symbol	Applicable Pins	Values			Unit	Test Condition
			Min	Typ	Max		
System clock oscillation frequency	f_{OSC}	OSC ₁ , OSC ₂	2	—	16	MHz	$V_{CC} = 4.5\text{ V to }5.5\text{ V}$
			2	—	10		$V_{CC} = 2.7\text{ V to }5.5\text{ V}$
			2	—	4		$V_{CC} = 1.8\text{ V to }5.5\text{ V}$
OSC clock (ϕ_{OSC}) cycle time	t_{OSC}	OSC ₁ , OSC ₂	62.5	—	500 (1000)	ns	$V_{CC} = 4.5\text{ V to }5.5\text{ V}$
			100	—	500 (1000)		$V_{CC} = 2.7\text{ V to }5.5\text{ V}$
			250	—	500 (1000)		$V_{CC} = 1.8\text{ V to }5.5\text{ V}$
System clock (ϕ) cycle time	t_{cyc}		2	—	128	t_{OSC}	
			—	—	244.1		μs
Subclock oscillation frequency	f_W	X ₁ , X ₂	—	32.768 or 38.4	—	kHz	
Watch clock (ϕ_W) cycle time	t_W	X ₁ , X ₂	—	30.5 or 26.0	—	μs	
Subclock (ϕ_{SUB}) cycle time	t_{subcyc}		2	—	8	t_W	
Instruction cycle time			2	—	—	t_{cyc} t_{subcyc}	
Oscillation stabilization time	t_{rc}	OSC ₁ , OSC ₂	—	20	45	μs	Figure 15.9 $V_{CC} = 2.2\text{ V to }5.5\text{ V}$
			—	0.1	8	ms	Figure 15.9 $V_{CC} = 2.2\text{ V to }5.5\text{ V}$
			—	—	50	ms	Except the above

		X ₁	—	15.26 or 13.02	—	μs	V _{CC} = 1.8 V to 5.5 V
External clock low width	t _{CPL}	OSC ₁	25	—	—	ns	V _{CC} = 4.5 V to 5.5 V
			40	—	—		V _{CC} = 2.7 V to 5.5 V
			100	—	—		V _{CC} = 1.8 V to 5.5 V
		X ₁	—	15.26 or 13.02	—	μs	
External clock rise time	t _{CPr}	OSC ₁	—	—	6	ns	V _{CC} = 4.5 V to 5.5 V
			—	—	10		V _{CC} = 2.7 V to 5.5 V
			—	—	25		V _{CC} = 1.8 V to 5.5 V
		X ₁	—	—	55.0	ns	
External clock fall time	t _{CPf}	OSC ₁	—	—	6	ns	V _{CC} = 4.5 V to 5.5 V
			—	—	10		V _{CC} = 2.7 V to 5.5 V
			—	—	25		V _{CC} = 1.8 V to 5.5 V
		X ₁	—	—	55.0	ns	
Pin $\overline{\text{RES}}$ low width	t _{REL}	$\overline{\text{RES}}$	10	—	—	t _{cyc}	

UD pin minimum modulation width	t_{UDH} t_{UDL}	UD	4	—	—	t_{cyc} t_{subcyc}
---------------------------------	------------------------	----	---	---	---	---------------------------

- Notes: 1. Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).
 2. Internal power supply step-down circuit not used
 3. Figures in parentheses are the maximum t_{OSC} rate with external clock input.

Table 15.11 Serial Interface (SCI3-1, SCI3-2) Timing

$V_{CC} = 1.8\text{ V to }5.5\text{ V}$, $AV_{CC} = 1.8\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, $T_a = -40^\circ\text{C to }+85^\circ\text{C}$ otherwise indicated.

Item	Symbol	Values			Unit	Test Conditions	R F	
		Min	Typ	Max				
Input clock cycle	Asynchronous	t_{scyc}	4	—	—	t_{cyc} or	F	
	Synchronous		6	—	—	t_{subcyc}		
Input clock pulse width	t_{SCKW}	0.4	—	0.6	t_{scyc}		F	
Transmit data delay time (synchronous)	t_{TXD}		—	—	1	t_{cyc} or	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	F
			—	—	1	t_{subcyc}	Except the above	
Receive data setup time (synchronous)	t_{RXS}		200.0	—	—	ns	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	F
			400.0	—	—		Except the above	F
Receive data hold time (synchronous)	t_{RXH}		200.0	—	—	ns	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$	F
			400.0	—	—		Except the above	F

Note: * When internal step-down circuit is not used.

Item	Symbol	Pins	Min	Typ	Max	Unit	Test Condition
Analog power supply voltage	AV_{CC}	AV_{CC}	1.8	—	5.5	V	
Analog input voltage	AV_{IN}	AN_0 to AN_7	-0.3	—	$AV_{CC} + 0.3$	V	
Analog power supply current	AI_{OPE}	AV_{CC}	—	—	1.5	mA	$AV_{CC} = 5\text{ V}$
	AI_{STOP1}	AV_{CC}	—	600	—	μA	
	AI_{STOP2}	AV_{CC}	—	—	5	μA	
Analog input capacitance	C_{AIN}	AN_0 to AN_7	—	—	15.0	pF	
Allowable signal source impedance	R_{AIN}		—	—	10.0	k Ω	
Resolution (data length)			—	—	10	bit	
Nonlinearity error			—	—	± 2.5	LSB	$AV_{CC} = 2.7\text{ V to }5.5\text{ V}$ $V_{CC} = 2.7\text{ V to }5.5\text{ V}$
			—	—	± 5.5		$AV_{CC} = 2.0\text{ V to }5.5\text{ V}$ $V_{CC} = 2.0\text{ V to }5.5\text{ V}$
			—	—	± 7.5		Except the above
Quantization error			—	—	± 0.5	LSB	

- Notes:
1. Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.
 2. AI_{STOP1} is the current in active and sleep modes while the A/D converter is id
 3. AI_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep while the A/D converter is idle.
 4. When internal step-down circuit is not used.
 5. Conversion time 62 μs

Item	Symbol	Applicable Pins	Test Conditions	Values			Unit
				Min	Typ	Max	
Segment driver drop voltage	V_{DS}	SEG ₁ to SEG ₃₂	$I_D = 2 \mu A$ $V_1 = 2.7$ to 5.5 V	—	—	0.6	V
Common driver drop voltage	V_{DC}	COM ₁ to COM ₄	$I_D = 2 \mu A$ $V_1 = 2.7$ to 5.5 V	—	—	0.3	V
LCD power supply split-resistance	R_{LCD}		Between V_1 and V_{SS}	0.5	3.0	9.0	MΩ
Liquid crystal display voltage	V_{LCD}	V_1		2.2	—	5.5	V


- Notes:
1. The voltage drop from power supply pins V_1 , V_2 , V_3 , and V_{SS} to each segment common pin.
 2. When the liquid crystal display voltage is supplied from an external power source, ensure that the following relationship is maintained: $V_1 \geq V_2 \geq V_3 \geq V_{SS}$.

Clock low width	t_{CWL}	CL ₂	*	500	—	—	ns
Clock setup time	t_{CSU}	CL ₁ , CL ₂	*	500	—	—	ns
Data setup time	t_{SU}	DO	*	300	—	—	ns
Data hold time	t_{DH}	DO	*	300	—	—	ns
M delay time	t_{DM}	M	*	-1000	—	1000	ns
Clock rise and fall times	t_{CT}	CL ₁ , CL ₂		—	—	170	ns

Note: * Value when the frame frequency is set to between 30.5 Hz and 488 Hz.


Analog power supply voltage		AV_{CC}	-0.3 to +4.3	V
Input voltage	Ports other than Port B	V_{in}	-0.3 to $V_{CC} + 0.3$	V
	Port B	AV_{in}	-0.3 to $AV_{CC} + 0.3$	V
Operating temperature		T_{opr}	-20 to +75 (Regular specifications)	°C
			-40 to +85 (wide-range specifications)	
			+75 (products shipped as chips) ^{*2}	
Storage temperature		T_{stg}	-55 to +125	°C

- Notes: 1. Permanent damage may occur to the chip if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.
2. Power may be applied when the temperature is between -20 and +75°C.



- Active (high-speed) mode
- Sleep (high-speed) mode


Note: fosc is the oscillator frequency. When external clocks are used, fosc=1MHz is the minimum.



- All operating modes


- Active (high-speed) mode
- Sleep (high-speed) mode (except CPU)

Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used. When using an oscillator, the minimum operating frequency is $\phi=1\text{MHz}$.




- Active (medium-speed) mode (except A/D converter)
- Sleep (medium-speed) mode (except A/D converter)

Note: Figures in parentheses are the minimum operating frequency of a case external clocks are used. When using an oscillator, the minimum operating frequency is $\phi=15.625\text{kHz}$.




- Subactive mode
- Subsleep mode (except CPU)
- Watch mode (except CPU)

3. Analog Power Supply Voltage and A/D Converter Operating Range



- Active (high-speed) mode
- Sleep (high-speed) mode



- Active (medium-speed) mode
- Sleep (medium-speed) mode



Input high voltage	V_{IH}	RES, \overline{WKP}_0 to \overline{WKP}_7 , \overline{IRQ}_0 to \overline{IRQ}_4 , AEVL, AEVH, TMIC, TMIF, TMIG SCK ₃₁ , SCK ₃₂ , \overline{ADTRG}	0.9 V_{CC}	—	$V_{CC} + 0.3$	V
		RXD ₃₁ , RXD ₃₂ , UD	0.8 V_{CC}	—	$V_{CC} + 0.3$	V
		OSC ₁	0.9 V_{CC}	—	$V_{CC} + 0.3$	V
		X ₁	0.9 V_{CC}	—	$V_{CC} + 0.3$	V
		P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	0.8 V_{CC}	—	$V_{CC} + 0.3$	V
		PB ₀ to PB ₇	0.8 V_{CC}	—	$AV_{CC} + 0.3$	

Note: Connect the TEST pin to V_{SS} .

		ADTRG					
		RXD ₃₁ , RXD ₃₂ , UD	-0.3	—	0.2 V _{CC}	V	
		OSC ₁	-0.3	—	0.1 V _{CC}	V	
		X ₁	-0.3	—	0.1 V _{CC}	V	
		P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃ , PB ₀ to PB ₇	-0.3	—	0.2 V _{CC}	V	
Output high voltage	V _{OH}	P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₂ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	V _{CC} - 0.3	—	—	V	-I _{OH} = 0.1 mA

		P3 ₀ to P3 ₇	—	—	0.5		I _{OL} = 0.4 mA
Input/output leakage current	I _{IL}	\overline{RES} , OSC ₁ , X ₁ , P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	—	—	1.0	μA	V _{IN} = 0.5 V to V _{CC} - 0.5 V
		PB ₀ to PB ₇	—	—	1.0		V _{IN} = 0.5 V to AV _{CC} - 0.5 V
Pull-up MOS current	-I _p	P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇	10.0	—	300.0	μA	V _{CC} = 3 V, V _{IN} = 0 V

			—	1.4	*3		Active (high-speed) mode $V_{CC} = 3\text{ V}$, $f_{OSC} = 4\text{ MHz}$
			—	3.5	5.5		Active (high-speed) mode $V_{CC} = 3\text{ V}$, $f_{OSC} = 10\text{ MHz}$
	I_{OPE2}	V_{CC}	—	0.1	*3		Active (medium-speed) mode $V_{CC} = 1.8\text{ V}$, $f_{OSC} = 2\text{ MHz}$ $\phi_{OSC}/128$
			—	0.3	*3		Active (medium-speed) mode $V_{CC} = 3\text{ V}$, $f_{OSC} = 4\text{ MHz}$ $\phi_{OSC}/128$
			—	0.7	1.6		Active (medium-speed) mode $V_{CC} = 3\text{ V}$, $f_{OSC} = 10\text{ MHz}$ $\phi_{OSC}/128$
Sleep mode current dissipation	I_{SLEEP}	V_{CC}	—	0.2	*3	mA	$V_{CC} = 1.8\text{ V}$, $f_{OSC} = 2\text{ MHz}$
			—	0.6	*3		$V_{CC} = 3\text{ V}$, $f_{OSC} = 4\text{ MHz}$
			—	1.4	2.9		$V_{CC} = 3\text{ V}$, $f_{OSC} = 10\text{ MHz}$

			—	14	*3		($\phi_{SUB} = \phi_W/8$) $V_{CC} = 2.7 V$, LCD on 32 kHz crystal oscillator ($\phi_{SUB} = \phi_W/2$)
Subsleep mode current dissipation	I_{SUBSP}	V_{CC}	—	5.0	12	μA	$V_{CC} = 2.7 V$, LCD on 32 kHz crystal oscillator ($\phi_{SUB} = \phi_W/2$)
Watch mode current dissipation	I_{WATCH}	V_{CC}	—	1.4	*3	μA	$V_{CC} = 1.8 V$, $T_a = 25^\circ C$ 32 kHz crystal oscillator LCD not used
			—	2.2	*3		$V_{CC} = 2.7 V$, $T_a = 25^\circ C$ 32 kHz crystal oscillator LCD not used
			—	2.8	6		$V_{CC} = 2.7 V$, 32 kHz crystal oscillator LCD not used
Standby mode current dissipation	I_{STBY}	V_{CC}	—	0.3	*3	μA	32 kHz crystal oscillator not used $V_{CC} = 1.8 V$, $T_a = 25^\circ C$
			—	0.5	*3		32 kHz crystal oscillator not used $V_{CC} = 2.7 V$, $T_a = 25^\circ C$
			—	1	5		Except the above
RAM data retaining voltage	V_{RAM}	V_{CC}	1.5	—	—	V	

(total)

Allowable output high current (per pin)	$-I_{OH}$	All output pins	—	—	0.2	mA
---	-----------	-----------------	---	---	-----	----

Allowable output high current (total)	$\Sigma -I_{OH}$	All output pins	—	—	10.0	mA
---------------------------------------	------------------	-----------------	---	---	------	----

Notes: 1. Pin states during current measurement.

Mode	\overline{RES} Pin	Internal State	Other Pins	LCD Power Supply	Oscillator
Active (high-speed) mode (I_{OPE1})	V_{CC}	Only CPU operates	V_{CC}	Halted	System crystal
Active (medium-speed) mode (I_{OPE2})					Subclock Pin X ₁ = 0
Sleep mode	V_{CC}	Only timers operate	V_{CC}	Halted	
Subactive mode	V_{CC}	Only CPU operates	V_{CC}	Halted	System crystal
Subsleep mode	V_{CC}	Only timers operate, CPU stops	V_{CC}	Halted	Subclock crystal
Watch mode	V_{CC}	Only time base operates, CPU stops	V_{CC}	Halted	
Standby mode	V_{CC}	CPU and timers both stop	V_{CC}	Halted	System crystal Subclock Pin X ₁ = 0

2. Excludes current in pull-up MOS transistors and output buffers.
3. The maximum current consumption value (standard) is $1.1 \times \text{typ}$.

System clock oscillation frequency	f_{OSC}	OSC ₁ , OSC ₂	2	—	10	MHz	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$
			2	—	4		$V_{CC} = 1.8\text{ V to }3.6\text{ V}$
OSC clock (ϕ_{OSC}) cycle time	t_{OSC}	OSC ₁ , OSC ₂	100	—	500 (1000)	ns	$V_{CC} = 2.7\text{ V to }3.6\text{ V}$
			250	—	500 (1000)		$V_{CC} = 1.8\text{ V to }3.6\text{ V}$
System clock (ϕ) cycle time	t_{cyc}		2	—	128	t_{OSC}	
			—	—	128		μs
Subclock oscillation frequency	f_W	X ₁ , X ₂	—	32.768 or 38.4	—	kHz	
Watch clock (ϕ_W) cycle time	t_W	X ₁ , X ₂	—	30.5 or 26.0	—	μs	
Subclock (ϕ_{SUB}) cycle time	t_{subcyc}		2	—	8	t_W	
Instruction cycle time			2	—	—	t_{cyc}	
						t_{subcyc}	

			0.0	2	ns	Crystal Oscillator Parameters $V_{CC} = 2.7\text{ V to }3.6$
			—	1.2	3	Crystal Oscillator Parameters $V_{CC} = 2.2\text{ V to }3.6$
			—	4.0	—	Crystal Oscillator Parameters Except the above
			—	—	50	Except the above
		X1, X2	—	—	2	s $V_{CC} = 2.2\text{ V to }3.6$
			—	4	—	Except the above
External clock high width	t_{CPH}	OSC ₁	40	—	—	ns $V_{CC} = 2.7\text{ V to }3.6$
			100	—	—	$V_{CC} = 1.8\text{ V to }3.6$
		X ₁	—	15.26 or 13.02	—	μs
External clock low width	t_{CPL}	OSC ₁	40	—	—	ns $V_{CC} = 2.7\text{ V to }3.6$
			100	—	—	$V_{CC} = 1.8\text{ V to }3.6$
		X ₁	—	15.26 or 13.02	—	μs
External clock rise time	t_{CPr}	OSC ₁	—	—	10	ns $V_{CC} = 2.7\text{ V to }3.6$
			—	—	25	$V_{CC} = 1.8\text{ V to }3.6$
		X ₁	—	—	55.0	
External clock fall time	t_{CPf}	OSC ₁	—	—	10	ns $V_{CC} = 2.7\text{ V to }3.6$
			—	—	25	$V_{CC} = 1.8\text{ V to }3.6$
		X ₁	—	—	55.0	
Pin RES low width	t_{REL}	RES	10	—	—	t_{cyc}

Input pin low width	t_{IL}	\overline{IRQ}_0 to \overline{IRQ}_4 , \overline{WKP}_0 to \overline{WKP}_7 , ADTRG, TMIC, TMIF, TMIG, AEVL, AEVH	2	—	—	t_{cyc} t_{subcyc}
UD pin minimum modulation width	t_{UDH} t_{UDL}	UD	4	—	—	t_{cyc} t_{subcyc}

- Notes: 1. Selected with SA1 and SA0 of system clock control register 2 (SYSCR2).
2. Figures in parentheses are the maximum t_{OSC} rate with external clock input.

Table 15.18 Serial Interface (SCI3-1, SCI3-2) Timing

Item	Symbol	Values			Unit	Test Conditions	R F
		Min	Typ	Max			
Input clock cycle	Asynchronous	t_{scyc}	4	—	—	t_{cyc} or t_{subcyc}	F
	Synchronous		6	—	—		
Input clock pulse width	t_{SCKW}	0.4	—	0.6	t_{scyc}		F
Transmit data delay time (synchronous)	t_{TXD}	—	—	1	t_{cyc} or t_{subcyc}		F
Receive data setup time (synchronous)	t_{RXS}	400.0	—	—	ns		F
Receive data hold time (synchronous)	t_{RXH}	400.0	—	—	ns		F

Analog power supply voltage	AV_{CC}	AV_{CC}	1.8	—	3.6	V	
Analog input voltage	AV_{IN}	AN_0 to AN_7	-0.3	—	$AV_{CC} + 0.3$	V	
Analog power supply current	AI_{OPE}	AV_{CC}	—	—	1.2	mA	$AV_{CC} = 3.0$ V
	AI_{STOP1}	AV_{CC}	—	600	—	μ A	
	AI_{STOP2}	AV_{CC}	—	—	5	μ A	
Analog input capacitance	CA_{IN}	AN_0 to AN_7	—	—	15.0	pF	
Allowable signal source impedance	RA_{IN}		—	—	10.0	k Ω	
Resolution (data length)			—	—	10	bit	
Nonlinearity error			—	—	± 3.5	LSB	$AV_{CC} = 2.7$ V to 3.6 V $V_{CC} = 2.7$ V to 3.6 V
			—	—	± 5.5		$AV_{CC} = 2.0$ V to 3.6 V $V_{CC} = 2.0$ V to 3.6 V
			—	—	± 7.5		Except the above
Quantization error			—	—	± 0.5	LSB	

-
- Notes:
1. Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.
 2. I_{STOP1} is the current in active and sleep modes while the A/D converter is id
 3. I_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep while the A/D converter is idle.
 4. Conversion time 62 μs

Segment driver drop voltage	V _{DS}	SEG ₁ to SEG ₃₂	I _D = 2 μA V ₁ = 2.7 to 3.6 V	—	—	0.6	V
Common driver drop voltage	V _{DC}	COM ₁ to COM ₄	I _D = 2 μA V ₁ = 2.7 to 3.6 V	—	—	0.3	V
LCD power supply split-resistance	R _{LCD}		Between V ₁ and V _{SS}	1.5	3.5	7	MΩ
Liquid crystal display voltage	V _{LCD}	V ₁		2.2	—	3.6	V

- Notes: 1. The voltage drop from power supply pins V₁, V₂, V₃, and V_{SS} to each segment common pin.
2. When the liquid crystal display voltage is supplied from an external power source, ensure that the following relationship is maintained: V₁ ≥ V₂ ≥ V₃ ≥ V_{SS}.

Table 15.21 AC Characteristics for External Segment Expansion


Item	Symbol	Applicable Pins	Test Conditions	Values			Unit
				Min	Typ	Max	
Clock high width	t _{CWH}	CL ₁ , CL ₂	*	800.0	—	—	ns
Clock low width	t _{CWL}	CL ₂	*	800.0	—	—	ns
Clock setup time	t _{CSU}	CL ₁ , CL ₂	*	500.0	—	—	ns
Data setup time	t _{SU}	DO	*	300.0	—	—	ns
Data hold time	t _{DH}	DO	*	300.0	—	—	ns
M delay time	t _{DM}	M		-1000.0	—	1000.0	ns
Clock rise and fall times	t _{CT}	CL ₁ , CL ₂		—	—	170.0	ns

Note: * Value when the frame frequency is set to between 30.5 Hz and 488 Hz.


		CV_{CC}	-0.3 to +4.3	V
Analog power supply voltage		AV_{CC}	-0.3 to +7.0	V
Input voltage	Other than port B	V_{in}	-0.3 to $V_{CC} + 0.3$	V
	Port B	AV_{in}	-0.3 to $AV_{CC} + 0.3$	V
Operating temperature		T_{opr}	-20 to +75 ^{*2} (regular specifications)	°C
			-40 to +85 ^{*2} (wide-range temperature specifications)	
			+75 ^{*3} (chip shipment specifications)	
Storage temperature		T_{stg}	-55 to +125	°C

- Notes:
1. Permanent damage may result if maximum ratings are exceeded. Normal operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.
 2. The operating temperature ranges from -20°C to +75°C when programming the flash memory.
 3. The temperature range in which power may be applied to the device is -20°C to +75°C.

- H8/38327 Group




- Active (high-speed) mode
- Sleep (high-speed) mode




- All operating modes

- H8/38427 Group




- Active (high-speed) mode
- Sleep (high-speed) mode




- All operating modes


Note: fosc is the oscillator frequency. When an external clock is used 1 MHz is the minimum fosc value.




• H8/38427 Group



- Notes
1. The figure in parentheses () indicates the minimum operating frequency when an external clock is used. When the resonator is used the minimum operating frequency (ϕ) is 1 MHz.
 2. The figure in parentheses () indicates the minimum operating frequency when an external clock is used. When the resonator is used the minimum operating frequency (ϕ) is 15.625 kHz.




- Active (high-speed) mode
- Sleep (high-speed) mode




- Active (medium-speed) mode
- Sleep (medium-speed) mode

• H8/38427 Group



- Active (high-speed) mode
- Sleep (high-speed) mode



- Active (medium-speed) mode
- Sleep (medium-speed) mode

Item	Symbol	Applicable Pins	Min	Typ	Max	Unit	Test Condition
Input high voltage	V_{IH}	\overline{RES} , \overline{WKP}_0 to \overline{WKP}_7 , \overline{IRQ}_0 to \overline{IRQ}_4 , AEVL, AEVH, TMIC, TMIF, TMIG, ADTRG, SCK ₃₁ , SCK ₃₂	$V_{CC} \times 0.8$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
			$V_{CC} \times 0.9$	—	$V_{CC} + 0.3$		Other than above
		RXD ₃₁ , RXD ₃₂ , UD	$V_{CC} \times 0.7$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
			$V_{CC} \times 0.8$	—	$V_{CC} + 0.3$		Other than above
		OSC ₁	$V_{CC} \times 0.8$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
			$V_{CC} \times 0.9$	—	$V_{CC} + 0.3$		Other than above
		P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	$V_{CC} \times 0.7$	—	$V_{CC} + 0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$
			$V_{CC} \times 0.8$	—	$V_{CC} + 0.3$		Other than above
PB ₀ to PB ₇	$V_{CC} \times 0.7$	—	$AV_{CC} + 0.3$	V	$V_{CC} = 4.0 \text{ V to } 5.5 \text{ V}$		
	$V_{CC} \times 0.8$	—	$AV_{CC} + 0.3$		Other than above		
EXCL		$V_{CC} \times 0.9$	—	$V_{CC} + 0.3$	V		

Note: Connect the TEST pin to V_{SS} .

		RXD ₃₁ , RXD ₃₂ , UD	-0.3	—	$V_{CC} \times 0.2$	V	$V_{CC} = 4.0$ V to
		OSC ₁	-0.3	—	$V_{CC} \times 0.2$	V	$V_{CC} = 4.0$ V to
			-0.3	—	$V_{CC} \times 0.1$		Other than ab
		EXCL	-0.3	—	$0.1 V_{CC}$	V	
		P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₃ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃ , PB ₀ to PB ₇	-0.3	—	$V_{CC} \times 0.3$	V	$V_{CC} = 4.0$ V to
			-0.3	—	$V_{CC} \times 0.2$		Other than ab
Output high voltage	V _{OH}	P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₂ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	$V_{CC} - 1.0$	—	—	V	$V_{CC} = 4.0$ V to -I _{OH} = 1.0 mA
			$V_{CC} - 0.5$	—	—		$V_{CC} = 4.0$ V to -I _{OH} = 0.5 mA
			$V_{CC} - 0.3$	—	—		-I _{OH} = 0.1 mA

			—	—	1.0		$I_{OL} = 10 \text{ mA}$
			—	—	0.6		$V_{CC} = 4.0 \text{ V to } 5.0 \text{ V}$
			—	—	0.5		$I_{OL} = 1.6 \text{ mA}$
			—	—	0.5		$I_{OL} = 0.4 \text{ mA}$
Input/ output leakage current	$ I_{IL} $	RES, P4 ₃ , P1 ₀ to P1 ₇ , OSC ₁ , X ₁ , P3 ₀ to P3 ₇ , P4 ₀ to P4 ₂ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇ , P7 ₀ to P7 ₇ , P8 ₀ to P8 ₇ , PA ₀ to PA ₃	—	—	1.0	μA	$V_{IN} = 0.5 \text{ V to } 0.5 \text{ V}$
		PB ₀ to PB ₇	—	—	1.0		$V_{IN} = 0.5 \text{ V to } 0.5 \text{ V}$
Pull-up MOS current	$-I_p$	P1 ₀ to P1 ₇ , P3 ₀ to P3 ₇ , P5 ₀ to P5 ₇ , P6 ₀ to P6 ₇	20	—	200	μA	$V_{CC} = 5.0 \text{ V},$ $V_{IN} = 0.0 \text{ V}$
			—	40	—		$V_{CC} = 2.7 \text{ V},$ $V_{IN} = 0.0 \text{ V}$
Input capaci- tance	C_{in}	All input pins except power supply pin	—	—	15.0	pF	$f = 1 \text{ MHz},$ $V_{IN} = 0.0 \text{ V},$ $T_a = 25^\circ\text{C}$

—	1.0	—
---	-----	---

Active (high-speed mode)
 $V_{CC} = 5\text{ V}$,
 $f_{OSC} = 2\text{ MHz}$

—	1.5	—
---	-----	---

—	2.0	—
---	-----	---

Active (high-speed mode)
 $V_{CC} = 5\text{ V}$,
 $f_{OSC} = 4\text{ MHz}$

—	2.4	—
---	-----	---

—	4.0	7.0
---	-----	-----

—	4.9	7.0
---	-----	-----

Active (high-speed mode)
 $V_{CC} = 5\text{ V}$,
 $f_{OSC} = 10\text{ MHz}$

—	0.5	—	Active (medium-speed) mode $V_{CC} = 5\text{ V}$, $f_{OSC} = 2\text{ MHz}$, $\phi_{OSC}/128$
—	1.0	—	
—	0.8	—	Active (medium-speed) mode $V_{CC} = 5\text{ V}$, $f_{OSC} = 4\text{ MHz}$, $\phi_{OSC}/128$
—	1.2	—	
—	1.2	3.0	Active (medium-speed) mode $V_{CC} = 5\text{ V}$, $f_{OSC} = 10\text{ MHz}$, $\phi_{OSC}/128$
—	1.7	3.0	

			—	0.7	—		$V_{CC} = 5\text{ V}$, $f_{OSC} = 2\text{ MHz}$
			—	1.2	—		
			—	1.1	—		$V_{CC} = 5\text{ V}$, $f_{OSC} = 4\text{ MHz}$
			—	1.6	—		
			—	1.9	5.0		$V_{CC} = 5\text{ V}$, $f_{OSC} = 10\text{ MHz}$
			—	2.6	5.0		
Subactive mode current consumption	I_{SUB}	V_{CC}	—	12	—	μA	$V_{CC} = 2.7\text{ V}$, LCD on, 32-kHz crystal resonator used ($\phi_{SUB} = \phi_W/8$)
			—	15	—		
			—	18	50		$V_{CC} = 2.7\text{ V}$, LCD on, 32-kHz crystal resonator used ($\phi_{SUB} = \phi_W/2$)
			—	30	50		

current consumption			—	1.8	—		32-kHz crystal resonator used, LCD not used
			—	3.0	6.0		$V_{CC} = 2.7\text{ V}$, 32-kHz crystal resonator used, LCD not used
Standby mode current consumption	I_{STBY}	V_{CC}	—	0.3	—	μA	$V_{CC} = 2.7\text{ V}$, $T_a = 25^\circ\text{C}$, 32-kHz crystal resonator not used
			—	0.3	—		$V_{CC} = 2.7\text{ V}$, $T_a = 25^\circ\text{C}$, 32-kHz crystal resonator not used
			—	0.4	—		$V_{CC} = 5.0\text{ V}$, $T_a = 25^\circ\text{C}$, 32-kHz crystal resonator not used
			—	0.5	—		32-kHz crystal resonator not used
			—	1.0	5.0		32-kHz crystal resonator not used
RAM data retaining voltage	V_{RAM}	V_{CC}	2.0	—	—	V	
Allowable output low current (per pin)	I_{OL}	Output pins except port 3	—	—	2.0	mA	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
		Port 3	—	—	10.0		$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
		All output pins	—	—	0.5		
Allowable output low current (total)	ΣI_{OL}	Output pins except port 3	—	—	40.0	mA	$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
		Port 3	—	—	80.0		$V_{CC} = 4.0\text{ V to }5.5\text{ V}$
		All output pins	—	—	20.0		

high
current
(total)

Notes: Connect the TEST pin to V_{SS}.

1. Applies to the mask-ROM version.
2. Applies to the F-ZTAT version.
3. Pin states when current consumption is measured

Mode	$\overline{\text{RES}}$ Pin	Internal State	Other Pins	LCD Power Supply	Oscillator
Active (high-speed) mode (I _{OPe1})	V _{CC}	Only CPU operates	V _{CC}	Stops	System crystal n
Active (medium-speed) mode (I _{OPe2})					Subclock Pin X ₁ =
Sleep mode	V _{CC}	Only all on-chip timers operate	V _{CC}	Stops	
Subactive mode	V _{CC}	Only CPU operates	V _{CC}	Stops	System crystal n
Subsleep mode	V _{CC}	Only all on-chip timers operate CPU stops	V _{CC}	Stops	Subclock crystal n
Watch mode	V _{CC}	Only clock time base operates CPU stops	V _{CC}	Stops	
Standby mode	V _{CC}	CPU and timers both stop	V _{CC}	Stops	System crystal n Subclock Pin X ₁ =

4. Except current which flows to the pull-up MOS or output buffer
5. Voltage maintained in standby mode

Item	Symbol	Pins	Min	Typ	Max	Unit	Test Condition	
System clock oscillation frequency	f_{OSC}	OSC ₁ , OSC ₂	2.0	—	16.0	MHz		
			2.0	—	16.0			$V_{CC} = 4.5$ to 5.5 V
			2.0	—	10.0			$V_{CC} = 2.7$ to 5.5 V
OSC clock (ϕ_{OSC}) cycle time	t_{OSC}	OSC ₁ , OSC ₂	62.5	—	500 (1000)	ns		
			62.5	—	500 (1000)			$V_{CC} = 4.5$ to 5.5 V
			100	—	500 (1000)			$V_{CC} = 2.7$ to 5.5 V
System clock (ϕ) cycle time	t_{cyc}		2	—	128		t_{OSC}	
			—	—	128		μ s	
Subclock oscillation frequency	f_W	X ₁ , X ₂ , EXCL	—	32.768 or 38.4	—	kHz		
Watch clock (ϕ_W) cycle time	t_W	X ₁ , X ₂ , EXCL	—	30.5 or 26.0	—	μ s		
Subclock (ϕ_{SUB}) cycle time	t_{subcyc}		2	—	4		t_W	
Instruction cycle time			2	—	—		t_{cyc} t_{subcyc}	
Oscillation stabilization time	t_{rc}	OSC ₁ , OSC ₂	—	20	45	μ s	Ceramic resonator ($V_{CC} = 3.0$ to 5.5 V)	
			—	80	—			Ceramic resonator other than above
			—	0.8	2			
			—	—	50			
			t_{rc}	X ₁ , X ₂	—	—	2.0	s

External clock low width	t_{CPL}	OSC ₁	25	—	—	ns	
			<hr/>				$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$
			40	—	—	$V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$	
			<hr/>				
		EXCL	—	15.26 or 13.02	—	μs	
External clock rise time	t_{CPf}	OSC ₁	—	—	6	ns	
			<hr/>				$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$
			—	—	10	$V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$	
			<hr/>				
		EXCL	—	—	55.0		
External clock fall time	t_{CPf}	OSC ₁	—	—	6	ns	
			<hr/>				$V_{CC} = 4.5 \text{ to } 5.5 \text{ V}$
			—	—	10	$V_{CC} = 2.7 \text{ to } 5.5 \text{ V}$	
			<hr/>				
		EXCL	—	—	55.0		
RES pin low width	t_{REL}	$\overline{\text{RES}}$	10	—	—	t_{cyc}	
Input pin high width	t_{IH}	$\overline{\text{IRQ}}_0$ to $\overline{\text{IRQ}}_4$, $\overline{\text{WKP}}_0$ to $\overline{\text{WKP}}_7$, ADTRG, TMIC, TMIF, TMIG	2	—	—	t_{cyc} t_{subcyc}	
		AEVL, AEVH	32	—	—	ns	

UD pin minimum	t_{UDH}	UD	4	—	—	t_{cyc}
transition width	t_{UDL}					t_{subcyc}

- Notes:
1. Determined by the SA1 and SA0 bits in the system control register 2 (SYSC).
 2. The figure in parentheses () indicates the maximum fosc value when an external oscillator is used.
 3. Also applies to H8/38327 Group.
 4. Also applies to H8/38427 Group.

Table 15.25 Serial Interface (SCI3) Timing

$V_{CC} = 2.7\text{ V to }5.5\text{ V}$, $AV_{CC} = 2.7\text{ V to }5.5\text{ V}$, $V_{SS} = AV_{SS} = 0.0\text{ V}$, unless otherwise specified.

Item	Symbol	Values			Unit	Test Condition	Ref. Figure
		Min	Typ	Max			
Input clock cycle	Asynchronous	t_{scyc}	4	—	—	t_{cyc} or	Figure 15-10
	Clocked synchronous		6	—	—	t_{subcyc}	
Input clock pulse width	t_{SCKW}	0.4	—	0.6	t_{scyc}		Figure 15-10
Transmit data delay time (clocked synchronous)	t_{TXD}	—	—	1	t_{cyc} or t_{subcyc}		Figure 15-10
Receive data setup time (clocked synchronous)	t_{RXS}	200	—	—	ns		Figure 15-10
Receive data hold time (clocked synchronous)	t_{RXH}	200	—	—	ns		Figure 15-10

Item	Symbol	Pins	Min	Typ	Max	Unit	Condition
Analog power supply voltage	AV_{CC}	AV_{CC}	2.7	—	5.5	V	
Analog input voltage	AV_{IN}	AN_0 to AN_3	-0.3	—	$AV_{CC} + 0.3$	V	
Analog power supply current	AI_{LOPE}	AV_{CC}	—	—	1.5	mA	$AV_{CC} = 5.0$ V
	AI_{STOP1}	AV_{CC}	—	600	—	μ A	
	AI_{STOP2}	AV_{CC}	—	—	5.0	μ A	
Analog input capacitance	C_{AIN}	AN_0 to AN_7	—	—	15.0	pF	
Allowable signal source impedance	R_{AIN}		—	—	10.0	k Ω	
Resolution (data length)			—	—	10	bit	
Nonlinearity error			—	—	± 3.5	LSB	$AV_{CC} = 4.0$ V to 5.5 V
			—	—	± 7.5		$AV_{CC} = 2.7$ V to 5.5 V
Quantization error			—	—	± 0.5	LSB	
Absolute accuracy			—	± 2.0	± 4.0	LSB	$AV_{CC} = 4.0$ V to 5.5 V
			—	± 2.0	± 8.0		$AV_{CC} = 2.7$ V to 5.5 V
Conversion time			7.8	—	124	μ s	
			12.4	—	124		

- Notes:
1. Set $AV_{CC} = V_{CC}$ when the A/D converter is not used.
 2. AI_{STOP1} is the current in active and sleep modes while the A/D converter is in operation.
 3. AI_{STOP2} is the current at reset and in standby, watch, subactive, and subsleep modes while the A/D converter is idle.
 4. Also applies to H8/38327 Group.
 5. Also applies to H8/38427 Group.

Item	Symbol	Pins	Min	Typ	Max	Unit	Test Condition
Segment driver step-down voltage	V_{DS}	SEG ₁ to SEG ₃₂	—	—	0.6	V	$I_D = 2 \mu A$ V1 = 2.7 V to 5.5 V
Common driver step-down voltage	V_{DC}	COM ₁ to COM ₄	—	—	0.3	V	$I_D = 2 \mu A$ V1 = 2.7 V to 5.5 V
LCD power supply split-resistance	R_{LCD}		1.5	3.0	7.0	M Ω	Between V1 and V_{SS}
Liquid crystal display voltage	V_{LCD}	V ₁	2.7	—	5.5	V	

- Notes:
1. The voltage step-down from power supply pins V1, V2, V3, and V_{SS} to each pin or common pin.
 2. When the liquid crystal display voltage is supplied from an external power supply, ensure that the following relationship is maintained: $V1 \geq V2 \geq V3 \geq V_{SS}$.

Item	Symbol	Values			Unit	T C	
		Min	Typ	Max			
Programming time ^{*1*2*4}	t _P	—	7	200	ms/128 bytes		
Erase time ^{*1*3*5}	t _E	—	100	1200	ms/block		
Reprogramming count	N _{WEC}	1000 ^{*8}	10000 ^{*9}	—	times		
Data retain period	t _{DRP}	10 ^{*10}	—	—	year		
Programming	Wait time after SWE-bit setting ^{*1}	x	1	—	—	μs	
	Wait time after PSU-bit setting ^{*1}	y	50	—	—	μs	
	Wait time after P-bit setting ^{*1*4}	z1	28	30	32	μs	1
			198	200	202	μs	7
			8	10	12	μs	A p
	Wait time after P-bit clear ^{*1}	α	5	—	—	μs	
	Wait time after PSU-bit clear ^{*1}	β	5	—	—	μs	
	Wait time after PV-bit setting ^{*1}	γ	4	—	—	μs	
	Wait time after dummy write ^{*1}	ε	2	—	—	μs	
	Wait time after PV-bit clear ^{*1}	η	2	—	—	μs	
	Wait time after SWE-bit clear ^{*1}	θ	100	—	—	μs	
	Maximum programming count ^{*1*4*5}	N	—	—	1000	times	

Wait time after E-bit clear ^{*1}	α	10	—	—	μs
Wait time after ESU-bit clear ^{*1}	β	10	—	—	μs
Wait time after EV-bit setting ^{*1}	γ	20	—	—	μs
Wait time after dummy write ^{*1}	ε	2	—	—	μs
Wait time after EV-bit clear ^{*1}	η	4	—	—	μs
Wait time after SWE-bit clear ^{*1}	θ	100	—	—	μs
Maximum erase count ^{*1*6*7}	N	—	—	120	times

- Notes:
- Set the times according to the program/erase algorithms.
 - Programming time per 128 bytes (Shows the total period for which the P bit in FLMCR1 does not include the programming verification time.)
 - Block erase time (Shows the total period for which the E bit in FLMCR1 is set. It does not include the erase verification time.)
 - Maximum programming time (t_P (max))
 t_P (max) = Wait time after P-bit setting (z) \times maximum number of writes (N)
 - The maximum number of writes (N) should be set according to the actual set value of z3 to allow programming within the maximum programming time (t_P (max)).
 The wait time after P-bit setting (z1 and z2) should be alternated according to the number (n) as follows:
 $1 \leq n \leq 6$ z1 = 30 μs
 $7 \leq n \leq 1000$ z2 = 200 μs
 - Maximum erase time (t_E (max))
 t_E (max) = Wait time after E-bit setting (z) \times maximum erase count (N)
 - The maximum number of erases (N) should be set according to the actual set value of z3 to allow erasing within the maximum erase time (t_E (max)).
 - This minimum value guarantees all characteristics after reprogramming (the guaranteed value from 1 to the minimum value).
 - Reference value when the temperature is 25°C (normally reprogramming will be performed at this temperature).
 - This is a data retain characteristic when reprogramming is performed within the specified temperature range, including this minimum value.




Figure 15.1 Clock Input Timing




Figure 15.2 \overline{RES} Low Width




Figure 15.3 Input Timing




Figure 15.5 SCK3 Input Clock Timing




Figure 15.6 SCI3 Synchronous Mode Input/Output Timing




Figure 15.7 Segment Expansion Signal Timing




Figure 15.8 Output Load Condition

15.11 Resonator




Figure 15.9 Resonator Equivalent Circuit

Ceramic resonator

Resonating Frequency	Manufacturer	Model	C ₁ , C ₂
2 MHz	MURATA	CSTCC2M00G53-B0	15pF ± 20%
		CSTCC2M00G56-B0	47pF ± 20%
4 MHz		CSTLS4M00G53-B0	15pF ± 20%
		CSTLS4M00G56-B0	47pF ± 20%
10 MHz		CSTLS10M0G53-B0	15pF ± 20%
		CSTLS10M0G56-B0	47pF ± 20%

Figure 15.10 Resonator Equivalent Circuit

15.12 Usage Note

Each of the products covered in this manual satisfy the electrical characteristics indicated. However, the actual electrical characteristics, operating margin and noise margin may differ from the indicated values due to differences in the manufacturing process, built-in ROM, layout, and other factors.

If a system evaluation test is conducted with the ZTAT or F-ZTAT version, when switching to the mask ROM version, perform the same evaluation test with the mask ROM version.

Rn8/16	General register (source) (8 or 16 bits)
CCR	Condition code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#xx: 3/8/16	Immediate data (3, 8, or 16 bits)
d: 8/16	Displacement (8 or 16 bits)
@aa: 8/16	Absolute address (8 or 16 bits)
+	Addition
-	Subtraction
×	Multiplication
÷	Division
^	Logical AND
∨	Logical OR
⊕	Exclusive logical OR
→	Move
—	Logical complement

Condition Code Notation

Symbol

↓	Modified according to the instruction result
*	Not fixed (value not guaranteed)
0	Always cleared to 0
—	Not affected by the instruction execution result

Mnemonic	Op	Operation	#xx:	Rn	@R	@(d	@-+	@aa	@(d	@@	Imp	I	H	N
MOV.B #xx:8, Rd	B	#xx:8 → Rd8	2									—	—	↓
MOV.B Rs, Rd	B	Rs8 → Rd8		2								—	—	↓
MOV.B @Rs, Rd	B	@Rs16 → Rd8			2							—	—	↓
MOV.B @(d:16, Rs), Rd	B	@(d:16, Rs16) → Rd8				4						—	—	↓
MOV.B @Rs+, Rd	B	@Rs16 → Rd8 Rs16+1 → Rs16					2					—	—	↓
MOV.B @aa:8, Rd	B	@aa:8 → Rd8						2				—	—	↓
MOV.B @aa:16, Rd	B	@aa:16 → Rd8						4				—	—	↓
MOV.B Rs, @Rd	B	Rs8 → @Rd16			2							—	—	↓
MOV.B Rs, @(d:16, Rd)	B	Rs8 → @(d:16, Rd16)				4						—	—	↓
MOV.B Rs, @-Rd	B	Rd16-1 → Rd16 Rs8 → @Rd16					2					—	—	↓
MOV.B Rs, @aa:8	B	Rs8 → @aa:8						2				—	—	↓
MOV.B Rs, @aa:16	B	Rs8 → @aa:16						4				—	—	↓
MOV.W #xx:16, Rd	W	#xx:16 → Rd	4									—	—	↓
MOV.W Rs, Rd	W	Rs16 → Rd16		2								—	—	↓
MOV.W @Rs, Rd	W	@Rs16 → Rd16			2							—	—	↓
MOV.W @(d:16, Rs), Rd	W	@(d:16, Rs16) → Rd16				4						—	—	↓
MOV.W @Rs+, Rd	W	@Rs16 → Rd16 Rs16+2 → Rs16					2					—	—	↓
MOV.W @aa:16, Rd	W	@aa:16 → Rd16						4				—	—	↓
MOV.W Rs, @Rd	W	Rs16 → @Rd16			2							—	—	↓
MOV.W Rs, @(d:16, Rd)	W	Rs16 → @(d:16, Rd16)				4						—	—	↓
MOV.W Rs, @-Rd	W	Rd16-2 → Rd16 Rs16 → @Rd16					2					—	—	↓
MOV.W Rs, @aa:16	W	Rs16 → @aa:16						4				—	—	↓
POP Rd	W	@SP → Rd16 SP+2 → SP					2					—	—	↓
PUSH Rs	W	SP-2 → SP Rs16 → @SP					2					—	—	↓

Examples: When instruction is fetched from on-chip ROM, and an on-chip RAM is used for stack area.

BSET #0, @FF00

From table A.4:

$I = L = 2, \quad J = K = M = N = 0$

From table A.3:

$S_I = 2, \quad S_L = 2$

Number of states required for execution = $2 \times 2 + 2 \times 2 = 8$

When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM and on-chip RAM is used for stack area.

JSR @@ 30

From table A.4:

$I = 2, \quad J = K = 1, \quad L = M = N = 0$

From table A.3:

$S_I = S_J = S_K = 2$

Number of states required for execution = $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$

Table A.3 Number of Cycles in Each Instruction

Execution Status (Instruction Cycle)		Access Location	
		On-Chip Memory	On-Chip Peripheral Memory
Instruction fetch	S_I	2	—
Branch address read	S_J		
Stack operation	S_K		
Byte data access	S_L		2 or 3*
Word data access	S_M		—
Internal operation	S_N	1	

Note: * Depends on which on-chip module is accessed. See section 2.9.1, Notes on Access for details.

ADDX	ADDX.B #xx:8, Rd	1	
	ADDX.B Rs, Rd	1	
AND	AND.B #xx:8, Rd	1	
	AND.B Rs, Rd	1	
ANDC	ANDC #xx:8, CCR	1	
BAND	BAND #xx:3, Rd	1	
	BAND #xx:3, @Rd	2	1
	BAND #xx:3, @aa:8	2	1
Bcc	BRA d:8 (BT d:8)	2	
	BRN d:8 (BF d:8)	2	
	BHI d:8	2	
	BLS d:8	2	
	BCC d:8 (BHS d:8)	2	
	BCS d:8 (BLO d:8)	2	
	BNE d:8	2	
	BEQ d:8	2	
	BVC d:8	2	
	BVS d:8	2	
	BPL d:8	2	
	BMI d:8	2	
	BGE d:8	2	
	BLT d:8	2	
	BGT d:8	2	
	BLE d:8	2	
BCLR	BCLR #xx:3, Rd	1	
	BCLR #xx:3, @Rd	2	2
	BCLR #xx:3, @aa:8	2	2
	BCLR Rn, Rd	1	
	BCLR Rn, @Rd	2	2
	BCLR Rn, @aa:8	2	2
BIAND	BIAND #xx:3, Rd	1	
	BIAND #xx:3, @Rd	2	1
	BIAND #xx:3, @aa:8	2	1

	BIST #xx:3, @Rd	2	2
	BIST #xx:3, @aa:8	2	2
BIXOR	BIXOR #xx:3, Rd	1	
	BIXOR #xx:3, @Rd	2	1
	BIXOR #xx:3, @aa:8	2	1
BLD	BLD #xx:3, Rd	1	
	BLD #xx:3, @Rd	2	1
	BLD #xx:3, @aa:8	2	1
BNOT	BNOT #xx:3, Rd	1	
	BNOT #xx:3, @Rd	2	2
	BNOT #xx:3, @aa:8	2	2
	BNOT Rn, Rd	1	
	BNOT Rn, @Rd	2	2
	BNOT Rn, @aa:8	2	2
BOR	BOR #xx:3, Rd	1	
	BOR #xx:3, @Rd	2	1
	BOR #xx:3, @aa:8	2	1
BSET	BSET #xx:3, Rd	1	
	BSET #xx:3, @Rd	2	2
	BSET #xx:3, @aa:8	2	2
	BSET Rn, Rd	1	
	BSET Rn, @Rd	2	2
	BSET Rn, @aa:8	2	2
BSR	BSR d:8	2	1
BST	BST #xx:3, Rd	1	
	BST #xx:3, @Rd	2	2
	BST #xx:3, @aa:8	2	2
BTST	BTST #xx:3, Rd	1	
	BTST #xx:3, @Rd	2	1
	BTST #xx:3, @aa:8	2	1
	BTST Rn, Rd	1	
	BTST Rn, @Rd	2	1

DAA	DAA.B Rd	1			
DAS	DAS.B Rd	1			
DEC	DEC.B Rd	1			
DIVXU	DIVXU.B Rs, Rd	1			
EEMOV	EEMOV	2			2n+2*1
INC	INC.B Rd	1			
JMP	JMP @Rn	2			
	JMP @aa:16	2			
	JMP @@aa:8	2	1		
JSR	JSR @Rn	2		1	
	JSR @aa:16	2		1	
	JSR @@aa:8	2	1	1	
LDC	LDC #xx:8, CCR	1			
	LDC Rs, CCR	1			
MOV	MOV.B #xx:8, Rd	1			
	MOV.B Rs, Rd	1			
	MOV.B @Rs, Rd	1			1
	MOV.B @(d:16, Rs), Rd	2			1
	MOV.B @Rs+, Rd	1			1
	MOV.B @aa:8, Rd	1			1
	MOV.B @aa:16, Rd	2			1
	MOV.B Rs, @Rd	1			1
	MOV.B Rs, @(d:16, Rd)	2			1
	MOV.B Rs, @-Rd	1			1
	MOV.B Rs, @aa:8	1			1
	MOV.B Rs, @aa:16	2			1
	MOV.W #xx:16, Rd	2			
	MOV.W Rs, Rd	1			
	MOV.W @Rs, Rd	1			1
MOV.W @(d:16, Rs), Rd	2			1	
MOV.W @Rs+, Rd	1			1	
MOV.W @aa:16, Rd	2			1	

NOT	NOT.B Rd	1	
OR	OR.B #xx:8, Rd	1	
	OR.B Rs, Rd	1	
ORC	ORC #xx:8, CCR	1	
ROTL	ROTL.B Rd	1	
ROTR	ROTR.B Rd	1	
ROTXL	ROTXL.B Rd	1	
ROTXR	ROTXR.B Rd	1	
RTE	RTE	2	2
RTS	RTS	2	1
SHAL	SHAL.B Rd	1	
SHAR	SHAR.B Rd	1	
SHLL	SHLL.B Rd	1	
SHLR	SHLR.B Rd	1	
SLEEP	SLEEP	1	
STC	STC CCR, Rd	1	
SUB	SUB.B Rs, Rd	1	
	SUB.W Rs, Rd	1	
SUBS	SUBS.W #1, Rd	1	
	SUBS.W #2, Rd	1	
POP	POP Rd	1	1
PUSH	PUSH Rs	1	1
SUBX	SUBX.B #xx:8, Rd	1	
	SUBX.B Rs, Rd	1	
XOR	XOR.B #xx:8, Rd	1	
	XOR.B Rs, Rd	1	
XORC	XORC #xx:8, CCR	1	

- Notes: 1. n: Initial value in R4L. The source and destination operands are accessed n + 1 times each.
2. 1 in the H8/3827R Group and 0 in the H8/3827S Group, H8/38327 Group, and H8/38427 Group.

H'21	FLMCR2	FLER	—	—	—	—	—	—	—
H'22	FLPWCR	PDWND	—	—	—	—	—	—	—
H'23	EBR	EB7	EB6	EB5	EB4	EB3	EB2	EB1	EB0
H'24									
H'25									
H'26									
H'27									
H'28									
H'29									
H'2A									
H'2B	FENR	FLSHE	—	—	—	—	—	—	—
H'2C									
H'2D									
H'2E									
H'2F									

H'95	ECCSR	OVL	OVL	—	CH2	COEH	COEL	CRCH	CRCL
H'96	ECH	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1	ECH0
H'97	ECL	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1	ECL0
H'98	SMR31	COM31	CHR31	PE31	PM31	STOP31	MP31	CKS311	CKS310
H'99	BRR31	BRR317	BRR316	BRR315	BRR314	BRR313	BRR312	BRR311	BRR310
H'9A	SCR31	TIE31	RIE31	TE31	RE31	MPIE31	TEIE31	CKE31	CKE30
H'9B	TDR31	TDR317	TDR316	TDR315	TDR314	TDR313	TDR312	TDR311	TDR310
H'9C	SSR31	TDRE31	RDRF31	OER31	FER31	PER31	TEND31	MPBR31	MPBT31
H'9D	RDR31	RDR317	RDR316	RDR315	RDR314	RDR313	RDR312	RDR311	RDR310
H'9E									
H'9F									
H'A0									
H'A1									
H'A2									
H'A3									
H'A4									
H'A5									
H'A6									
H'A7									
H'A8	SMR32	COM32	CHR32	PE32	PM32	STOP32	MP32	CKS321	CKS320
H'A9	BRR32	BRR327	BRR326	BRR325	BRR324	BR323	BRR322	BRR321	BRR320
H'AA	SCR32	TIE32	RIE32	TE32	RE32	MPIE32	TEIE32	CKE321	CKE320
H'AB	TDR32	TDR327	TDR326	TDR325	TDR324	TDR323	TDR322	TDR321	TDR320
H'AC	SSR32	TDRE32	RDRF32	OER32	FER32	PER32	TEND32	MPBR32	MPBT32
H'AD	RDR32	RDR327	RDR326	RDR325	RDR324	RDR323	RDR322	RDR321	RDR320
H'AE									
H'AF									
H'B0	TMA	TMA7	TMA6	TMA5	—	TMA3	TMA2	TMA1	TMA0

H'B6	TCRF	TOLH	CKSH2	CKSH1	CKSH0	TOLL	CKSL2	CKSL1	CKSL0
H'B7	TCSRF	OVFH	CMFH	OVIEH	CCLRH	OVFL	CMFL	OVIEL	CCLRL
H'B8	TCFH	TCFH7	TCFH6	TCFH5	TCFH4	TCFH3	TCFH2	TCFH1	TCFH0
H'B9	TCFL	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2	TCFL1	TCFL0
H'BA	OCRFH	OCRFH7	OCRFH6	OCRFH5	OCRFH4	OCRFH3	OCRFH2	OCRFH1	OCRFH0
H'BB	OCRFL	OCRFL7	OCRFL6	OCRFL5	OCRFL4	OCRFL3	OCRFL2	OCRFL1	OCRFL0
H'BC	TMG	OVFH	OVFL	OVIE	IIEGS	CCLR1	CCLR0	CKS1	CKS0
H'BD	ICRGF	ICRGF7	ICRGF6	ICRGF5	ICRGF4	ICRGF3	ICRGF2	ICRGF1	ICRGF0
H'BE	ICRGR	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1	ICRGR0
H'BF									
H'C0	LPCR	DTS1	DTS0	CMX	SGX	SGS3	SGS2	SGS1	SGS0
H'C1	LCR	—	PSW	ACT	DISP	CKS3	CKS2	CKS1	CKS0
H'C2	LCR2	LCDAB	—	—	—	CDS3	CDS2	CDS1	CDS0
H'C3									
H'C4	ADRRH	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2
H'C5	ADRRL	ADR1	ADR0	—	—	—	—	—	—
H'C6	AMR	CKS	TRGE	—	—	CH3	CH2	CH1	CH0
H'C7	ADSR	ADSF	—	—	—	—	—	—	—
H'C8	PMR1	IRQ3	IRQ2	IRQ1	IRQ4	TMIG	TMOFH	TMOFL	TMOW
H'C9	PMR2	EXCL	—	—	—	—	—	—	—
H'CA	PMR3	AEVL	AEVH	WDCKS	NCS	IRQ0	RESO	UD	PWM
H'CB									
H'CC	PMR5	WKP7	WKP6	WKP5	WKP4	WKP3	WKP2	WKP1	WKP0
H'CD									
H'CE									
H'CF									
H'D0	PWCR	—	—	—	—	—	—	PWCR1	PWCR0
H'D1	PWDRU	—	—	PWDRU5	PWDRU4	PWDRU3	PWDRU2	PWDRU1	PWDRU0
H'D2	PWDRL	PWDRL7	PWDRL6	PWDRL5	PWDRL4	PWDRL3	PWDRL2	PWDRL1	PWDRL0
H'D3									
H'D4	PDR1	P17	P16	P15	P14	P13	P12	P11	P10


H'DB	PDR8	P87	P86	P85	P84	P83	P82	P81	P80
H'DC									
H'DD	PDRA	—	—	—	—	PA3	PA2	PA1	PA0
H'DE	PDRB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
H'DF									
H'E0	PUCR1	PUCR17	PUCR16	PUCR15	PUCR14	PUCR13	PUCR12	PUCR11	PUCR10
H'E1	PUCR3	PUCR37	PUCR36	PUCR35	PUCR34	PUCR33	PUCR32	PUCR31	PUCR30
H'E2	PUCR5	PUCR57	PUCR56	PUCR55	PUCR54	PUCR53	PUCR52	PUCR51	PUCR50
H'E3	PUCR6	PUCR67	PUCR66	PUCR65	PUCR64	PUCR63	PUCR62	PUCR61	PUCR60
H'E4	PCR1	PCR17	PCR16	PCR15	PCR14	PCR13	PCR12	PCR11	PCR10
H'E5									
H'E6	PCR3	PCR37	PCR36	PCR35	PCR34	PCR33	PCR32	PCR31	PCR30
H'E7	PCR4	—	—	—	—	—	PCR42	PCR41	PCR40
H'E8	PCR5	PCR57	PCR56	PCR55	PCR54	PCR53	PCR52	PCR51	PCR50
H'E9	PCR6	PCR67	PCR66	PCR65	PCR64	PCR63	PCR62	PCR61	PCR60
H'EA	PCR7	PCR77	PCR76	PCR75	PCR74	PCR73	PCR72	PCR71	PCR70
H'EB	PCR8	PCR87	PCR86	PCR85	PCR84	PCR83	PCR82	PCR81	PCR80
H'EC									
H'ED	PCRA	—	—	—	—	PCRA3	PCRA2	PCRA1	PCRA0
H'EE									
H'EF									
H'F0	SYSCR1	SSBY	STS2	STS1	STS0	LSON	—	MA1	MA0
H'F1	SYSCR2	—	—	—	NESEL	DTON	MSON	SA1	SA0
H'F2	IEGR	—	—	—	IEG4	IEG3	IEG2	IEG1	IEG0
H'F3	IENR1	IENTA	—	IENWP	IEN4	IEN3	IEN2	IEN1	IEN0
H'F4	IENR2	IENDT	IENAD	—	IENTG	IENTFH	IENTFL	IENTC	IENEC
H'F5									
H'F6	IRR1	IRRRTA	—	—	IRRI4	IRRI3	IRRI2	IRRI1	IRRI0
H'F7	IRRI2	IRRRTD	IRRRTA	—	IRRTG	IRRTFH	IRRTFL	IRRTC	IRREC
H'F8									

H'FE

H'FF

Legend:

SCI: Serial Communication Interface



*: Don't care

Program

0	Program mode cleared (initial value)
1	Transition to program mode [Setting condition] When SWE = 1 and PSU = 1

Erase

0	Erase mode cleared (initial value)
1	Transition to erase mode [Setting condition] When SWE = 1 and ESU = 1

Program-Verify

0	Program-verify mode cleared (initial value)
1	Transition to program-verify mode [Setting condition] When SWE = 1

Erase-Verify

0	Erase-verify mode cleared (initial value)
1	Transition to erase-verify mode [Setting condition] When SWE = 1

Program-Setup

0	Program-setup cleared (initial value)
1	Program setup [Setting condition] When SWE = 1

Erase-Setup

0	Erase-setup cleared (initial value)
1	Erase setup [Setting condition] When SWE = 1

Software write enable bit

0	Writing/erasing disabled (initial value)
1	Writing/erasing enabled

Note: A write to FLMCR2 is prohibited.

FLPWCR—Flash Memory Power Control Register
H'F022**FL**

Bit	7	6	5	4	3	2	1
	PDWND	—	—	—	—	—	—
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	—	—	—	—	—	—

Power-down Disable

0	When the system transits to sub-active mode, the flash memory changes to low-power mode
1	When the system transits to sub-active mode, the flash memory changes to normal mode

Blocks 7 to 0

0	When a block of EB7 to EB0 is not selected (initial)
1	When a block of EB7 to EB0 is selected

Note: Set the bit of EBR to H'00 when erasing.

FENR Flash Memory Enable Register**H'F02B****Flash**

Bit	7	6	5	4	3	2	1
	FLSHE	—	—	—	—	—	—
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	—	—	—	—	—	—

Flash Memory Control Register Enable

0	The flash memory control register cannot be accessed
1	The flash memory control register can be accessed

WKPn edge selected

0	WKPn pin falling edge detected
1	WKPn pin rising edge detected

(n = 0 to 7)

RXD₃₁ pin input data inversion switch

0	RXD ₃₁ input data is not inverted
1	RXD ₃₁ input data is inverted

TXD₃₁ pin output data inversion switch

0	TXD ₃₁ output data is not inverted
1	TXD ₃₁ output data is inverted

RXD₃₂ pin input data inversion switch

0	RXD ₃₂ input data is not inverted
1	RXD ₃₂ input data is inverted

TXD₃₂ pin output data inversion switch

0	TXD ₃₂ output data is not inverted
1	TXD ₃₂ output data is inverted

P3₅TXD₃₁ pin function switch

0	Functions as P3 ₅ I/O pin
1	Functions as TXD ₃₁ output pin

P4₂/TXD₃₂pin function switch

0	Function as P4 ₂ I/O pin
1	Function as TXD ₃₂ output pin

TMOV pin clock select

0	Clock output from TMA is output
1	ϕ_W is output

Counter reset control

0	ECL is reset
1	ECL reset is cleared and count-up function is enabled

Counter reset control H

0	ECH is reset
1	ECH reset is cleared and count-up function is enabled

Count-up enable L

0	ECL event clock input is disabled and ECL value is held
1	ECL event clock input is enabled

Count-up enable H

0	ECH event clock input is disabled and ECH value is held
1	ECH event clock input is enabled

Channel select

0	ECH and ECL are used together as a channel 16-bit event counter
1	ECH and ECL are used as two independent 8-bit event counter channels

Counter overflow L

0	ECL has not overflowed
1	ECL has overflowed

Counter overflow H

0	ECH has not overflowed
1	ECH has overflowed

Note: * Only a write of 0 for flag clearing is possible.

Note: ECH and ECL can also be used as the upper and lower halves, respectively, event counter (EC).

ECL—Event Counter L**H'97**

Bit	7	6	5	4	3	2	1
	ECL7	ECL6	ECL5	ECL4	ECL3	ECL2	ECL1
Initial value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

|
Count value

Note: ECH and ECL can also be used as the upper and lower halves, respectively, event counter (EC).

Clock se

0	0	ϕ
0	1	ϕ
1	0	ϕ
1	1	ϕ

Multiprocessor mode

0	Multiprocessor comm function disabled
1	Multiprocessor comm function enabled

Stop bit length

0	1 stop bit
1	2 stop bits

Parity mode

0	Even parity
1	Odd parity

Parity enable

0	Parity bit addition and checking disabled
1	Parity bit addition and checking enabled

Character length

0	8-bit data/5-bit data
1	7-bit data/5-bit data

Communication mode

0	Asynchronous mode
1	Synchronous mode

Clock enable

Bit 1	Bit 0	Description		
CKE311	CKE310	Communication Mode	Clock Source	SCK ₃ Pin Function
0	0	Asynchronous	Internal clock	I/O port
		Synchronous	Internal clock	Serial clock output
0	1	Asynchronous	Internal clock	Clock output
		Synchronous	Reserved (Do not specify this combination)	
1	0	Asynchronous	External clock	Clock input
		Synchronous	External clock	Serial clock input
1	1	Asynchronous	Reserved (Do not specify this combination)	
		Synchronous	Reserved (Do not specify this combination)	

Transmit end interrupt enable

0	Transmit end interrupt request (TEI) disabled
1	Transmit end interrupt request (TEI) enabled

Multiprocessor interrupt enable

0	Multiprocessor interrupt request disabled (normal receive operation) [Clearing condition] When data is received in which the multiprocessor bit is set to 1
1	Multiprocessor interrupt request enabled The receive interrupt request (RXI), receive error interrupt request (ERI), and setting of the RDRF, FER, and OER flags in the serial status register (SSR), are disabled until data with the multiprocessor bit set to 1 is received.

Receive enable

0	Receive operation disabled (RXD pin is I/O port)
1	Receive operation enabled (RXD pin is receive data pin)

Transmit enable

0	Transmit operation disabled (TXD pin is transmit data pin)
1	Transmit operation enabled (TXD pin is transmit data pin)

Receive interrupt enable

0	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled
1	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled

Transmit interrupt enable

0	Transmit data empty interrupt request (TXI) disabled
1	Transmit data empty interrupt request (TXI) enabled

Multiprocessor bit transfer

0	A 0 multiprocessor bit is transmitted
1	A 1 multiprocessor bit is transmitted

Multiprocessor bit receive

0	Data in which the multiprocessor bit is 0 has been received
1	Data in which the multiprocessor bit is 1 has been received

Transmit end

0	Transmission in progress [Clearing conditions] <ul style="list-style-type: none"> After reading TDRE31 = 1, cleared by writing 0 to TDRE When data is written to TDR31 by an instruction
1	Transmission ended [Setting conditions] <ul style="list-style-type: none"> When bit TE in serial control register 31 (SCR31) is cleared to 0 When bit TDRE31 is set to 1 when the last bit of a transmit character is sent

Parity error

0	Reception in progress or completed normally [Clearing condition] After reading PER31 = 1, cleared by writing 0 to PER31
1	A parity error has occurred during reception [Setting condition] When the number of 1 bits in the receive data plus parity bit does not match the parity designated by the parity mode bit (PM31) in the serial mode register (SMR31)

Framing error

0	Reception in progress or completed normally [Clearing condition] After reading FER31 = 1, cleared by writing 0 to FER31
1	A framing error has occurred during reception [Setting condition] When the stop bit at the end of the receive data is checked for a value of 1 at completion reception, and the stop bit is 0

Overrun error

0	Reception in progress or completed [Clearing condition] After reading OER31 = 1, cleared by writing 0 to OER31
1	An overrun error has occurred during reception [Setting condition] When the next serial reception is completed with RDRF31 set to 1

Receive data register full

0	There is no receive data in RDR31 [Clearing conditions] <ul style="list-style-type: none"> After reading RDRF31 = 1, cleared by writing 0 to RDRF31 When RDR31 data is read by an instruction
1	There is receive data in RDR31 [Setting condition] When reception ends normally and receive data is transferred from RSR31 to RDR31

Transmit data register empty

0	Transmit data written in TDR31 has not been transferred to TSR31 [Clearing conditions] <ul style="list-style-type: none"> After reading TDRE31 = 1, cleared by writing 0 to TDRE31 When data is written to TDR31 by an instruction
1	Transmit data has not been written to TDR31, or transmit data written in TDR31 has been transferred to TSR31 [Setting conditions] <ul style="list-style-type: none"> When bit TE in serial control register 31 (SCR31) is cleared to 0 When data is transferred from TDR31 to TSR31

Note: * Only a write of 0 for flag clearing is possible.

Clock se

0	0	ϕ
0	1	ϕ
1	0	ϕ
1	1	ϕ

Multiprocessor mode

0	Multiprocessor comm function disabled
1	Multiprocessor comm function enabled

Stop bit length

0	1 stop bit
1	2 stop bits

Parity mode

0	Even parity
1	Odd parity

Parity enable

0	Parity bit addition and checking disabled
1	Parity bit addition and checking enabled

Character length

0	8-bit data/5-bit data
1	7-bit data/5-bit data

Communication mode

0	Asynchronous mode
1	Synchronous mode

Clock enable

Bit 1	Bit 0	Description		
0	0	Communication Mode	Clock Source	SCK ₃ Pin Function
		Asynchronous	Internal clock	I/O port
0	1	Synchronous	Internal clock	Serial clock output
		Asynchronous	Internal clock	Clock output
1	0	Synchronous	Reserved (Do not specify this combination)	
		Asynchronous	External clock	Clock input
1	1	Synchronous	External clock	Serial clock input
		Asynchronous	Reserved (Do not specify this combination)	
		Synchronous	Reserved (Do not specify this combination)	

Transmit end interrupt enable

0	Transmit end interrupt request (TEI) disabled
1	Transmit end interrupt request (TEI) enabled

Multiprocessor interrupt enable

0	Multiprocessor interrupt request disabled (normal receive operation) [Clearing condition] When data is received in which the multiprocessor bit is set to 1
1	Multiprocessor interrupt request enabled The receive interrupt request (RXI), receive error interrupt request (ERI), and setting of the RDRF, FER, and OER flags in the serial status register (SSR), are disabled until data with the multiprocessor bit set to 1 is received.

Receive enable

0	Receive operation disabled (RXD pin is I/O port)
1	Receive operation enabled (RXD pin is receive data pin)

Transmit enable

0	Transmit operation disabled (TXD pin is transmit data pin)
1	Transmit operation enabled (TXD pin is transmit data pin)

Receive interrupt enable

0	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) disabled
1	Receive data full interrupt request (RXI) and receive error interrupt request (ERI) enabled

Transmit interrupt enable

0	Transmit data empty interrupt request (TXI) disabled
1	Transmit data empty interrupt request (TXI) enabled

Multiprocessor bit transfer

0	A 0 multiprocessor bit is transmitted
1	A 1 multiprocessor bit is transmitted

Multiprocessor bit receive

0	Data in which the multiprocessor bit is 0 has been received
1	Data in which the multiprocessor bit is 1 has been received

Transmit end

0	Transmission in progress [Clearing conditions] <ul style="list-style-type: none"> After reading TDRE32 = 1, cleared by writing 0 to TDRE32 When data is written to TDR32 by an instruction
1	Transmission ended [Setting conditions] <ul style="list-style-type: none"> When bit TE in serial control register 32 (SCR32) is cleared to 0 When bit TDRE32 is set to 1 when the last bit of a transmit character is sent

Parity error

0	Reception in progress or completed normally [Clearing condition] After reading PER32 = 1, cleared by writing 0 to PER32
1	A parity error has occurred during reception [Setting condition] When the number of 1 bits in the receive data plus parity bit does not match the parity designated by the parity mode bit (PM32) in the serial mode register (SMR32)

Framing error

0	Reception in progress or completed normally [Clearing condition] After reading FER32 = 1, cleared by writing 0 to FER32
1	A framing error has occurred during reception [Setting condition] When the stop bit at the end of the receive data is checked for a value of 1 at completion reception, and the stop bit is 0

Overrun error

0	Reception in progress or completed [Clearing condition] After reading OER32 = 1, cleared by writing 0 to OER32
1	An overrun error has occurred during reception [Setting condition] When the next serial reception is completed with RDRF32 set to 1

Receive data register full

0	There is no receive data in RDR32 [Clearing conditions] <ul style="list-style-type: none"> After reading RDRF32 = 1, cleared by writing 0 to RDRF32 When RDR32 data is read by an instruction
1	There is receive data in RDR32 [Setting condition] When reception ends normally and receive data is transferred from RSR32 to RDR32

Transmit data register empty

0	Transmit data written in TDR32 has not been transferred to TSR32 [Clearing conditions] <ul style="list-style-type: none"> After reading TDRE32 = 1, cleared by writing 0 to TDRE32 When data is written to TDR32 by an instruction
1	Transmit data has not been written to TDR32, or transmit data written in TDR32 has been transferred to TSR32 [Setting conditions] <ul style="list-style-type: none"> When bit TE32 in serial control register 32 (SCR32) is cleared to 0 When data is transferred from TDR32 to TSR32

Note: * Only a write of 0 for flag clearing is possible.

Internal clock select

TMA3	TMA2	TMA1	TMA0	Prescaler and Divider Ratio or Overflow Period	
0	0	0	0	PSS	$\phi/8192$
			1	PSS	$\phi/4096$
		1	0	PSS	$\phi/2048$
			1	PSS	$\phi/512$
	1	0	0	PSS	$\phi/256$
			1	PSS	$\phi/128$
		1	0	PSS	$\phi/32$
			1	PSS	$\phi/8$
1	0	0	0	PSW	1 s
			1	PSW	0.5 s
		1	0	PSW	0.25 s
			1	PSW	0.03125 s
	1	0	0	PSW and TCA are reset	
			1		
		1	0		
			1		

Clock output select*

0	0	0	$\phi/32$
		1	$\phi/16$
	1	0	$\phi/8$
		1	$\phi/4$
1	0	0	$\phi_W/32$
		1	$\phi_W/16$
	1	0	$\phi_W/8$
		1	$\phi_W/4$

Note: * Values when the CWOS bit in CWOSR is cleared to 0. When the CWOS bit is set to 1, ϕ_W is output regardless of the value of bits TMA7 to TMA5.

Watchdog timer reset

0	[Clearing conditions] <ul style="list-style-type: none">• Reset by $\overline{\text{RES}}$ pin• When TCSRWE = 1, and 0 is written in both B0WI and W
1	[Setting condition] When TCW overflows and a reset signal is generated

Bit 0 write inhibit

0	Bit 0 is write-enabled
1	Bit 0 is write-protected

Watchdog timer on

0	Watchdog timer operation is disabled
1	Watchdog timer operation is enabled

Bit 2 write inhibit

0	Bit 2 is write-enabled
1	Bit 2 is write-protected

Timer control/status register W write enable

0	Data cannot be written to bits 2 and 0
1	Data can be written to bits 2 and 0

Bit 4 write inhibit

0	Bit 4 is write-enabled
1	Bit 4 is write-protected

Timer counter W write enable

0	Data cannot be written to TCW
1	Data can be written to TCW

Bit 6 write inhibit

0	Bit 6 is write-enabled
1	Bit 6 is write-protected

Note: * Write is permitted only under certain conditions.

TMC—Timer Mode Register C

H'B4

Bit	7	6	5	4	3	2	1
	TMC7	TMC6	TMC5	—	—	TMC2	TMC1
Initial value	0	0	0	1	1	0	0
Read/Write	R/W	R/W	R/W	—	—	R/W	R/W

Clock select

0	0	0	Internal clock: $\phi/8192$
0	0	1	Internal clock: $\phi/2048$
0	1	0	Internal clock: $\phi/512$
0	1	1	Internal clock: $\phi/64$
1	0	0	Internal clock: $\phi/16$
1	0	1	Internal clock: $\phi/4$
1	1	0	Internal clock: $\phi_W/4$
1	1	1	External event (TMIC): C on rising or falling edge

Counter up/down control

0	0	TCC is an up-counter
0	1	TCC is a down-counter
1	*	Hardware control of TCC up/down operation by UD pin UD pin input high: Down-counter UD pin input low: Up-counter

Auto-reload function select

0	Interval timer function selected
1	Auto-reload function selected

*

Note: TCC is assigned to the same address as TLC. In a read, the TCC value is read.

TLC—Timer Load Register C
H'B5

Bit	7	6	5	4	3	2	1
	TLC7	TLC6	TLC5	TLC4	TLC3	TLC2	TLC1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Reload value

Note: TLC is assigned to the same address as TCC. In a write, the TLC value is written.

Clock select L

0	*	*	Counting on external rising/falling edge
1	0	0	Internal clock $\phi/32$
1	0	1	Internal clock $\phi/16$
1	1	0	Internal clock $\phi/4$
1	1	1	Internal clock $\phi w/4$

Toggle output level L

0	Low level
1	High level

Clock select H

0	*	*	16-bit mode, counting on TCFL overflow signal
1	0	0	Internal clock $\phi/32$
1	0	1	Internal clock $\phi/16$
1	1	0	Internal clock $\phi/4$
1	1	1	Internal clock $\phi w/4$

* : Don't care

Toggle output level H

0	Low level
1	High level

Counter clear L

0	TCFL clearing by compare match is disabled
1	TCFL clearing by compare match is enabled

Timer overflow interrupt enable L

0	TCFL overflow interrupt request is disabled
1	TCFL overflow interrupt request is enabled

Compare match flag L

0	[Clearing condition] After reading CMFL = 1, cleared by writing 0 to CMFL
1	[Setting condition] Set when the TCFL value matches the OCRFL value

Timer overflow flag L

0	[Clearing condition] After reading OVFL = 1, cleared by writing 0 to OVFL
1	[Setting condition] Set when TCFL overflows from H'FF to H'00

Counter clear H

0	16-bit mode: TCF clearing by compare match is disabled 8-bit mode: TCFH clearing by compare match is disabled
1	16-bit mode: TCF clearing by compare match is enabled 8-bit mode: TCFH clearing by compare match is enabled

Timer overflow interrupt enable H

0	TCFH overflow interrupt request is disabled
1	TCFH overflow interrupt request is enabled

Compare match flag H

0	[Clearing condition] After reading CMFH = 1, cleared by writing 0 to CMFH
1	[Setting condition] Set when the TCFH value matches the OCRFH value

Timer overflow flag H

0	[Clearing condition] After reading OVFH = 1, cleared by writing 0 to OVFH
1	[Setting condition] Set when TCFH overflows from H'FF to H'00

Note: * Bits 7, 6, 3, and 2 can only be written with 0, for flag clearing.

Note: TCFH and TCFL can also be used as the upper and lower halves, respectively of a 16-bit event counter (TCF).

TCFL—8-Bit Timer Counter FL**H'B9**

Bit	7	6	5	4	3	2	1
	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2	TCFL1
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

|
Count value

Note: TCFH and TCFL can also be used as the upper and lower halves, respectively of a 16-bit event counter (TCF).

output compare register (OCRF).

OCRFL—Output Compare Register FL

H'BB

Bit	7	6	5	4	3	2	1
	OCRFL7	OCRFL6	OCRFL5	OCRFL4	OCRFL3	OCRFL2	OCRFL1
Initial value	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Note: ECH and ECL can also be used as the upper and lower halves, respectively, of the output compare register (OCRF).

0	0	Internal clock: coun
0	1	Internal clock: coun
1	0	Internal clock: coun
1	1	Internal clock: coun

Counter clear

0	0	TCG clearing is disabled
0	1	TCG cleared by falling edge of input capture input s
1	0	TCG cleared by rising edge of input capture input s
1	1	TCG cleared by both edges of input capture input s

Input capture interrupt edge select

0	Interrupt generated on rising edge of input capture input signal
1	Interrupt generated on falling edge of input capture input signal

Timer overflow interrupt enable

0	TCG overflow interrupt request is disabled
1	TCG overflow interrupt request is enabled

Timer overflow flag L

0	[Clearing condition] After reading OVFL = 1, cleared by writing 0 to OVFL
1	[Setting condition] Set when TCG overflows from H'FF to H'00

Timer overflow flag H

0	[Clearing condition] After reading OVFH = 1, cleared by writing 0 to OVFH
1	[Setting condition] Set when TCG overflows from H'FF to H'00

Note: * Bits 7 and 6 can only be written with 0, for flag clearing.

ICRGR—Input Capture Register GR**H'BE**

Bit	7	6	5	4	3	2	1
	ICRGR7	ICRGR6	ICRGR5	ICRGR4	ICRGR3	ICRGR2	ICRGR1
Initial value	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R

Stores TCG value at rising edge of input capture signal

Clock enable

Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Function of Pins SEG ₃₂ to SEG ₁								
SGX	SGS3	SGS2	SGS1	SGS0	SEG ₃₂ to SEG ₂₉	SEG ₂₈ to SEG ₂₅	SEG ₂₄ to SEG ₂₁	SEG ₂₀ to SEG ₁₇	SEG ₁₆ to SEG ₁₃	SEG ₁₂ to SEG ₉	SEG ₈ to SEG ₅	SEG ₄ to SEG ₁	SEG ₀
0	0	0	0	0	Port	Port	Port	Port	Port	Port	Port	Port	Port
	0	0	0	1	Port	Port	Port	Port	Port	Port	Port	Port	Port
	0	0	1	*	SEG	SEG	Port	Port	Port	Port	Port	Port	Port
	0	1	0	*	SEG	SEG	SEG	SEG	Port	Port	Port	Port	Port
	0	1	1	*	SEG	SEG	SEG	SEG	SEG	SEG	SEG	Port	Port
	1	*	*	*	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG	SEG
1	0	0	0	0	Port*	Port	Port	Port	Port	Port	Port	Port	Port
	*	*	*	*	Use prohibited								

Note: * SEG32 to SEG29 are external expansion pins.

Bit 4 SGX	Description
0	Pins SEG ₃₂ to SEG ₂₉ * (Initial value)
1	Pins CL ₁ , CL ₂ , DO, M

Note: * These pins function as ports when the setting of SGS3 to SGS0 is 0000 or 0001.

In the case of the H8/38327 Group and H8/38427 Group the initial values of these bits must not be changed.

Duty select, common function select

Bit 7 DTS1	Bit 6 DTS0	Bit 5 CMX	Duty Cycle	Common Drivers	Notes
0	0	0	Static	COM ₁	COM ₄ to COM ₂ output the same waveform as COM ₁
		1		COM ₄ to COM ₁	
0	1	0	1/2 duty	COM ₂ to COM ₁	COM ₄ outputs the same waveform as COM ₃ and COM ₂ outputs the same waveform as COM ₁
		1		COM ₄ to COM ₁	
1	0	0	1/3 duty	COM ₃ to COM ₁	COM ₄ outputs a non-selected waveform
		1		COM ₄ to COM ₁	
1	1	0	1/4 duty	COM ₄ to COM ₁	—
		1			

Frame frequency select

Bit 3	Bit 2	Bit 1	Bit 0	Oper
CKS3	CKS2	CKS1	CKS0	
0	*	0	0	
0	*	0	1	
0	*	1	*	
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	
1	1	0	0	
1	1	0	1	
1	1	1	0	
1	1	1	1	

Display data control

0	Blank data is displayed
1	LCD RAM data is displayed

Display function activate

0	LCD controller/driver operation halted
1	LCD controller/driver operates

LCD drive power supply on/off control

0	LCD drive power supply off
1	LCD drive power supply on

Charge/discharge pulse duty cycle

Bit 3	Bit 2	Bit 1	Bit 0	Duty
CDS3	CDS2	CDS1	CDS0	
0	0	0	0	
0	0	0	1	
0	0	1	0	
0	0	1	1	
0	1	0	0	
0	1	0	1	
0	1	1	0	
0	1	1	1	
1	0	*	*	
1	1	*	*	

A waveform/B waveform switching control

0	Drive using A waveform
1	Drive using B waveform

Read/Write R R R R R R R

|
A/D conversion result

ADRRL

Bit	7	6	5	4	3	2	1
	ADR1	ADR0	—	—	—	—	—
Initial value	Not fixed	Not fixed	—	—	—	—	—
Read/Write	R	R	—	—	—	—	—

|
A/D conversion result



Channel select

Bit 3	Bit 2	Bit 1	Bit 0	Analog Input
CH3	CH2	CH1	CH0	
0	0	*	*	No channel s
			0	AN ₀
	1	0	1	AN ₁
			0	AN ₂
1	0	0	0	AN ₄
			1	AN ₅
	1	0	0	AN ₆
			1	AN ₇
1	1	*	*	Setting prohi

* :

External trigger select

0	Disables start of A/D conversion by external trigger
1	Enables start of A/D conversion by rising or falling edge of external trigger at pin ADTRG

Clock select

Bit 7	Conversion Period	Conversion Time	
CKS		$\phi = 1$ MHz	$\phi = 5$ MHz
0	$62/\phi$	62 μ s	12.4 μ s
1	$31/\phi$	31 μ s	—

0	Read	Indicates completion of A/D conversion
	Write	Stops A/D conversion
1	Read	Indicates A/D conversion in progress
	Write	Starts A/D conversion

1	Functions as TMO
---	------------------

P1₁/TMOFL pin function switch

0	Functions as P1 ₁ I/O pin
1	Functions as TMOFL output

P1₂/TMOFH pin function switch

0	Functions as P1 ₂ I/O pin
1	Functions as TMOFH output pin

P1₃/TMIG pin function switch

0	Functions as P1 ₃ I/O pin
1	Functions as TMIG input pin

P1₄/IRQ₄/ADTRG pin function switch

0	Functions as P1 ₄ I/O pin
1	Functions as IRQ ₄ /ADTRG input pin

P1₅/IRQ₄/TMIC pin function switch

0	Functions as P1 ₅ I/O pin
1	Functions as IRQ ₄ /TMIC input pin

P1₆/IRQ₂ pin function switch

0	Functions as P1 ₆ I/O pin
1	Functions as IRQ ₂ input pin

P1₇/IRQ₃/TMIF pin function switch

0	Functions as P1 ₇ I/O pin
1	Functions as IRQ ₃ /TMIF input pin

0	Functions as P3 ₁ /UD I/O pin
1	Functions as EXCL input pin

Note: The information on this register applies to the H8/38327 Group and H8/38427 C

0	Functions as P ₁
1	Functions as P ₁

P3₁/UD pin function switch

0	Functions as P3 ₁ I/O pin
1	Functions as UD input pin

P3₂/RESO pin function switch

0	Functions as P3 ₂ I/O pin
1	Functions as RESO I/O pin

P4₃/IRQ₀ pin function switch

0	Functions as P4 ₃ I/O pin
1	Functions as IRQ ₀ input pin

TMIG noise canceler select

0	Noise cancellation function not used
1	Noise cancellation function used

Watchdog timer switch

0	ϕ_{8192}
1	$\phi_W/4$

P3₆/AEVH pin function switch

0	Functions as P3 ₆ I/O pin
1	Functions as AEVH input pin

P3₇/AEVL pin function switch

0	Functions as P3 ₇ I/O pin
1	Functions as AEVL input pin

Note: * In the H8/38327 Group and H8/38427 Group this bit is reserved and cannot be written to.

0	Functions as P5 _n I/O pin
1	Functions as \overline{WKP}_n input pin

(n = 7 to 0)

PWCR—PWM Control Register

H'D0

Bit	7	6	5	4	3	2	1
	—	—	—	—	—	—	PWCR1
Initial value	1	1	1	1	1	1	0
Read/Write	—	—	—	—	—	—	W

Clock select

0	The input clock is $\phi/2$ ($t\phi^* = 2/\phi$) The conversion period is $16,384/\phi$, with a minimum modulation width of 16
	The input clock is $\phi/4$ ($t\phi^* = 4/\phi$) The conversion period is $32,768/\phi$, with a minimum modulation width of 32
1	The input clock is $\phi/8$ ($t\phi^* = 8/\phi$) The conversion period is $65,536/\phi$, with a minimum modulation width of 64
	The input clock is $\phi/16$ ($t\phi^* = 16/\phi$) The conversion period is $131,072/\phi$, with a minimum modulation width of 128

Note: * $t\phi$: Period of PWM input clock



PWDRL—PWM Data Register L**H'D2**

Bit	7	6	5	4	3	2	1
	PWDRL7	PWDRL6	PWDRL5	PWDRL4	PWDRL3	PWDRL2	PWDRL1
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

Lower 8 bits of data for generating PWM waveform

PDR1—Port Data Register 1**H'D4**

Bit	7	6	5	4	3	2	1
	P1 ₇	P1 ₆	P1 ₅	P1 ₄	P1 ₃	P1 ₂	P1 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Data for port 1 pins

PDR3—Port Data Register 3**H'D6**

Bit	7	6	5	4	3	2	1
	P3 ₇	P3 ₆	P3 ₅	P3 ₄	P3 ₃	P3 ₂	P3 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Data for port 3 pins

PDR5—Port Data Register 5**H'D8**

Bit	7	6	5	4	3	2	1
	P5 ₇	P5 ₆	P5 ₅	P5 ₄	P5 ₃	P5 ₂	P5 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Data for port 5 pins

PDR6—Port Data Register 6**H'D9**

Bit	7	6	5	4	3	2	1
	P6 ₇	P6 ₆	P6 ₅	P6 ₄	P6 ₃	P6 ₂	P6 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Data for port 6 pins

PDR7—Port Data Register 7**H'DA**

Bit	7	6	5	4	3	2	1
	P7 ₇	P7 ₆	P7 ₅	P7 ₄	P7 ₃	P7 ₂	P7 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Data for port 7 pins

PDRA—Port Data Register A**H'DD**

Bit	7	6	5	4	3	2	1
	—	—	—	—	PA ₃	PA ₂	PA ₁
Initial value	1	1	1	1	0	0	0
Read/Write	—	—	—	—	R/W	R/W	R/W

Data for port A pins

PDRB—Port Data Register B**H'DE**

Bit	7	6	5	4	3	2	1
	PB ₇	PB ₆	PB ₅	PB ₄	PB ₃	PB ₂	PB ₁
Read/Write	R	R	R	R	R	R	R

Data for port B pins

Port 1 input pull-up MOS control

0	Input pull-up MOS is off
1	Input pull-up MOS is on

Note: When the PCR1 specification is 0. (Input port spe

PUCR3—Port Pull-Up Control Register 3**H'E1**

Bit	7	6	5	4	3	2	1
	PUCR3 ₇	PUCR3 ₆	PUCR3 ₅	PUCR3 ₄	PUCR3 ₃	PUCR3 ₂	PUCR3 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port 3 input pull-up MOS control

0	Input pull-up MOS is off
1	Input pull-up MOS is on

Note: When the PCR3 specification is 0. (Input port spe

PUCR5—Port Pull-Up Control Register 5**H'E2**

Bit	7	6	5	4	3	2	1
	PUCR5 ₇	PUCR5 ₆	PUCR5 ₅	PUCR5 ₄	PUCR5 ₃	PUCR5 ₂	PUCR5 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Port 5 input pull-up MOS control

0	Input pull-up MOS is off
1	Input pull-up MOS is on

Note: When the PCR5 specification is 0. (Input port spe

Port 6 input pull-up MOS control

0	Input pull-up MOS is off
1	Input pull-up MOS is on

Note: When the PCR6 specification is 0. (Input port sp

PCR1—Port Control Register 1**H'E4**

Bit	7	6	5	4	3	2	1
	PCR1 ₇	PCR1 ₆	PCR1 ₅	PCR1 ₄	PCR1 ₃	PCR1 ₂	PCR1 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

Port 1 input/output select

0	Input pin
1	Output pin

PCR3—Port Control Register 3**H'E6**

Bit	7	6	5	4	3	2	1
	PCR3 ₇	PCR3 ₆	PCR3 ₅	PCR3 ₄	PCR3 ₃	PCR3 ₂	PCR3 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

Port 3 input/output select

0	Input pin
1	Output pin

0	Input pin
1	Output pin

PCR5—Port Control Register 5

H'E8

Bit	7	6	5	4	3	2	1
	PCR5 ₇	PCR5 ₆	PCR5 ₅	PCR5 ₄	PCR5 ₃	PCR5 ₂	PCR5 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

Port 5 input/output select

0	Input pin
1	Output pin

PCR6—Port Control Register 6

H'E9

Bit	7	6	5	4	3	2	1
	PCR6 ₇	PCR6 ₆	PCR6 ₅	PCR6 ₄	PCR6 ₃	PCR6 ₂	PCR6 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

Port 6 input/output select

0	Input pin
1	Output pin

0	Input pin
1	Output pin

PCR8—Port Control Register 8

H'EB

Bit	7	6	5	4	3	2	1
	PCR8 ₇	PCR8 ₆	PCR8 ₅	PCR8 ₄	PCR8 ₃	PCR8 ₂	PCR8 ₁
Initial value	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W

Port 8 input/output select

0	Input pin
1	Output pin

PCRA—Port Control Register A

H'ED

Bit	7	6	5	4	3	2	1
	—	—	—	—	PCRA ₃	PCRA ₂	PCRA ₁
Initial value	0	0	0	0	0	0	0
Read/Write	—	—	—	—	W	W	W

Port A input/output select

0	Input pin
1	Output pin

Active (medium speed) mode clock selection		
0	0	$\phi_{osc}/16$
	1	$\phi_{osc}/32$
1	0	$\phi_{osc}/64$
	1	$\phi_{osc}/128$

Low speed on flag

0	The CPU operates on the system clock
1	The CPU operates on the subclock

Standby timer select 2 to 0

0	0	0	Wait time = 8,192 states
		1	Wait time = 16,384 states
	1	0	Wait time = 32,768 states
		1	Wait time = 65,536 states
1	0	0	Wait time = 131,072 states
		1	Wait time = 2 states
	1	0	Wait time = 8 states
		1	Wait time = 16 states

Software standby

0	<ul style="list-style-type: none"> When a SLEEP instruction is executed in active mode, a transition is made to sleep mode When a SLEEP instruction is executed in subactive mode, a transition is made to subsleep mode
1	<ul style="list-style-type: none"> When a SLEEP instruction is executed in active mode, a transition is made to standby mode or watch mode When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode

Subactive mode clock select

0	0	$\phi_W/8$
	1	$\phi_W/4$
1	*	$\phi_W/2$

Medium speed on flag

0	Operates in active (high-speed) mode
1	Operates in active (medium-speed) mode

*: Don't

Direct transfer on flag

0	<ul style="list-style-type: none"> When a SLEEP instruction is executed in active mode, a transition is made to standby mode, watch mode, or sleep mode When a SLEEP instruction is executed in subactive mode, a transition is made to watch mode or subsleep mode
1	<ul style="list-style-type: none"> When a SLEEP instruction is executed in active (high-speed) mode, a direct transition is made to active (medium-speed) mode if SSBY = 0, MSON = 1, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1 When a SLEEP instruction is executed in active (medium-speed) mode, a direct transition is made to active (high-speed) mode if SSBY = 0, MSON = 0, and LSON = 0, or to subactive mode if SSBY = 1, TMA3 = 1, and LSON = 1 When a SLEEP instruction is executed in subactive mode, a direct transition is made to active (high-speed) mode if SSBY = 1, TMA3 = 1, LSON = 0, and MSON = 0, or to active (medium-speed) mode if SSBY = 1, TMA3 = 0, LSON = 0, and MSON = 1

Noise elimination sampling frequency select

0	Sampling rate is $\phi_{OSC}/16$
1	Sampling rate is $\phi_{OSC}/4$

IRQ₀ edge select

0	Falling edge of $\overline{\text{IRQ}}_0$ pin input is detected
1	Rising edge of $\overline{\text{IRQ}}_0$ pin input is detected

IRQ₁ edge select

0	Falling edge of $\overline{\text{IRQ}}_1$, TMIC pin input is detected
1	Rising edge of $\overline{\text{IRQ}}_1$, TMIC pin input is detected

IRQ₂ edge select

0	Falling edge of $\overline{\text{IRQ}}_2$ pin input is detected
1	Rising edge of $\overline{\text{IRQ}}_2$ pin input is detected

IRQ₃ edge select

0	Falling edge of $\overline{\text{IRQ}}_3$, TMIF pin input is detected
1	Rising edge of $\overline{\text{IRQ}}_3$, TMIF pin input is detected

IRQ₄ edge select

0	Falling edge of $\overline{\text{IRQ}}_4$ pin and $\overline{\text{ADTRG}}$ pin is detected
1	Rising edge of $\overline{\text{IRQ}}_4$ pin and $\overline{\text{ADTRG}}$ pin is detected

IRQ₄ to IRQ₀ interrupt enable

0	Disables $\overline{\text{IRQ}}_4$ to $\overline{\text{IRQ}}_0$ interrupt requests
1	Enables $\overline{\text{IRQ}}_4$ to $\overline{\text{IRQ}}_0$ interrupt requests

Wakeup interrupt enable

0	Disables $\overline{\text{WKP}}_7$ to $\overline{\text{WKP}}_0$ interrupt requests
1	Enables $\overline{\text{WKP}}_7$ to $\overline{\text{WKP}}_0$ interrupt requests

Timer A interrupt enable

0	Disables timer A interrupt requests
1	Enables timer A interrupt requests

Asynchronous event counter interrupt enable

0	Disables asynchronous event counter interrupt requests
1	Enables asynchronous event counter interrupt requests

Timer C interrupt enable

0	Disables timer C interrupt requests
1	Enables timer C interrupt requests

Timer FL interrupt enable

0	Disables timer FL interrupt requests
1	Enables timer FL interrupt requests

Timer FH interrupt enable

0	Disables timer FH interrupt requests
1	Enables timer FH interrupt requests

Timer G interrupt enable

0	Disables timer G interrupt requests
1	Enables timer G interrupt requests

A/D converter interrupt enable

0	Disables A/D converter interrupt requests
1	Enables A/D converter interrupt requests

Direct transition interrupt enable

0	Disables direct transition interrupt requests
1	Enables direct transition interrupt requests

IRQ4 to IRQ0 interrupt request flags	
0	[Clearing condition] When IRRIn = 1, it is cleared by writing 0
1	[Setting condition] When pin IRQn is designated for interrupt input and the designated signal edge occurs

Timer A interrupt request flag

0	[Clearing condition] When IRRTA = 1, it is cleared by writing 0
1	[Setting condition] When the timer A counter value overflows (from H'FF to H'00)

Note: * Bits 7 and 4 to 0 can only be written with 0, for flag clearing.

Asynchronous event counter interrupt request flag

0	[Clearing condition] When IRREC = 1, it is cleared by writing 0
1	[Setting condition] When the asynchronous event counter value overflows

Timer C interrupt request flag

0	[Clearing condition] When IRRTC = 1, it is cleared by writing 0
1	[Setting condition] When the timer C counter value overflows (from H'FF to H'00) or underflows (from H'00 to H'FF)

Timer FL interrupt request flag

0	[Clearing condition] When IRRTFL = 1, it is cleared by writing 0
1	[Setting condition] When counter FL and output compare register FL match in 8-bit timer mode

Timer FH interrupt request flag

0	[Clearing condition] When IRRTFH = 1, it is cleared by writing 0
1	[Setting condition] When counter FH and output compare register FH match in 8-bit timer mode, or when 16-bit counters FL and FH and output compare registers FL and FH match in 16-bit timer mode

Timer G interrupt request flag

0	[Clearing condition] When IRRTG = 1, it is cleared by writing 0
1	[Setting condition] When the TMIG pin is designated for TMIG input and the designated signal edge is input

A/D converter interrupt request flag

0	[Clearing condition] When IRRAD = 1, it is cleared by writing 0
1	[Setting condition] When the A/D converter completes conversion and ADSF is reset

Direct transition interrupt request flag

0	[Clearing condition] When IRRDT = 1, it is cleared by writing 0
1	[Setting condition] When a SLEEP instruction is executed while DTON is set to 1, and a direct transition is made

Note: * Bits 7, 6 and 4 to 0 can only be written with 0, for flag clearing.

Wakeup interrupt request register

0	[Clearing condition] When IWPFn = 1, it is cleared by writing 0
1	[Setting condition] When pin \overline{WKPN} is designated for wakeup input and a falling edge is input at that pin

Note: * All bits can only be written with 0, for flag clearing.

Timer A module standby mode control

0	Timer A is set to module standby mode
1	Timer A module standby mode is cleared

Timer C module standby mode control

0	Timer C is set to module standby mode
1	Timer C module standby mode is cleared

Timer F module standby mode control

0	Timer F is set to module standby mode
1	Timer F module standby mode is cleared

Timer G interrupt enable

0	Timer G is set to module standby mode
1	Timer G module standby mode is cleared

A/D converter module standby mode control

0	A/D converter is set to module standby mode
1	A/D converter module standby mode is cleared

SCI3-2 module standby mode control

0	SCI3-2 is set to module standby mode
1	SCI3-2 module standby mode is cleared

SCI3-1 module standby mode control

0	SCI3-1 is set to module standby mode
1	SCI3-1 module standby mode is cleared

LCD module standby mode control

0	LCD is set to module standby mode
1	LCD module standby mode is cleared

PWM module standby mode control

0	PWM is set to module standby mode
1	PWM module standby mode is cleared

WDT module standby mode control

0	WDT is set to module standby mode
1	WDT module standby mode is cleared

Asynchronous event counter module standby mode control

0	Asynchronous event counter is set to module standby mode
1	Asynchronous event counter module standby mode is cleared




Figure C.2 (a) Port 3 Block Diagram (Pin $P3_7$ to $P3_6$)




Figure C.2 (b) Port 3 Block Diagram (Pin P3₅)




Figure C.2 (c) Port 3 Block Diagram (Pin P3₄)




Figure C.2 (d) Port 3 Block Diagram (Pin P3₃)




Figure C.2 (e-1) Port 3 Block Diagram (Pin $P3_2$, H8/3827R Group and H8/3827




Figure C.2 (e-2) Port 3 Block Diagram (Pin P3₂ in the Mask ROM Version of the H8/38427 Group and H8/38427 Group)




Figure C.2 (e-3) Port 3 Block Diagram (Pin P3₂ in the F-ZTAT Version of the I/O Group and H8/38427 Group)




Figure C.2 (f-2) Port 3 Block Diagram (Pin P3₁, H8/38327 Group and H8/3842)




Figure C.2 (g) Port 3 Block Diagram (Pin P3₀)




Figure C.3 (a) Port 4 Block Diagram (Pin P4₃)




Figure C.3 (b) Port 4 Block Diagram (Pin P4₂)




Figure C.3 (c) Port 4 Block Diagram (Pin P4₁)




Figure C.3 (d) Port 4 Block Diagram (Pin P4₀)




Figure C.4 Port 5 Block Diagram




Figure C.7 Port 8 Block Diagram




Figure C.8 Port A Block Diagram




Figure C.9 Port B Block Diagram

P3 ₀	impedance* ²			impedance* ¹		
P4 ₃ to P4 ₀	High impedance	Retained	Retained	High impedance	Retained	Functions
P5 ₇ to P5 ₀	High impedance	Retained	Retained	High impedance* ¹	Retained	Functions
P6 ₇ to P6 ₀	High impedance	Retained	Retained	High impedance	Retained	Functions
P7 ₇ to P7 ₀	High impedance	Retained	Retained	High impedance	Retained	Functions
P8 ₇ to P8 ₀	High impedance	Retained	Retained	High impedance	Retained	Functions
PA ₃ to PA ₀	High impedance	Retained	Retained	High impedance	Retained	Functions
PB ₇ to PB ₀	High impedance	High impedance	High impedance	High impedance	High impedance	High impedance

- Notes:
1. High level output when MOS pull-up is in on state.
 2. Reset output from P3₂ pin only (H8/3827R Group and H8/3827S Group).
On-chip pull-up MOS turns on for pin P3₂ only (F-ZTAT Version of the H8/38 and H8/38427 Group).

			HD6433822RW	HD6433822R(***)W	80-pin Q
			HCD6433822R	—	Die
		Wide-range specification products	HD6433822RD	HD6433822R(***)H	80-pin Q
			HD6433822RE	HD6433822R(***)F	80-pin Q
			HD6433822RWI	HD6433822R(***)W	80-pin T
H8/3823R	Mask ROM versions	Regular products	HD6433823RH	HD6433823R(***)H	80-pin Q
			HD6433823RF	HD6433823R(***)F	80-pin Q
			HD6433823RW	HD6433823R(***)W	80-pin T
			HCD6433823R	—	Die
		Wide-range specification products	HD6433823RD	HD6433823R(***)H	80-pin Q
			HD6433823RE	HD6433823R(***)F	80-pin Q
			HD6433823RWI	HD6433823R(***)W	80-pin T
H8/3824R	Mask ROM versions	Regular products	HD6433824RH	HD6433824R(***)H	80-pin Q
			HD6433824RF	HD6433824R(***)F	80-pin Q
			HD6433824RW	HD6433824R(***)W	80-pin T
			HCD6433824R	—	Die
		Wide-range specification products	HD6433824RD	HD6433824R(***)H	80-pin Q
			HD6433824RE	HD6433824R(***)F	80-pin Q
			HD6433824RWI	HD6433824R(***)W	80-pin T
H8/3825R	Mask ROM versions	Regular products	HD6433825RH	HD6433825R(***)H	80-pin Q
			HD6433825RF	HD6433825R(***)F	80-pin Q
			HD6433825RW	HD6433825R(***)W	80-pin T
			HCD6433825R	—	Die
		Wide-range specification products	HD6433825RD	HD6433825R(***)H	80-pin Q
			HD6433825RE	HD6433825R(***)F	80-pin Q
			HD6433825RWI	HD6433825R(***)W	80-pin T

H8/3827R	Mask ROM versions	Regular products	HD6433827RH	HD6433827R(***)H	80-pin QF	
			HD6433827RF	HD6433827R(***)F	80-pin QF	
			HD6433827RW	HD6433827R(***)W	80-pin TQ	
			HCD6433827R	—	Die	
	Wide-range specification products	HD6433827RD	HD6433827R(***)H	80-pin QF		
		HD6433827RE	HD6433827R(***)F	80-pin QF		
		HD6433827RWI	HD6433827R(***)W	80-pin TQ		
	ZTAT versions	Regular products	HD6473827RH	HD6473827RH	80-pin QF	
			HD6473827RF	HD6473827RF	80-pin QF	
			HD6473827RW	HD6473827RW	80-pin TQ	
		Wide-range specification products	HD6473827RD	HD6473827RH	80-pin QF	
			HD6473827RE	HD6473827RF	80-pin QF	
HD6473827RWI			HD6473827RW	80-pin TQ		
H8/3827S Group	H8/3824S	Mask ROM versions	Regular products	HD6433824SH	HD6433824S(***)H	80-pin QF
				HD6433824SW	HD6433824S(***)W	80-pin TQ
				HCD6433824S	—	Die
			Wide-range specification products	HD6433824SD	HD6433824S(***)H	80-pin QF
				HD6433824SWI	HD6433824S(***)W	80-pin TQ
				H8/3825S	Mask ROM versions	Regular products
	HD6433825SW	HD6433825S(***)W	80-pin TQ			
	HCD6433825S	—	Die			
	Wide-range specification products	HD6433825SD	HD6433825S(***)H			80-pin QF
		HD6433825SWI	HD6433825S(***)W			80-pin TQ

		ROM versions		HD6433827SW	HD6433827S(***)W	80-pin T
				HCD6433827S	—	Die
			Wide-range specification products	HD6433827SD	HD6433827S(***)H	80-pin Q
				HD6433827SWI	HD6433827S(***)W	80-pin T
H8/38327 Group	H8/38322	Mask ROM versions	Regular products	HD64338322H	38322H	80-pin Q
				HD64338322W	38322W	80-pin T
				HCD64338322	—	Die
		Wide-range specification products	HD64338322HW	38322H	80-pin Q	
			HD64338322WW	38322W	80-pin T	
		H8/38323	Mask ROM versions	Regular products	HD64338323H	38323H
				HD64338323W	38323W	80-pin T
				HCD64338323	—	Die
	Wide-range specification products		HD64338323HW	38323H	80-pin Q	
			HD64338323WW	38323W	80-pin T	
	H8/38324		Mask ROM versions	Regular products	HD64338324H	38324H
				HD64338324W	38324W	80-pin T
		HCD64338324		—	Die	
Wide-range specification products		HD64338324HW		38324H	80-pin Q	
		HD64338324WW		38324W	80-pin T	
F-ZTAT versions		Regular products		HD64F38324H	F38324H	80-pin Q
			HD64F38324W	F38324W	80-pin T	
		Wide-range specification products	HD64F38324HW	F38324H	80-pin Q	
				HD64F38324WW	F38324W	80-pin T

		ROM versions	products	HD64338326W	38326W	80-pin TQ	
				HCD64338326	—	Die	
			Wide-range specification products	HD64338326HW	38326H	80-pin QF	
				HD64338326WW	38326W	80-pin TQ	
H8/38327	Mask ROM versions	Regular products		HD64338327H	38327H	80-pin QF	
				HD64338327W	38327W	80-pin TQ	
				HCD64338327	—	Die	
		Wide-range specification products	HD64338327HW	38327H	80-pin QF		
			HD64338327WW	38327W	80-pin TQ		
	F-ZTAT versions	Regular products		HD64F38327H	F38327H	80-pin QF	
				HD64F38327W	F38327W	80-pin TQ	
				HCD64F38327	—	Die	
		Wide-range specification products	HD64F38327HW	F38327H	80-pin QF		
			HD64F38327WW	F38327W	80-pin TQ		
H8/38427 Group	H8/38422	Mask ROM versions	Regular products	HD64338422H	38422H	80-pin QF	
				HD64338422W	38422W	80-pin TQ	
				HCD64338422	—	Die	
			Wide-range specification products	HD64338422HW	38422H	80-pin QF	
				HD64338422WW	38422W	80-pin TQ	
	H8/38423	Mask ROM versions	Regular products		HD64338423H	38423H	80-pin QF
					HD64338423W	38423W	80-pin TQ
					HCD64338423	—	Die
			Wide-range specification products	HD64338423HW	38423H	80-pin QF	
				HD64338423WW	38423W	80-pin TQ	

			Wide-range specification products	HD64F38424HW	F38424H	80-pin Q
				HD64F38424WW	F38424W	80-pin T
H8/38425	Mask ROM versions	Regular products		HD64338425H	38425H	80-pin Q
				HD64338425W	38425W	80-pin T
				HCD64338425	—	Die
			Wide-range specification products	HD64338425HW	38425H	80-pin Q
				HD64338425WW	38425W	80-pin T
H8/38426	Mask ROM versions	Regular products		HD64338426H	38426H	80-pin Q
				HD64338426W	38426W	80-pin T
				HCD64338426	—	Die
			Wide-range specification products	HD64338426HW	38426H	80-pin Q
				HD64338426WW	38426W	80-pin T
H8/38427	Mask ROM versions	Regular products		HD64338427H	38427H	80-pin Q
				HD64338427W	38427W	80-pin T
				HCD64338427	—	Die
			Wide-range specification products	HD64338427HW	38427H	80-pin Q
				HD64338427WW	38427W	80-pin T
	F-ZTAT versions	Regular products		HD64F38427H	F38427H	80-pin Q
				HD64F38427W	F38427W	80-pin T
				HCD64F38427	—	Die
			Wide-range specification products	HD64F38427HW	F38427H	80-pin Q
				HD64F38427WW	F38427W	80-pin T

Note: For mask ROM versions, (***) is the ROM code.




Figure F.1 FP-80A Package Dimensions




Figure F.2 FP-80B Package Dimensions




Figure F.3 TFP-80C Package Dimensions




Figure G.1 Chip Sectional Figure

The specifications of the chip form of the HCD6433827S, HCD6433826S, HCD6433825S, HCD6433824S are shown in figure G.2.




Figure G.2 Chip Sectional Figure




Figure G.3 Chip Sectional Figure

The specifications of the chip form of the H8/38327 Group (mask ROM version) and H8/38327 Group (mask ROM version) are shown in figure G.4.




Figure G.4 Chip Sectional Figure




Figure H.1 Bonding Pad Form




Figure H.2 Bonding Pad Form




Figure H.3 Bonding Pad Form




Figure I.1 Specifications of Chip Tray





Figure I.2 Specifications of Chip Tray







Figure I.3 Specifications of Chip Tray



Cross-sectional view: X to X'

(Unit: mm)

Figure I.4 Specifications of Chip Tray

**Renesas 8-Bit Single-Chip Microcomputer
Hardware Manual
H8/3827R Group, H8/3827S Group, H8/38327 Group,
H8/38427 Group**

Publication Date: 1st Edition, September, 1999

Rev.6.00, August 04, 2006

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

©2006. Renesas Technology Corp., All rights reserved. Printed in Japan.



RENESAS SALES OFFICES

<http://www.renesas.com/en/network>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan
Tel: <603> 7955-9390, Fax: <603> 7955-9510



H8/3827R Group, H8/3827S Group,
H8/38327 Group, H8/38427 Group
Hardware Manual



Renesas Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0144-0600

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Microprocessors - MPU category](#):

Click to view products by [Renesas manufacturer](#):

Other Similar products are found below :

[MC68302EH20C](#) [MC7457RX1000LC](#) [MC7457RX1267LC](#) [MC7457VG1267LC](#) [A2C00010998 A](#) [A2C52004004](#) [R5F117BCGNA#20](#)
[R5F52106BDLA#U0](#) [R5S72690W266BG#U0](#) [ADJ3400IAA5DOE](#) [MPC8245TVV266D](#) [MPC8245TZU300D](#) [MPC8260ACVVMHBB](#)
[MPC8323ECVRAFDCA](#) [MPC8323VRADDC](#) [MPC8536ECVJAVLA](#) [BOXNUC5PGYH0AJ](#) [20-668-0024](#) [P1010NSN5DFB](#)
[P2010NSN2MHC](#) [P2020NXE2HHC](#) [P5020NSE7QMB](#) [P5020NSE7TNB](#) [P5020NSE7VNB](#) [LS1020ASN7KQB](#) [LS1020AXN7HNB](#)
[LS1020AXN7KQB](#) [A2C00010729 A](#) [A2C00039344](#) [T1022NSE7MQB](#) [T1022NXN7PQB](#) [T1023NSE7MQA](#) [T1024NXE7PQA](#)
[T1042NSE7MQB](#) [T1042NSN7MQB](#) [T1042NXN7WQB](#) [T2080NSE8TTB](#) [T2080NSN8PTB](#) [T2080NXE8TTB](#) [T2081NXN8TTB](#)
[R5F101AFASP#V0](#) [MC68302CEH20C](#) [TS68040MF33A](#) [MPC8260ACVVMIBB](#) [MPC8280CZUUPEA](#) [MPC8313ECVRAFFC](#)
[MPC8313ECVRAGDC](#) [MPC8313EVRADDC](#) [MPC8313EVRAFFC](#) [MPC8313VRADDC](#)