Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



H8SX/1638 Group, H8SX/1638L Group

Hardware Manual

Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series

H8SX/1638 R5F61638 H8SX/1634 R5F61634 H8SX/1632 R5F61632 H8SX/1638L R5F61638L H8SX/1634L R5F61634L H8SX/1632L R5F61632L

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Rev. 2.00 Sep. 10, 2008 Page ii of xxviii



document, please confirm the latest product information with a Renesas sales office. Also, please pa and careful attention to additional and different information to be disclosed by Renesas such as that through our website. (http://www.renesas.com) 5. Renesas has used reasonable care in compiling the information included in this document, but Rene

assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the in-

characteristics, installation and other product characteristics. Renesas shall have no liability for malfu

10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have s characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design hardware and software including but not limited to redundancy, fire control and malfunction prevention appropriate treatment for aging degradation or any other applicable measures. Among others, since evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final pro

11. In case Renesas products listed in this document are detached from the products to which the Renes products are attached or affixed, the risk of accident such as swallowing by infants and small children high. You should implement safety measures so that Renesas products may not be easily detached

6. When using or otherwise relying on the information in this document, you should evaluate the information in this document, you should evaluate the information in this document. light of the total system before deciding about the applicability of such information to the intended applicability of such information to the information to the intended applicability of such information to the inf Renesas makes no representations, warranties or quaranties regarding the suitability of its products particular application and specifically disclaims any liability arising out of the application and use of the

information in this document or Renesas products. 7. With the exception of products specified by Renesas as suitable for automobile applications. Renesa products are not designed, manufactured or tested for applications or otherwise in systems the failure malfunction of which may cause a direct threat to human life or create a risk of human injury or which

included in this document.

- especially high quality and reliability such as safety systems, or equipment or systems for transportat traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea comi transmission. If you are considering the use of our products for such purposes, please contact a Ren sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes lis (1) artificial life support devices or systems (2) surgical implantations (3) healthcare intervention (e.g., excision, administration of medication, etc.)
- (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchas

damages arising out of the use of Renesas products beyond such specified ranges.

products. Renesas shall have no liability for damages arising out of such detachment.

elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Technology Corp., its affiliated companies and their officers, directors, and employees against any ar damages arising out of such applications. You should use the products described herein within the range specified by Renesas, especially with to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation

12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior w approval from Renesas. 13. Please contact a Renesas sales office if you have any questions regarding the information contained document, Renesas semiconductor products, or if you have any other inquiries.

system manufactured by you.



Rev. 2.00 Sep. 10, 2008 Pa

vicinity of LSI, all associated shoot-through current nows internally, and mailunct due to the false recognition of the pin state as an input signal become possible. pins should be handled as described under Handling of Unused Pins in the manu 2. Processing at Power-on

- The state of the product is undefined at the moment when power is supplied.
 - The states of internal circuits in the LSI are indeterminate and the states of regist
 - settings and pins are undefined at the moment when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the of pins are not guaranteed from the moment when power is supplied until the res
 - process is completed. In a similar way, the states of pins in a product that is reset by an on-chip powerfunction are not guaranteed from the moment when power is supplied until the po
 - reaches the level at which resetting has been specified. Prohibition of Access to Reserved Addresses Access to reserved addresses is prohibited.
 - The reserved addresses are provided for the possible future expansion of function not access these addresses; the correct operation of LSI is not guaranteed if the accessed. 4. Clock Signals
 - signal has stabilized.
 - After applying a reset, only release the reset line after the operating clock signal has stable. When switching the clock signal during program execution, wait until the targ — When the clock signal is generated with an external resonator (or from an extern
 - oscillator) during a reset, ensure that the reset line is only released after full stab the clock signal. Moreover, when switching to a clock signal produced with an ex
 - resonator (or by an external oscillator) while program execution is in progress, we the target clock signal is stable. 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different part num differ because of the differences in internal memory capacity and layout pattern.
- each of the products.



changing to products of different part numbers, implement a system-evaluation to

RENESAS

Rev. 2.00 Sep. 10, 2008 Page iv of xxviii

When designing an application system that includes this LSI, take all points to note account. Points to note are given in their contexts and at the final part of each sect in the section giving usage notes.


The list of revisions is a summary of major points of revision or addition for earlier It does not cover all revised items. For details on the revised points, see the actual in the manual.

The following documents have been prepared for the H8SX/1638, H8SX/1638L Grousing any of the documents, please visit our web site to verify that you have the most date available version of the document.

Document Type	Contents	Document Title	Docu
Data Sheet	Overview of hardware and electrical characteristics	_	
Hardware Manual	Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, and timing charts) and descriptions of operation	H8SX/1638, H8SX/1638L Group Hardware Manual	This r
Software Manual	Detailed descriptions of the CPU and instruction set	H8SX Family Software Manual	REJ0
Application Note	Examples of applications and sample programs	The latest versions are available web site.	ailable f
Renesas Technical Update	Preliminary report on the specifications of a product, document, etc.	_	



Rev. 2.00 Sep. 10, 2008 Pa



Binary numbers are given as B'nnnn (B' may be omitted if the number is obviously binary).

Rev. 2.00 Sep. 10, 2008 Page vi of xxviii



Bit	Bit Name	Initial Value R/	R/W Description
15	-	ф R	Reserved These bits are always read as 0.
13 to 1	1 ASID2 to ASID0	All O R/	W Address Identifier These bits enable or disable the pin function.
10	-	0 R	Reserved This bit is always read as 0.
9	-	1 R	R Reserved This bit is always read as 1.
	-	0	
	he bit names an nanual.	nd sentences in th	he above figure are examples, and have nothing to do with the cor

(1) Bit

Indicates the bit number or numbers.

In the case of a 32-bit register, the bits are arranged in order from 31 to 0. In the case

of a 16-bit register, the bits are arranged in order from 15 to 0.

Indicates the name of the bit or bit field.

When the number of bits has to be clearly indicated in the field, appropriate notation is included (e.g., ASID[3:0]). A reserved bit is indicated by "-".

Certain kinds of bits, such as those of timer counters, are not assigned bit names. In such

cases, the entry under Bit Name is blank.

Indicates the value of each bit immediately after a power-on reset, i.e., the initial value.

0: The initial value is 0 1: The initial value is 1

-: The initial value is undefined

(4) R/W For each bit and bit field, this entry indicates whether the bit or field is readable or writable

or both writing to and reading from the bit or field are impossible. The notation is as follows:

R/W: The bit or field is readable and writable.

R/(W): The bit or field is readable and writable.

However, writing is only performed to flag clearing.

The bit or field is readable.

"R" is indicated for all reserved bits. When writing to the register, write

the value under Initial Value in the bit chart to reserved bits or fields. The bit or field is writable.

W: (5) Description

Describes the function of the bit or field and specifies the values for writing.

RENESAS

Rev. 2.00 Sep. 10, 2008 Pag

TMR	8-bit timer	
TPU	16-bit timer pulse unit	
WDT	Watchdog timer	
. A h h	intions otherwhen these listed shows	

Serial communication interface

Abbreviations other than those listed above

Description

SCI

Abbreviation

VCO

ACIA	Asynchronous communication interface adapter
bps	Bits per second
CRC	Cyclic redundancy check
DMA	Direct memory access
DMAC	Direct memory access controller
GSM	Global System for Mobile Communications
Hi-Z	High impedance
IEBus	Inter Equipment Bus (IEBus is a trademark of NEC Electronics Corp
I/O	Input/output
IrDA	Infrared Data Association
LSB	Least significant bit
MSB	Most significant bit
NC	No connection
PLL	Phase-locked loop
PWM	Pulse width modulation
SFR	Special function register
SIM	Subscriber Identity Module
UART	Universal asynchronous receiver/transmitter

All trademarks and registered trademarks are the property of their respective owners.

Rev. 2.00 Sep. 10, 2008 Page viii of xxviii

Voltage-controlled oscillator



		8
	1.4.2	Correspondence between Pin Configuration and Operating Modes
	1.4.3	Pin Functions
Secti	ion 2 C	CPU
2.1	Feature	PS
2.2	CPU O	perating Modes
	2.2.1	Normal Mode
	2.2.2	Middle Mode
	2.2.3	Advanced Mode
	2.2.4	Maximum Mode
2.3	Instruct	tion Fetch
2.4	Addres	s Space
2.5		ers
	2.5.1	General Registers
	2.5.2	Program Counter (PC)
	2.5.3	Condition-Code Register (CCR)
	2.5.4	Extended Control Register (EXR)
	2.5.5	Vector Base Register (VBR)
	2.5.6	Short Address Base Register (SBR)
	2.5.7	Multiply-Accumulate Register (MAC)
	2.5.8	Initial Values of CPU Registers
2.6	Data Fo	ormats
	2.6.1	General Register Data Formats
	2.6.2	Memory Data Formats
2.7	Instruct	tion Set
	2.7.1	Instructions and Addressing Modes

1.4.1

2.7.2

2.7.3



Table of Instructions Classified by Function

Basic Instruction Formats

Rev. 2.00 Sep. 10, 2008 Pa

	2.8.12	Effective Address Calculation
	2.8.13	MOVA Instruction
2.9	Process	ing States
Secti	ion 3 M	ICU Operating Modes
3.1		ng Mode Selection
3.2	Register	r Descriptions
	3.2.1	Mode Control Register (MDCR)
	3.2.2	System Control Register (SYSCR)
3.3	Operation	ng Mode Descriptions
	3.3.1	Mode 1
	3.3.2	Mode 2
	3.3.3	Mode 3
	3.3.4	Mode 4
	3.3.5	Mode 5
	3.3.6	Mode 6
	3.3.7	Mode 7
	3.3.8	Pin Functions
3.4	Address	s Map
	3.4.1	Address Map
Secti	ion 4 R	esets
4.1		f Resets
	T	utput Pin

Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

Memory Indirect—@@aa:8.... Extended Memory Indirect—@@vec:7....

Program-Counter Relative with Index Register—@(RnL.B, PC), @(Rn.W, PC), or @(ERn.L, PC).....

2.8.8

2.8.9

2.8.10

2.8.11

	5.2.1	Voltage Detection Control Register (LVDCR)
	5.2.2	Reset Status Register (RSTSR)
5.3	Voltage	e Detection Circuit
	5.3.1	Voltage Monitoring Reset
	5.3.2	Voltage Monitoring Interrupt
	5.3.3	Release from Deep Software Standby Mode by the Voltage-Detectio
		Circuit
	5.3.4	Voltage Monitor
Sect	ion 6 E	Exception Handling
6.1	Except	ion Handling Types and Priority
6.2	Except	ion Sources and Exception Handling Vector Table
6.3	Reset	
	6.3.1	Reset Exception Handling
	6.3.2	Interrupts after Reset
	6.3.3	On-Chip Peripheral Functions after Reset Release
6.4	Traces.	
6.5	Addres	s Error
	6.5.1	Address Error Source
	6.5.2	Address Error Exception Handling
6.6	Interruj	pts
	6.6.1	Interrupt Sources
	6.6.2	Interrupt Exception Handling
6.7	Instruc	tion Exception Handling
	6.7.1	Trap Instruction
	6.7.2	Sleep Instruction Exception Handling

Features....

Register Descriptions

5.1

5.2

6.7.3



Exception Handling by Illegal Instruction.....

Rev. 2.00 Sep. 10, 2008 Page

	7.3.7	Software Standby Release IRQ Enable Register (SSIER)
7.4	Interru	ot Sources
	7.4.1	External Interrupts
	7.4.2	Internal Interrupts
7.5	Interru	ot Exception Handling Vector Table
7.6	Interru	ot Control Modes and Interrupt Operation
	7.6.1	Interrupt Control Mode 0
	7.6.2	Interrupt Control Mode 2
	7.6.3	Interrupt Exception Handling Sequence
	7.6.4	Interrupt Response Times
	7.6.5	DTC and DMAC Activation by Interrupt
7.7	CPU Pi	riority Control Function Over DTC and DMAC
7.8	Usage 1	Notes
	7.8.1	Conflict between Interrupt Generation and Disabling
	7.8.2	Instructions that Disable Interrupts
	7.8.3	Times when Interrupts are Disabled
	7.8.4	Interrupts during Execution of EEPMOV Instruction
	7.8.5	Interrupts during Execution of MOVMD and MOVSD Instructions
	7.8.6	Interrupts of Peripheral Modules
Sect	tion 8 U	Jser Break Controller (UBC)
8.1		S
8.2	Block I	Diagram
8.3	Registe	r Descriptions
	8.3.1	Break Address Register n (BARA, BARB, BARC, BARD)
	8.3.2	Break Address Mask Register n (BAMRA, BAMRB, BAMRC, BAMR
Rev. 2	2.00 Sep. ⁻	10, 2008 Page xii of xxviii
		RENESAS

IRQ Enable Register (IER).....

IRQ Sense Control Registers H and L (ISCRH, ISCRL).....

IRQ Status Register (ISR).....

7.3.4

7.3.5

7.3.6

	0.0.4	P. 10. 1 Till C. 1 P. 1 (P.D.)
	9.2.4	Read Strobe Timing Control Register (RDNCR)
	9.2.5	CS Assertion Period Control Registers (CSACR)
	9.2.6	Idle Control Register (IDLCR)
	9.2.7	Bus Control Register 1 (BCR1)
	9.2.8	Bus Control Register 2 (BCR2)
	9.2.9	Endian Control Register (ENDIANCR)
	9.2.10	SRAM Mode Control Register (SRAMCR)
	9.2.11	Burst ROM Interface Control Register (BROMCR)
	9.2.12	Address/Data Multiplexed I/O Control Register (MPXCR)
9.	.3 Bus Cor	nfiguration
9.	.4 Multi-C	lock Function and Number of Access Cycles
9.	.5 External	Bus
	9.5.1	Input/Output Pins
	9.5.2	Area Division
	9.5.3	Chip Select Signals
	9.5.4	External Bus Interface
	9.5.5	Area and External Bus Interface
	9.5.6	Endian and Data Alignment
9.	.6 Basic Br	us Interface
	9.6.1	Data Bus
	9.6.2	I/O Pins Used for Basic Bus Interface
	9.6.3	Basic Timing
	9.6.4	Wait Control
	9.6.5	Read Strobe (RD) Timing
	9.6.6	Extension of Chip Select (CS) Assertion Period
	9.6.7	DACK Signal Output Timing
9.	.7 Byte Co	ntrol SRAM Interface
	,	
		Pay 2.00 Can 10 0000 Pag
		Rev. 2.00 Sep. 10, 2008 Pag

Access State Control Register (ASTCR)

Wait Control Registers A and B (WTCRA, WTCRB)

9.2.2

9.2.3

	9.9.3	Data Bus
	9.9.4	I/O Pins Used for Address/Data Multiplexed I/O Interface
	9.9.5	Basic Timing
	9.9.6	Address Cycle Control
	9.9.7	Wait Control
	9.9.8	Read Strobe (RD) Timing
	9.9.9	Extension of Chip Select (CS) Assertion Period
	9.9.10	DACK Signal Output Timing
9.10	Idle Cyc	cle
	9.10.1	Operation
	9.10.2	Pin States in Idle Cycle
9.11	Bus Rel	ease
	9.11.1	Operation
	9.11.2	Pin States in External Bus Released State
	9.11.3	Transition Timing
9.12	Internal	Bus
	9.12.1	Access to Internal Address Space
9.13	Write D	ata Buffer Function
	9.13.1	Write Data Buffer Function for External Data Bus
	9.13.2	Write Data Buffer Function for Peripheral Modules
	D A .1	pitration

I/O Pins Used for Burst ROM Interface.....

Basic Timing.....

Wait Control

Read Strobe (\overline{RD}) Timing Extension of Chip Select (CS) Assertion Period.....

Address/Data Multiplexed I/O Space Setting

Address/Data Multiplex

Address/Data Multiplexed I/O Interface.....

RENESAS

9.8.3

9.8.4

9.8.5

9.8.6

9.8.7

9.9.1 9.9.2

003

9.9

	10.3.6	DMA Mode Control Register (DMDR)
	10.3.7	DMA Address Control Register (DACR)
	10.3.8	DMA Module Request Select Register (DMRSR)
10.	.4 Transfe	r Modes
10.	.5 Operati	ons
	10.5.1	Address Modes
	10.5.2	Transfer Modes
	10.5.3	Activation Sources
	10.5.4	Bus Access Modes
	10.5.5	Extended Repeat Area Function
	10.5.6	Address Update Function using Offset
	10.5.7	Register during DMA Transfer
	10.5.8	Priority of Channels
	10.5.9	DMA Basic Bus Cycle
	10.5.10	Bus Cycles in Dual Address Mode
	10.5.11	Bus Cycles in Single Address Mode
10.	.6 DMA T	ransfer End
10.	.7 Relation	nship among DMAC and Other Bus Masters
	10.7.1	CPU Priority Control Function Over DMAC
	10.7.2	Bus Arbitration among DMAC and Other Bus Masters
10.	.8 Interrup	ot Sources
10.	-	Notes
Se	ection 11	Data Transfer Controller (DTC)
11.		S
11.	.2 Registe	r Descriptions
	C	
		Rev. 2.00 Sep. 10, 2008 Pa
		RENESAS
		- (

DMA Offset Register (DOFR)......

DMA Transfer Count Register (DTCR)

DMA Block Size Register (DBSR)

10.3.3

10.3.4

10.3.5

Repeat Transfer Mode Block Transfer Mode Chain Transfer Operation Timing Number of DTC Execution Cycles DTC Bus Release Timing DTC Priority Level Control to the CPU vation by Interrupt. of Use of the DTC Normal Transfer Mode Chain Transfer Chain Transfer when Counter = 0. Sources Module Stop State Setting
Chain Transfer Operation Timing Number of DTC Execution Cycles DTC Bus Release Timing DTC Priority Level Control to the CPU vation by Interrupt of Use of the DTC Normal Transfer Mode Chain Transfer Chain Transfer when Counter = 0.
Operation Timing
Number of DTC Execution Cycles DTC Bus Release Timing DTC Priority Level Control to the CPU vation by Interrupt
DTC Bus Release Timing
DTC Priority Level Control to the CPU vation by Interrupt
DTC Priority Level Control to the CPU vation by Interrupt
of Use of the DTC
Normal Transfer Mode
Chain Transfer
Chain Transfer when Counter = 0
Sourceses
res
Module Stop State Setting
On-Chip RAM
DMAC Transfer End Interrupt
DTCE Bit Setting
Chain Transfer
Transfer Information Start Address, Source Address, and Destination
Address
Transfer Information Modification
Endian Format
Points for Caution when Overwriting DTCER

11.5

11.5.1

11.5.2 11.5.3

Operation

Transfer Information Writeback Skip Function.....

	12.2.7	Port B
	12.2.8	Port D
	12.2.9	Port E
	12.2.10	Port F
	12.2.11	Port H
	12.2.12	Port I
	12.2.13	Port J
	12.2.14	Port K
12.3	Port Fund	ction Controller
	12.3.1	Port Function Control Register 0 (PFCR0)
	12.3.2	Port Function Control Register 1 (PFCR1)
	12.3.3	Port Function Control Register 2 (PFCR2)
	12.3.4	Port Function Control Register 4 (PFCR4)
	12.3.5	Port Function Control Register 6 (PFCR6)
	12.3.6	Port Function Control Register 7 (PFCR7)
	12.3.7	Port Function Control Register 9 (PFCR9)
	12.3.8	Port Function Control Register A (PFCRA)
	12.3.9	Port Function Control Register B (PFCRB)
	12.3.10	Port Function Control Register C (PFCRC)
	12.3.11	Port Function Control Register D (PFCRD)
12.4	Usage No	otes
	12.4.1	Notes on Input Buffer Control Register (ICR) Setting
	12.4.2	Notes on Port Function Control Register (PFCR) Settings
		Rev. 2.00 Sep. 10, 2008 Page
		RENESAS
		`

Port 2

Port 3.....

Port 5.....

Port 6.....

Port A.....

12.2.2

12.2.3

12.2.4

12.2.5

12.2.6

	13.4.3	Buffer Operation
	13.4.4	Cascaded Operation
	13.4.5	PWM Modes
	13.4.6	Phase Counting Mode
13.5	Interrupt	Sources
13.6	DTC Act	ivation
13.7	DMAC A	activation
13.8	A/D Con	verter Activation
13.9	Operation	ı Timing
	13.9.1	Input/Output Timing
	13.9.2	Interrupt Signal Timing
13.10	Usage No	otes
	13.10.1	Module Stop Function Setting
	13.10.2	Input Clock Restrictions
	13.10.3	Caution on Cycle Setting
	13.10.4	Conflict between TCNT Write and Clear Operations
	13.10.5	Conflict between TCNT Write and Increment Operations
	13.10.6	Conflict between TGR Write and Compare Match
	13.10.7	Conflict between Buffer Register Write and Compare Match
	13.10.8	Conflict between TGR Read and Input Capture
	13.10.9	Conflict between TGR Write and Input Capture
		Conflict between Buffer Register Write and Input Capture
		Conflict between Overflow/Underflow and Counter Clearing
	13.10.12	Conflict between TCNT Write and Overflow/Underflow



Timer Start Register (TSTR)

Timer Synchronous Register (TSYR).....

Operation

13.3.813.3.9

13.4.1

13.4.2

13.4

14.4.1	Output Timing
14.4.2	Sample Setup Procedure for Normal Pulse Output
14.4.3	Example of Normal Pulse Output (Example of 5-Phase Pulse Output)
14.4.4	Non-Overlapping Pulse Output
14.4.5	Sample Setup Procedure for Non-Overlapping Pulse Output
14.4.6	Example of Non-Overlapping Pulse Output
	(Example of 4-Phase Complementary Non-Overlapping Pulse Output)
14.4.7	Inverted Pulse Output
14.4.8	Pulse Output Triggered by Input Capture
Usage N	Notes
14.5.1	Module Stop State Setting
14.5.2	Operation of Pulse Output Pins
14.5.3	TPU Setting when PPG1 is in Use
Features	8-Bit Timers (TMR) sutput Pins
Register	Descriptions
15.3.1	Timer Counter (TCNT)
15.3.2	Time Constant Register A (TCORA)
15.3.3	Time Constant Register B (TCORB)
15.3.4	Timer Control Register (TCR)
15.3.5	Timer Counter Control Register (TCCR)
15.3.6	Timer Control/Status Register (TCSR)
Operation	on
15 / 1	Dulca Output
15.4.1	Pulse Output
	14.4.3 14.4.4 14.4.5 14.4.6 14.4.7 14.4.8 Usage N 14.5.1 14.5.2 14.5.3 on 15 S Features Input/O Register 15.3.1 15.3.2 15.3.3 15.3.4 15.3.5 15.3.6

PPG Output Control Register (PCR)

PPG Output Mode Register (PMR)

Operation

14.3.4

14.3.5

14.4

15.8	Usage N	otes
	15.8.1	Notes on Setting Cycle
	15.8.2	Conflict between TCNT Write and Counter Clear
	15.8.3	Conflict between TCNT Write and Increment
	15.8.4	Conflict between TCOR Write and Compare Match
	15.8.5	Conflict between Compare Matches A and B
	15.8.6	Switching of Internal Clocks and TCNT Operation
	15.8.7	Mode Setting with Cascaded Connection
	15.8.8	Module Stop State Setting
	15.8.9	Interrupts in Module Stop State
Secti 16.1		Watchdog Timer (WDT)
16.2		
1.0	Input/Ou	
16.3	_	ıtput Pin
16.3	_	Descriptions
16.3	Register	Descriptions
16.3	Register 16.3.1	Descriptions
16.3	Register 16.3.1 16.3.2 16.3.3	Descriptions Timer Counter (TCNT) Timer Control/Status Register (TCSR) Reset Control/Status Register (RSTCSR)
	Register 16.3.1 16.3.2 16.3.3	Descriptions

Interrupt Source.....

Usage Notes.....

RENESAS

Notes on Register Access

Conflict between Timer Counter (TCNT) Write and Increment.....

Changing Values of Bits CKS2 to CKS0.....

Interrupt Sources.....

15.7

16.5

16.6

16.6.1

16.6.2

16.6.3

Rev. 2.00 Sep. 10, 2008 Page xx of xxviii

15.7.1

15.7.2

	17.3.4	Transmit Shift Register (TSR)
	17.3.5	Serial Mode Register (SMR)
	17.3.6	Serial Control Register (SCR)
	17.3.7	Serial Status Register (SSR)
	17.3.8	Smart Card Mode Register (SCMR)
	17.3.9	Bit Rate Register (BRR)
	17.3.10	Serial Extended Mode Register (SEMR_2)
	17.3.11	Serial Extended Mode Register 5 and 6 (SEMR_5 and SEMR_6)
	17.3.12	IrDA Control Register (IrCR)
17.4	Operatio	n in Asynchronous Mode
	17.4.1	Data Transfer Format
	17.4.2	Receive Data Sampling Timing and Reception Margin in Asynchronou
		Mode
	17.4.3	Clock
	17.4.4	SCI Initialization (Asynchronous Mode)
	17.4.5	Serial Data Transmission (Asynchronous Mode)
	17.4.6	Serial Data Reception (Asynchronous Mode)
17.5	Multipro	cessor Communication Function
	17.5.1	Multiprocessor Serial Data Transmission
	17.5.2	Multiprocessor Serial Data Reception
17.6	Operatio	n in Clock Synchronous Mode
	17.6.1	Clock
	17.6.2	SCI Initialization (Clock Synchronous Mode)
	17.6.3	Serial Data Transmission (Clock Synchronous Mode)
	17.6.4	Serial Data Reception (Clock Synchronous Mode)
	17.6.5	Simultaneous Serial Data Transmission and Reception
		(Clock Synchronous Mode)
17.7	Operatio	n in Smart Card Interface Mode
		Rev. 2.00 Sep. 10, 2008 Pag
		RENESAS

Transmit Data Register (TDR).....

17.3.3

		1		
17.10	Usage N	otes		
	17.10.1	Module Stop State Setting		
	17.10.2	Break Detection and Processing		
	17.10.3	Mark State and Break Detection		
	17.10.4	Receive Error Flags and Transmit Operations		
		(Clock Synchronous Mode Only)		
	17.10.5	Relation between Writing to TDR and TDRE Flag		
	17.10.6	Restrictions on Using DTC or DMAC		
	17.10.7	SCI Operations during Power-Down State		
17.11	CRC Op	eration Circuit		
	17.11.1	Features		
	17.11.2	Register Descriptions		
	17.11.3	CRC Operation Circuit Operation		
	17.11.4	Note on CRC Operation Circuit		
Secti	on 18 I	² C Bus Interface 2 (IIC2)		
18.1	Features	eatures		
18.2	Input/Ou	ıtput Pins		
18.3	Register	Descriptions		
	18.3.1	I ² C Bus Control Register A (ICCRA)		
	18.3.2	I ² C Bus Control Register B (ICCRB)		
	18.3.3	I ² C Bus Mode Register (ICMR)		
	18.3.4	I ² C Bus Interrupt Enable Register (ICIER)		
		Te bus interrupt Enuoie Register (TelEit)		
	18.3.5			
	18.3.5 18.3.6	I ² C Bus Status Register (ICSR)		
		I ² C Bus Status Register (ICSR)		
	18.3.6	I ² C Bus Status Register (ICSR)		

18.3.9

Rev. 2.00 Sep. 10, 2008 Page xxii of xxviii

Interrupts in Smart Card Interface Mode.....

I²C Bus Shift Register (ICDRS).....

RENESAS

19.3	Register Descriptions			
	19.3.1	A/D Data Registers A to H (ADDRA to ADDRH)		
	19.3.2	A/D Control/Status Register for Unit 0 (ADCSR_0)		
	19.3.3	A/D Control/Status Register for Unit 1 (ADCSR_1)		
	19.3.4	A/D Control Register for Unit 0 (ADCR_0)		
	19.3.5	A/D Control Register for Unit 1 (ADCR_1)		
19.4	Operatio	n		
	19.4.1	Single Mode		
	19.4.2	Scan Mode		
	19.4.3	Input Sampling and A/D Conversion Time		
	19.4.4	External Trigger Input Timing		
19.5	Interrupt	Source		
19.6		version Accuracy Definitions		
		otes		
	19.7.1	Module Stop Function Setting		
	19.7.2	A/D Input Hold Function in Software Standby Mode		
	19.7.3	Notes on A/D Activation by an External Trigger		
	19.7.4	Permissible Signal Source Impedance		
	19.7.5	Influences on Absolute Accuracy		
	19.7.6	Setting Range of Analog Power Supply and Other Pins		

Section 19 A/D Converter.....

19.2

19.7.7

19.7.8

Features

Input/Output Pins

Se	ection 2	1 RAM			
Se	ection 2	2 Flash Memory			
22.		ures			
22.		Mode Transition Diagram			
22.		Memory MAT Configuration			
22.		Block Structure			
	22.4				
	22.4	.2 Block Diagram of H8SX/1634			
		.3 Block Diagram of H8SX/1638			
22.	.5 Prog	gramming/Erasing Interface			
22.		Input/Output Pins			
22.		Register Descriptions			
	22.7				
	22.7				
	22.7	.3 RAM Emulation Register (RAMER)			
22.	.8 On-	Board Programming Mode			

Notes on Deep Software Standby Mode

Rev. 2.00 Sep. 10, 2008 Page xxiv of xxviii

20.5.3

22.8.1 22.8.2

22.8.3

22.8.4

22.9.1

22.9.2

22.9.3

22.9



Boot Mode.....

User Program Mode.....

User Boot Mode....

On-Chip Program and Storable Area for Program Data

Hardware Protection

Software Protection....

Error Protection

Protection.....

22.10 Flash Memory Emulation Using RAM.....22.11 Switching between User MAT and User Boot MAT.....

	22.5.2	C 1
	23.5.2	Commands
23.6	Usage No	otes
Secti	on 24 C	Clock Pulse Generator
24.1	Register	Description
	24.1.1	System Clock Control Register (SCKCR)
24.2	Oscillato	vr
	24.2.1	Connecting Crystal Resonator
	24.2.2	External Clock Input
24.3	PLL Circ	cuit
24.4	Frequenc	y Divider
24.5	Usage No	otes
	24.5.1	Notes on Clock Pulse Generator
	24.5.2	Notes on Resonator
	24.5.3	Notes on Board Design
~ .	25 5	
		Power-Down Modes
25.1		
25.2	_	Descriptions (GDVGD)
	25.2.1	Standby Control Register (SBYCR)
	25.2.2	Module Stop Control Registers A and B (MSTPCRA and MSTPCRB)
	25.2.3	Module Stop Control Register C (MSTPCRC)
	25.2.4	Deep Standby Control Register (DPSBYCR)
	25.2.5	Deep Standby Wait Control Register (DPSWCR)
	25.2.6	Deep Standby Interrupt Enable Register (DPSIER)
		Rev. 2.00 Sep. 10, 2008 Pag
		RENESAS

Boundary Scan Register (JTBSR).....

IDCODE Register (JTID)

TAP Controller

Operations.....

23.4.3

23.4.4

23.5.1

23.5

		· · · · · · · · · · · · · · · · · · ·
	25.8.2	2 Exit from Deep Software Standby Mode
	25.8.3	Pin State on Exit from Deep Software Standby Mode
	25.8.4	Bφ Operation after Exit from Deep Software Standby Mode
	25.8.5	Setting Oscillation Settling Time after Exit from Deep Software Standb
		Mode
	25.8.6	Deep Software Standby Mode Application Example
	25.8.7	Flowchart of Deep Software Standby Mode Operation
25.	.9 Hardy	vare Standby Mode
	25.9.1	Transition to Hardware Standby Mode
	25.9.2	Clearing Hardware Standby Mode
	25.9.3	Hardware Standby Mode Timing
	25.9.4	Timing Sequence at Power-On
25.	.10 Sleep	Instruction Exception Handling
25.	.11 B¢ Cl	ock Output Control
25.	.12 Usage	Notes
	25.12	.1 I/O Port Status
	25.12	.2 Current Consumption during Oscillation Settling Standby Period
	25.12	.3 Module Stop State of DMAC or DTC
	25.12	.4 On-Chip Peripheral Module Interrupts
	25.12	.5 Writing to MSTPCRA, MSTPCRB, and MSTPCRC
	25.12	.6 Control of Input Buffers by DIRQnE (n = 3 to 0)
	25.12	.7 Conflict between a transition to deep software standby mode and

Rev. 2.00 Sep. 10, 2008 Page xxvi of xxviii

25.7.1

25.7.2

25.7.3

25.7.4

25.8.1

25.8

interrupts

Entry to Software Standby Mode.....

Exit from Software Standby Mode

Setting Oscillation Settling Time after Exit from Software Standby Moo

Software Standby Mode Application Example.....

Transition to Deep Software Standby Mode.....

Deep Software Standby Mode

27.6	D/A Conversion Characteristics
27.7	Flash Memory Characteristics
27.8	Power-On Reset Circuit and Voltage-Detection Circuit Characteristics
	(H8SX/1638L Group)
Appe	endix
A.	Port States in Each Pin State
B.	Product Lineup
C.	Package Dimensions
D.	Treatment of Unused Pins.

AC Characteristics

A/D Conversion Characteristics

Timing of On-Chip Peripheral Modules

27.4

27.5

27.4.1

27.4.2 27.4.3

27.4.4

27.4.5

Rev. 2.00 Sep. 10, 2008 Page

Rev. 2.00 Sep. 10, 2008 Page xxviii of xxviii

RENESAS

speed data transfer, and a bus-state controller, which enables direct connection to difference of memory. The LSI of the Group also includes serial communication interfaces, A/D at converters, and a multi-function timer that makes motor control easy. Together, the mode realize low-cost configurations for end systems. The power consumption of these module down dynamically by an on-chip power-management function. The on-chip ROM is a framemory (F-ZTATTM*) with a capacity of 1024 Kbytes (H8SX/1638 and H8SX/1638L), Kbytes (H8SX/1634 and H8SX/1634L) or 256 Kbytes (H8SX/1632 and H8SX/1632L).

Note: * F-ZTAT[™] is a trademark of Renesas Technology Corp.

1.1.1 Applications

Examples of the applications of this LSI include PC peripheral equipment, optical storagoffice automation equipment, and industrial equipment.



REJ09

Upwardly compatible for H8/300, H8/300H, and H8S C object level General-register architecture (sixteen 16-bit general re-

- - 11 addressing modes
 - 4-Gbyte address space
 - Program: 4 Gbytes available
 - Data: 4 Gbytes available

 - 87 basic instructions, classifiable as bit arithmetic and I instructions, multiply and divide instructions, bit manipu
 - instructions, multiply-and-accumulate instructions, and Minimum instruction execution time: 20.0 ns (for an AD
 - instruction while system clock $I\phi = 50$ MHz and $V_{cc} = 3.0 \text{ to } 3.6 \text{ V}$

 - On-chip multiplier (16 × 16 → 32 bits)
 - Supports multiply-and-accumulate instructions $(16 \times 16 + 42 \rightarrow 42 \text{ bits})$

Operating Advanced mode mode Normal, middle, or maximum mode is not supported.

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 2 of 1132 RENESAS



Mode 5: On-chip ROM disabled external extended mode, (selected by driving the MD1 pin low and driving and MD0 pins high)
Mode 6: On-chip ROM enabled external extended mode (selected by driving the MD0 pin low and driving and MD1 pins high)
Mode 7: Single-chip mode (can be externally extended) (selected by driving the MD2, MD1, and MD0 pir
 Low power consumption state (transition driven by the instruction)

Mode 4: On-chip Hoivi disabled external extended mode, bus (selected by driving the MD1 and MD0 pins

driving the MD2 pin high)

Power on reset* Voltage detection circuit (LVD)*		•	At power-on or low power supply voltage, an internal signal is generated At low power supply voltage, an internal reset signal a interrupt are generated	
		•		
Interrupt	Interrupt controller (INTC)	•	17 external interrupt pins (NMI, and IRQ15 to IRQ0)	
(source)		•	109 internal interrupt sources	
			H8SX/1638 Group: 110 pins	

register)

register)

RENESAS

H8SX/1638L Group: 111 pins

Independent vector addresses

• 2 interrupt control modes (specified by the interrupt co

8 priority orders specifiable (by setting the interrupt pr

REJ09

			·
External b extension		Data transfer controller (DTC)	 Allows DMA transfer over 76 channels (number of DTO activation sources)
			 Activated by interrupt sources (chain transfer enabled) 3 transfer modes (normal transfer, repeat transfer, block transfer) Short-address mode or full-address mode selectable
	External bus	Bus controller (BSC)	16-Mbyte external address space
			The external address space can be divided into 8 area of which is independently controllable Chip-select signals (CSO to CS7) can be output Access in 2 or 3 states can be selected for each ar Program wait cycles can be inserted The period of CS assertion can be extended Idle cycles can be inserted Bus arbitration function (arbitrates bus mastership amointernal CPU and DTC, and external bus masters)
			Bus formats
			 External memory interfaces (for the connection of ROM ROM, SRAM, and byte control SRAM)
			 Address/data bus format: Support for both separate ar multiplexed buses (8-bit access or 16-bit access)
			Endian conversion function for connecting devices in li

endian format

• Extended repeat-area function

Rev. 2.00 Sep. 10, 2008 Page 4 of 1132

		•	5 low-power-consumption modes: Sleep mode, all-moclock-stop mode, software standby mode, deep software standby mode
A/D converter	A/D	•	10-bit resolution × 2 units
	converter (ADC)	•	Selectable input channel and unit configuration
			4 channels × 2 units (units 0 and 1)
			8 channels × one unit (unit 0)
		•	Sample and hold function included
		•	Conversion time: 2.7 μs per channel (with peripheral r clock (P ϕ) at 25-MHz operation)
		•	2 operating modes: single mode and scan mode

RENESAS

• 3 ways to start A/D conversion:

trigger

external trigger

Rev. 2.00 Sep. 10, 2008 Pa

REJ09

Modules in the external space are supplied with th

Includes a PLL frequency multiplication circuit and fre divider, so the operating frequency is selectable

Unit 0: Software, timer (TPU/TMR (units 0 and 1)) trig

Unit 1: Software, TMR (units 2 and 3) trigger, and external

Unit 0: DTC and DMAC can be activated by an ADI in Unit 1: DMAC can be activated by an ADI1 interrupt.

Activation of DTC and DMAC by ADI interrupt:

bus clock (Bφ): 8 to 50 MHz

	(TPU)	·	Up to 1 Counter counter input ca possibl PWM co operation Buffere channer input) s Input ca Output wavefo ote: *	d operation, cascaded operation (32 bits × two ls), and phase counting mode (two-phase encountiated encountia
	Program- mable pulse generator (PPG)	•	4 outpucan be Selecta conjunc controll tes: 1.	*2 pulse output It groups, non-overlapping mode, and inverted of set Ible output trigger signals; the PPG can operate etion with the data transfer controller (DTC) and er (DMAC) Pulse output pins PO31 to PO16 cannot be act input capture. Pulse of unit 1 cannot be output in the external
Watchdog timer	Watchdog timer	•		extended mode. one channels (selectable from eight counter inp

mode

RENESAS

Switchable between watchdog timer mode and interval

(WDT)

Rev. 2.00 Sep. 10, 2008 Page 6 of 1132

interface (IIC2)	 Bus can be directly driven (the SCL and SDA pins are open drains).
I/O ports	9 CMOS input-only pins
	 81 CMOS input/output pins
	 8 large-current drive pins (port 3)
	 40 pull-up resistors
	16 open drains
Package	LQFP-120 package
Operating frequency/	Operating frequency: 8 to 50 MHz
Power supply voltage	 Power supply voltage: Vcc = PLLVcc = 3.0 to 3.6 V, A to 3.6 V
	 Flash programming/erasure voltage: 3.0 to 3.6 V

2 channels

Supply current:

 50 mA (typ.) (Vcc = PLLVcc = 3.0 V, AVcc = 3.0 V
 = 50 MHz, Pφ = 25 MHz)

 Operating peripheral

 -20 to +75°C (regular specifications)

I²C bus interface I²C bus

temperature (°C)

Note

* Supported only by the H8SX/1638L Group.

• -40 to +85°C (wide-range specifications)

Rev. 2.00 Sep. 10, 2008 Pa

WDT		0	0
10-bit ADC		0	0
8-bit DAC		0	0
POR/LVD		_	0
Package	LQFP-144	0	0

Rev. 2.00 Sep. 10, 2008 Page 8 of 1132 REJ09B0364-0200

RENESAS

H8SX/1638L		R5F61638LN50FPV	1024 Kbytes	56 Kbytes	LQFP F
		R5F61634LN50FPV	512 Kbytes	40 Kbytes	LQFP s
		R5F61632LN50FPV	256 Kbytes	24 Kbytes	LQFP
		R5F61638LD50FPV	1024 Kbytes	56 Kbytes	LQFP V
		R5F61634LD50FPV	512 Kbytes	40 Kbytes	LQFP s
		R5F61632LD50FPV	256 Kbytes	24 Kbytes	LQFP
	Part No. R	5 F 61638N50	Inc	dicates the Pb dicates the pace: LQFP	
			Ind	dicates the pro	duct-specific numb

1024 Kbytes

512 Kbytes

256 Kbytes

56 Kbytes

40 Kbytes

24 Kbytes

LQFP


LQFP

LQFP

R5F61638D50FPV

R5F61634D50FPV

R5F61632D50FPV



N: Regular specifications D: Wide range specifications

Indicates the type of ROM device.



Figure 1.1 How to Read the Product Name Code



REJ09

Rev. 2.00 Sep. 10, 2008 Pa

Rev. 2.00 Sep. 10, 2008 Page 10 of 1132

REJ09B0364-0200






Figure 1.2 Block Diagram

Rev. 2.00 Sep. 10, 2008 Pag REJ09

RENESAS




Figure 1.3 Pin Assignments

Rev. 2.00 Sep. 10, 2008 Page 12 of 1132

REJ09B0364-0200

RENESAS

5	PF7/SCK5/A23/CS4-C/	PF7/SCK5/A23/CS4-C/	PF7/SCK5/A23/CS4
	CS5-C/CS6-C/CS7-C	CS5-C/CS6-C/CS7-C	CS6-C/CS7-C
6	PF6/RxD5/IrRxD/A22/ CS6-D	PF6/RxD5/IrRxD/A22/CS6-D	PF6/RxD5/IrRxD/A2
7	PF5/TxD5/IrTxD/ A21/CS5-D	PF5/TxD5/IrTxD/A21/CS5-D	PF5/TxD5/IrTxD/A2
8	PF4/A20	PF4/A20	PF4/A20
9	PF3/A19	PF3/A19	PF3/A19
10	Vss	Vss	Vss
11	PF2/A18	PF2/A18	PF2/A18
12	PF1/A17	PF1/A17	PF1/A17
13	PF0/A16	PF0/A16	PF0/A16
14	PE7/A15	PE7/A15 PK7/PO31/ TIOCA11/TIOCB11* ¹	A15
15	PE6/A14	PE6/A14 PK6/PO30/ TIOCA11*1	A14
16	PE5/A13	PE5/A13 PK5/PO29/ TIOCA10/TIOCB10* ¹	A13
17	Vss	Vss	Vss
18	PE4/A12	PE4/A12 PK4/PO28/TIOCA10*1	A12
19	Vcc	Vcc	Vcc
20	PE3/A11	PE3/A11 PK3/PO27/ TIOCC9/TIOCD9*1	A11
21	PE2/A10	PE2/A10 PK2/PO26/TIOCC9*1	A10

MD2

MD2

Rev. 2.00 Sep. 10, 2008 Pag

REJ09

MD2

			TIOCB7/TCLKG*1
28	PD4/A4	PD4/A4	PJ4/PO20/TIOCA7*1
29	PD3/A3	PD3/A3	PJ3/PO19/TIOCC6/ TIOCD6/TCLKF* ¹
30	PD2/A2	PD2/A2	PJ2/PO18/ TIOCC6/TCLKE* ¹
31	PD1/A1	PD1/A1	PJ1/PO17/ TIOCA6/TIOCB6* ¹
32	PD0/A0	PD0/A0	PJ0/PO16/TIOCA6*1
33	EMLE	EMLE	
34	P20/P00/TIOCA3/TIOCB3/ TMRI0/SCK0/IRQ8-A		/TIOCA3/TIOCB3/ CK0/ĪRQ8-A
35	P21/PO1/TIOCA3/TMCI0/ RxD0/IRQ9-A	P21/PO1 RxD0/IR	/TIOCA3/TMCI0/ \overline{Q9}-A
36	P22/PO2/TIOCC3/TMO0/ TxD0/IRQ10-A	P22/PO2 TxD0/IR0	/TIOCC3/TMO0/ \(\overline{Q}\)10-A
37	P23/PO3/TIOCC3/TIOCD3/ IRQ11-A	P23/PO3 IRQ11-A	
38	P24/PO4/TIOCA4/TIOCB4/ TMRI1/SCK1/IRQ12-A		/TIOCA4/TIOCB4/ CK1/ IRQ12 -A
39	P25/PO5/TIOCA4/TMCI1/ RxD1/IRQ13-A	P25/PO5 RxD1/IR	/TIOCA4/TMCI1/ Q13-A

P26/PO6/TIOCA5/TMO1/

TxD1/IRQ14

P26/PO6/TIOCA5/TMO1/

TxD1/IRQ14

Α4

АЗ

Α2

Α1

A0 EMLE

P20/P00/TIOCA3/TIO

TMRI0/SCK0/IRQ8-A

P22/PO2/TIOCC3/TM TxD0/IRQ10-A

P23/PO3/TIOCC3/TIO

P24/PO4/TIOCA4/TIO

TMRI1/SCK1/IRQ12-

P25/PO5/TIOCA4/TM RxD1/IRQ13-A

P26/PO6/TIOCA5/TM

TxD1/IRQ14

RxD0/IRQ9-A

ĪRQ11-A



40

48	P34/PO12/TIOCA1/TEND1-B	P34/PO12/TIOCA1/TEND1-B	P34/PO12/TIOCA1/
49	P35/PO13/TIOCA1/TIOCB1/ TCLKC-A/DACK1-B	P35/PO13/TIOCA1/TIOCB1/ TCLKC-A/DACK1-B	P35/PO13/TIOCA1/ TCLKC-A/DACK1-B
50	P36/PO14/TIOCA2	P36/PO14/TIOCA2	P36/PO14/TIOCA2
51	P37/PO15/TIOCA2/TIOCB2/ TCLKD-A	P37/PO15/TIOCA2/TIOCB2/ TCLKD-A	P37/PO15/TIOCA2/ TCLKD-A
52	NMI	NMI	NMI
53	PH0/D0	PH0/D0	D0
54	PH1/D1	PH1/D1	D1
55	PH2/D2	PH2/D2	D2
56	PH3/D3	PH3/D3	D3
57	Vss	Vss	Vss
58	PH4/D4	PH4/D4	D4
59	PH5/D5	PH5/D5	D5
60	PH6/D6	PH6/D6	D6
61	PH7/D7	PH7/D7	D7
62	Vcc	Vcc	Vcc
63	PI0/D8	PI0/D8	PI0/D8
64	PI1/D9	PI1/D9	PI1/D9
65	PI2/D10	Pl2/D10	PI2/D10
66	PI3/D11	PI3/D11	PI3/D11
		Rev. 2	2.00 Sep. 10, 2008 P REJ

TCLKA-A/DACK0-B

TCLKB-A/DREQ1-B

P33/PO11/TIOCC0/TIOCD0/

47

TCLKA-A/DACKO-B

TCLKB-A/DREQ1-B

P33/PO11/TIOCC0/TIOCD0/

TCLKA-A/DACK0-B

P33/PO11/TIOCC0/ TCLKB-A/DREQ1-B





76	Vss	Vss	Vss
77	RES	RES	RES
78	VCL	VCL	VCL
79	P14/TCLKA-B/TxD3/SDA1/ DREQ1-A/IRQ4-A	P14/TCLKA-B/TxD3/SDA1/ DREQ1-A/IRQ4-A	P14/TCLKA-B/TxD3 DREQ1-A/IRQ4-A
80	P15/TCLKB-B/RxD3/SCL1/ TEND1-A/IRQ5-A	P15/TCLKB-B/RxD3/SCL1/ TEND1-A/IRQ5-A	P15/TCLKB-B/RxD3 TEND1-A/IRQ5-A
81	WDTOVF	WDTOVF/TDO*2	WDTOVF
82	Vss	Vss	Vss
83	XTAL	XTAL	XTAL
84	EXTAL	EXTAL	EXTAL
85	Vcc	Vcc	Vcc
86	P16/TCLKC-B/SCK3/SDA0/ DACK1-A/IRQ6-A	P16/TCLKC-B/SCK3/SDA0/ DACK1-A/IRQ6-A	P16/TCLKC-B/SCK DACK1-A/IRQ6-A
87	P17/TCLKD-B/SCL0/ ADTRG1/IRQ7-A	P17/TCLKD-B/SCL0/ ADTRG1/IRQ7-A	P17/TCLKD-B/SCL ADTRG1/IRQ7-A
88	STBY	STBY	STBY
89	P60/TMRI2/TxD4/ DREQ2/IRQ8-B	P60/TMRI2/TxD4/ DREQ2/IRQ8-B	P60/TMRI2/TxD4/ DREQ2/IRQ8-B
90	P61/TMCl2/RxD4/ TEND2/IRQ9-B	P61/TMCl2/RxD4/ TEND2/IRQ9-B	P61/TMCl2/RxD4/ TEND2/IRQ9-B
91	P62/TMO2/SCK4/DACK2/ IRQ10-B	P62/TMO2/SCK4/ DACK2 / IRQ10-B/TRST* ²	P62/TMO2/SCK4/D IRQ10-B
92	PLLVcc	PLLVcc	PLLVcc

REJ09B0364-0200

74

75

P12/SCK2/DACK0-A/IRQ2-A

P13/ADTRG0/IRQ3-A

Rev. 2.00 Sep. 10, 2008 Page 16 of 1132 RENESAS

P12/SCK2/DACK0-A/IRQ2-A

P13/ADTRG0/IRQ3-A

P12/SCK2/DACK0-A

P13/ADTRG0/IRQ3-A

		Rev	. 2.00 Sep. 10, 2008
NOIES.	<u>=</u>	TDI, and TCK are enabled in	
120	PB0/CS0/CS4-A/CS5-B	PB0/CS0/CS4-A/CS5-B I when the PCJKE bit in PFCF	PB0/CS0/CS4-A
119	Vcc	Vcc	Vcc
118	РА7/Вф	РА7/Вф	РА7/Вф
117	Vss	Vss	Vss
116	PA6/AS/AH/BS-B	PA6/AS/AH/BS-B	PA6/AS/AH/BS-
115	PA5/RD	PA5/RD	RD
114	PA4/LHWR/LUB	PA4/LHWR/LUB	PA4/LHWR/LUE
113	PA3/LLWR/LLB	PA3/LLWR/LLB	LLWR/LLB
112	PA2/BREQ/WAIT	PA2/BREQ/WAIT	PA2/BREQ/WAI
111	PA1/BACK/(RD/WR)	PA1/BACK/(RD/WR)	PA1/BACK/(RD/
110	PA0/BREQO/BS-A	PA0/BREQO/BS-A	PA0/BREQO/BS
109	MD1	MD1	MD1
108	P57/AN7/DA1/IRQ7-B	P57/AN7/DA1/IRQ7-B	P57/AN7/DA1/ĪF
107	P56/AN6/DA0/IRQ6-B	P56/AN6/DA0/IRQ6-B	P56/AN6/DA0/ĪF
106	P55/AN5/IRQ5-B	P55/AN5/ĪRQ5-B	P55/AN5/IRQ5-I
105	Vref	Vref	Vref
104	P54/AN4/IRQ4-B	P54/AN4/IRQ4-B	P54/AN4/IRQ4-I

P50/AN0/IRQ0-B

P51/AN1/IRQ1-B

P52/AN2/IRQ2-B

P53/AN3/IRQ3-B

Avcc

P50/AN0/IRQ0-B P51/AN1/IRQ1-B

P52/AN2/IRQ2-B

P53/AN3/IRQ3-B

Avcc

98

99

100

101

102

P50/AN0/IRQ0-B

P51/AN1/IRQ1-B

P52/AN2/IRQ2-B

P53/AN3/IRQ3-B

Avcc

		1	
	EXTAL	Input	through the EXTAL pin. For an example of this connection section 24, Clock Pulse Generator.
	Вф	Output	Outputs the system clock for external devices.
Operating mode control	MD2 to MD0	Input	Pins for setting the operating mode. The signal levels on the must not be changed during operation.
System control	RES	Input	Reset signal input pin. This LSI enters the reset state whe signal goes low.
	STBY	Input	This LSI enters hardware standby mode when this signal (
	EMLE	Input	Input pin for the on-chip emulator enable signal. If the on-cemulator is used, the signal level should be fixed high. If the emulator is not used, the signal level should be fixed low.
On-chip	TRST	Input	On-chip emulator pins or boundary scan pins. When the E
emulator	TMS	Input	is driven high, these pins are dedicated for the on-chip em When the EMLE pin is driven low and to mode 3, these pin
	TDI	Input	_ dedicated for the boundary scan.
	TCK	Input	-
	TDO	Output	
Address bus	A23 to A0	Output	Output pins for the address bits.
Data bus	D15 to D0	Input/ output	Input and output for the bidirectional data bus. These pins output addresses when accessing an address–data multipinterface space.
Bus control	BREQ	Input	External bus-master modules assert this signal to request
	BREQO	Output	Internal bus-master modules assert this signal to request the external space via the bus in the external bus released

Input

Input

Ground pin for the PLL circuit.

Pins for a crystal resonator. An external clock signal can be

 $PLLV_{ss}$

XTAL

Clock



Rev. 2.00 Sep. 10, 2008 Page 18 of 1132

LLWR	Output	Strobe signal which indicates that the lower-order to D0) is valid in access to the basic bus interface
LUB	Output	Strobe signal which indicates that the higher-orde (D15 to D8) is valid in access to the byte control interface space.
LLB	Output	Strobe signal which indicates that the lower-order to D0) is valid in access to the byte control SRAN space.
CS0 CS1 CS2-A/CS2-B CS3 CS4-A/CS4-C CS5-A/CS5-B/ CS5-C/CS5-D CS6-A/CS6-B/	Output	Select signals for areas 0 to 7.

Input

Output

Output

space.

Indicates the direction (input or output) of the dat

Strobe signal which indicates that the higher-orde (D15 to D8) is valid in access to the basic bus int

RD/WR

LHWR

CS6-C/CS6-D CS7-A/CS7-B/ CS7-C WAIT

REJ09

Rev. 2.00 Sep. 10, 2008 Pag

	IRQ6-A/IRQ6-B IRQ5-A/IRQ5-B IRQ4-A/IRQ4-B IRQ3-A/IRQ3-B IRQ2-A/IRQ2-B IRQ1-A/IRQ1-B IRQ0-A/IRQ0-B		
DMA controller (DMAC)	DREQ0-A/DREQ0-B DREQ1-A/DREQ1-B DREQ2 DREQ3	Input	Requests DMAC activation.
	DACKO-A/DACKO-B DACK1-A/DACK1-B DACK2 DACK3	Output	DMAC single address-transfer acknowledge signa
	TENDO-A/TENDO-B TEND1-A/TEND1-B TEND2 TEND3	Output	Indicates end of data transfer by the DMAC.
16-bit timer pulse unit (TPU)	TCLKA-A/TCLKA-B TCLKB-A/TCLKB-B TCLKC-A/TCLKC-B TCLKD-A/TCLKD-B	Input	Input pins for the external clock signals.
	TIOCA0 TIOCB0 TIOCC0 TIOCD0	Input/ output	Signals for TGRA_0 to TGRD_0. These pins are u input capture inputs, output compare outputs, or P outputs.
	TIOCA1 TIOCB1	Input/ output	Signals for TGRA_1 and TGRB_1. These pins are input capture inputs, output compare outputs, or P

Rev. 2.00 Sep. 10, 2008 Page 20 of 1132

outputs.

RENESAS

TCLKE TCLKF TCLKG TCLKH	Input	Input pins for external clock signals.
TIOCA6 TIOCB6 TIOCC6 TIOCD6	Input/ output	Signals for TGRA_6 to TGRD_6. These pins are input capture inputs, output compare outputs, or loutputs.
TIOCA7 TIOCB7	Input/ output	Signals for TGRA_7 and TGRB_7. These pins ar input capture inputs, output compare outputs, or outputs.
TIOCA8 TIOCB8	Input/ output	Signals for TGRA_8 and TGRB_8. These pins ar input capture inputs, output compare outputs, or outputs.
TIOCA9 TIOCB9 TIOCC9 TIOCD9	Input/ output	Signals for TGRA_9 to TGRD_9. These pins are input capture inputs, output compare outputs, or loutputs.
TIOCA10 TIOCB10	Input/ output	Signals for TGRA_10 and TGRB_10. These pins as input capture inputs, output compare outputs, outputs.

Input/

output

Output

Input/

output

outputs.

Signals for TGRA_5 and TGRB_5. These pins ar

input capture inputs, output compare outputs, or

Signals for TGRA_11 and TGRB_11. These pins

as input capture inputs, output compare outputs,

Rev. 2.00 Sep. 10, 2008 Pag

Output pins for the pulse signals.

TIOCA5

TIOCB5

TIOCA11

TIOCB11

PO31 to PO0

Programmable

pulse generator (PPG)

RENESAS

outputs.



	RxD0	Input	Input pins for data reception.
	RxD1		
	RxD2		
	RxD3		
	RxD4		
	RxD5		
	RxD6		
	SCK0	Input/	Input/output pins for clock signals.
	SCK1	output	
	SCK2		
	SCK3		
	SCK4		
	SCK5		
	SCK6		
SCI with IrDA (SCI)	IrTxD	Output	Output pin that outputs encoded data for IrDA.
	IrRxD	Input	Input pin that inputs encoded data for IrDA.
I2C bus	SCL0, SCL1	Input/	Input/output pin for IIC clock. Bus can be directly of
interface 2 (IIC2))	output	the NMOS open drain output.
	SDA0, SDA1	Input/	Input/output pin for IIC data. Bus can be directly di
		output	the NMOS open drain output.

Rev. 2.00 Sep. 10, 2008 Page 22 of 1132

TxD4 TxD5 TxD6

	-	
P27 to P20	Input/ output	8-bit input/output pins.
P37 to P30	Input/ output	8-bit input/output pins.
P57 to P50	Input	8-bit input/output pins.
P65 to P60	Input/ output	6-bit input/output pins.
PA7	Input	Input-only pin
PA6 to PA0	Input/ output	7-bit input/output pins.
PB3 to PB0	Input/ output	4-bit input/output pins.
PD7 to PD0	Input/ output	8-bit input/output pins.
PE7 to PE0	Input/ output	8-bit input/output pins.
PF7 to PF0	Input/ output	8-bit input/output pins.

Input

Input/

output

Vref

P17 to P10

I/O ports

REJ09

Rev. 2.00 Sep. 10, 2008 Pag

Reference power supply pin for the A/D and D/A

When the A/D and D/A converters are not in use

this pin to the system power supply.

8-bit input/output pins.

Rev. 2.00 Sep. 10, 2008 Page 24 of 1132

REJ09B0364-0200



- Upward-companible with no/500, no/500n, and nos CPUs — Can execute object programs of these CPUs • Sixteen 16-bit general registers
- Also usable as sixteen 8-bit registers or eight 32-bit registers
 - 87 basic instructions
 - 8/16/32-bit arithmetic and logic instructions

 - Multiply and divide instructions
 - Bit field transfer instructions
 - Powerful bit-manipulation instructions
 - Bit condition branch instructions
- Multiply-and-accumulate instruction
- Eleven addressing modes

 - Register direct [Rn]

- Register indirect [@ERn]
- - Register indirect with displacement [@(d:2,ERn), @(d:16,ERn), or @(d:32,ERn

 - Index register indirect with displacement [@(d:16,RnL.B), @(d:32,RnL.B),

 - @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L)]
 - Register indirect with pre-/post-increment or pre-/post-decrement [@+ERn, @-I
 - @ERn+, or @ERn-]
 - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
 - Immediate [#xx:3, #xx:4, #xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)] — Program-counter relative with index register [@(RnL.B,PC), @(Rn.W,PC), or
 - @(ERn.L,PC)]
 - Memory indirect [@@aa:8]
- Extended memory indirect [@@vec:7]

- 16 ÷ 8-bit register-register divide: 10 states — 16×16 -bit register-register multiply: 1 state
- 32 ÷ 16-bit register-register divide: 18 states -32×32 -bit register-register multiply: 5 states
- 32 ÷ 32-bit register-register divide: 18 states
- Four CPU operating modes
 - Normal mode
 - Middle mode
 - Advanced mode
- Maximum mode
- Power-down modes
 - Transition is made by execution of SLEEP instruction
 - Choice of CPU operating clocks
- Notes: 1. Advanced mode is only supported as the CPU operating mode of the H8SX/10 Group and the H8SX/1638L Group. Normal, middle, and maximum modes ar supported.
 - 2. The multiplier and divider are supported by the H8SX/1638 Group and the H8SX/1638L Group.




Figure 2.1 CPU Operating Modes

2.2.1 Normal Mode

The exception vector table and stack have the same structure as in the H8/300 CPU.

- Address Space
 - The maximum address space of 64 kbytes can be accessed.
- Extended Registers (En)

The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-segments of 32-bit registers. When the extended register En is used as a 16-bit regist contain any value, even when the corresponding general register Rn is used as an adregister. (If the general register Rn is referenced in the register indirect addressing m pre-/post-increment or pre-/post-decrement and a carry or borrow occurs, however, the corresponding extended register En will be affected.)

Instruction Set

All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid.



Rev. 2.00 Sep. 10, 2008 Pag

Figure 2.2 Exception Vector Table (Normal Mode)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory

Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except handling are shown in figure 2.3. The PC contents are saved or restored in 16-bit unit




Figure 2.3 Stack Structure (Normal Mode)

Rev. 2.00 Sep. 10, 2008 Page 28 of 1132 REJ09B0364-0200

RENESAS

The extended registers (E0 to E/) can be used as 16-bit registers, or as the upper 16segments of 32-bit registers. When the extended register En is used as a 16-bit regist other than the JMP and JSR instructions), it can contain any value even when the corresponding general register Rn is used as an address register. (If the general regis referenced in the register indirect addressing mode with pre-/post-increment or pre-/ decrement and a carry or borrow occurs, however, the value in the corresponding ex

Instruction Set

addresses (EA) are valid and the upper eight bits are sign-extended.

Exception Vector Table and Memory Indirect Branch Addresses

In middle mode, the top area starting at H'000000 is allocated to the exception vecto One branch address is stored per 32 bits. The upper eight bits are ignored and the lov

are stored. The structure of the exception vector table is shown in figure 2.4. The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressi are used in the JMP and JSR instructions. An 8-bit absolute address included in the i

code specifies a memory location. Execution branches to the contents of the memory In middle mode, an operand is a 32-bit (longword) operand, providing a 32-bit brand

RENESAS

Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except

The upper eight bits are reserved and assumed to be H'00.

handling are shown in figure 2.5. The PC contents are saved or restored in 24-bit un

register En will be affected.)

All instructions and addressing modes can be used. Only the lower 16 bits of effective

Rev. 2.00 Sep. 10, 2008 Pag

- Instruction Set
 All instructions and addressing modes can be used.
- Exception Vector Table and Memory Indirect Branch Addresses

In advanced mode, the top area starting at H'00000000 is allocated to the exception vetable. One branch address is stored per 32 bits. The upper eight bits are ignored and the 24 bits are stored. The structure of the exception vector table is shown in figure 2.4.




Figure 2.4 Exception Vector Table (Middle and Advanced Modes)

are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory In advanced mode, an operand is a 32-bit (longword) operand, providing a 32-bit branaddress. The upper eight bits are reserved and assumed to be H'00.

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin




Figure 2.5 Stack Structure (Middle and Advanced Modes)

2.2.4 Maximum Mode

The program area is extended to 4 Gbytes as compared with that in advanced mode.

- Address Space
 The maximum address space of 4 Gbytes can be linearly accessed.
- Extended Registers (En)
 The extended registers (E0 to E7) can be used as 16-bit registers or as the upper 16-bit segments of 32-bit registers or address registers.
- Instruction Set
 All instructions and addressing modes can be used.
- Exception Vector Table and Memory Indirect Branch Addresses
 In maximum mode, the top area starting at H'00000000 is allocated to the exception table. One branch address is stored per 32 bits. The structure of the exception vector shown in figure 2.6.



Rev. 2.00 Sep. 10, 2008 Pag

Figure 2.6 Exception Vector Table (Maximum Modes)

The memory indirect (@@aa:8) and extended memory indirect (@@vec:7) addressin are used in the JMP and JSR instructions. An 8-bit absolute address included in the in code specifies a memory location. Execution branches to the contents of the memory In maximum mode, an operand is a 32-bit (longword) operand, providing a 32-bit bra address.

Stack Structure

The stack structure of PC at a subroutine branch and that of PC and CCR at an except handling are shown in figure 2.7. The PC contents are saved or restored in 32-bit unit EXR contents are saved or restored regardless of whether or not EXR is in use.




Figure 2.7 Stack Structure (Maximum Mode)

Rev. 2.00 Sep. 10, 2008 Page 32 of 1132

REJ09B0364-0200



CPU operating mode.




Figure 2.8 Memory Map




Figure 2.9 CPU Registers

Rev. 2.00 Sep. 10, 2008 Page 34 of 1132 REJ09B0364-0200



general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers functionally equivalent, providing a maximum sixteen 16-bit registers. The E registers (are also referred to as extended registers.

When the general registers are used as 8-bit registers, the R registers are divided into 8registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These regist functionally equivalent, providing a maximum sixteen 8-bit registers.

The general registers ER (ER0 to ER7), R (R0 to R7), and RL (R0L to R7L) are also use registers. The size in the operand field determines which register is selected.

The usage of each register can be selected independently.




Figure 2.10 Usage of General Registers



Figure 2.11 Stack

2.5.2 Program Counter (PC)

PC is a 32-bit counter that indicates the address of the next instruction the CPU will exec length of all CPU instructions is 16 bits (one word) or a multiple of 16 bits, so the least si bit is ignored. (When the instruction code is fetched, the least significant bit is regarded a

REJ09B0364-0200



6	UI	Undefined	R/W	User Bit
				Can be written to and read from by software LDC, STC, ANDC, ORC, and XORC instruction
5	Н	Undefined	R/W	Half-Carry Flag
				When the ADD.B, ADDX.B, SUB.B, SUBX.B or NEG.B instruction is executed, this flag is there is a carry or borrow at bit 3, and cleare otherwise. When the ADD.W, SUB.W, CMP. NEG.W instruction is executed, this flag is set there is a carry or borrow at bit 11, and clear otherwise. When the ADD.L, SUB.L, CMP.L, instruction is executed, this flag is set to 1 if a carry or borrow at bit 27, and cleared to 0 otherwise.
4	U	Undefined	R/W	User Bit
				Can be written to and read from by software LDC, STC, ANDC, ORC, and XORC instruct
3	N	Undefined	R/W	Negative Flag
				Stores the value of the most significant bit (re sign bit) of data.

Bit

7

Bit Name

I

Value

1

R/W

R/W

Description

Interrupt Mask Bit

start of an exception handling.

Masks interrupts when set to 1. This bit is set

RENESAS

Rev. 2.00 Sep. 10, 2008 Pag

- otherwise. A carry rias the following types. Carry from the result of addition
 - Borrow from the result of subtraction
 - - Carry from the result of shift or rotation

The carry flag is also used as a bit accumulate manipulation instructions.

2.5.4 **Extended Control Register (EXR)**

EXR is an 8-bit register that contains the trace bit (T) and three interrupt mask bits (I2 to

Operations can be performed on the EXR bits by the LDC, STC, ANDC, ORC, and XOR instructions.

For details, see section 6, Exception Handling.

Bit	Bit Name	Initial Value	R/W	Description
7	Т	0	R/W	Trace Bit
				When this bit is set to 1, a trace exception is geach time an instruction is executed. When the cleared to 0, instructions are executed in sequences.
6 to 3	_	All 1	R/W	Reserved
				These bits are always read as 1.
2	12	1	R/W	Interrupt Mask Bits
1	l1	1	R/W	These bits designate the interrupt mask level
0	10	1	R/W	

Rev. 2.00 Sep. 10, 2008 Page 38 of 1132

RENESAS

initial value is H'FFFFF00. The SBR contents are changed with the LDC and STC inst

2.5.7 Multiply-Accumulate Register (MAC)

MAC is a 64-bit register that stores the results of multiply-and-accumulate operations. I of two 32-bit registers denoted MACH and MACL. The lower 10 bits of MACH are val upper bits are sign extended. The MAC contents are changed with the MAC, CLRMAC and STMAC instructions.

2.5.8 Initial Values of CPU Registers

Reset exception handling loads the start address from the vector table into the PC, clears in EXR to 0, and sets the I bits in CCR and EXR to 1. The general registers, MAC, and bits in CCR are not initialized. In particular, the initial value of the stack pointer (ER7) undefined. The SP should therefore be initialized using an MOV.L instruction executed immediately after a reset.

Figure 2.12 shows the data formats in general registers.




Figure 2.12 General Register Data Formats

Rev. 2.00 Sep. 10, 2008 Page 40 of 1132

REJ09B0364-0200



the stack manipulation, branch table manipulation, block transfer instructions, and MAC instruction should be located to even addresses.

When SP (ER7) is used as an address register to access the stack, the operand size shoul size or longword size.




Figure 2.13 Memory Data Formats



Rev. 2.00 Sep. 10, 2008 Pag

	LDM, STM	L
	MOVA	B/W*
Block transfer	EEPMOV	В
	MOVMD	B/W/L
	MOVSD	В
Arithmetic operations	ADD, ADDX, SUB, SUBX, CMP, NEG, INC, DEC	B/W/L
	DAA, DAS	В
	ADDS, SUBS	
	MULXU, DIVXU, MULXS, DIVXS	
	MULU, DIVU, MULS, DIVS	
	MULU/U* ⁶ , MULS/U* ⁶	L
	EXTU, EXTS	W/L
	TAS	В
	MAC* ⁶	_
	LDMAC* ⁶ , STMAC* ⁶	_
	CLRMAC* ⁶	_
Logic operations	AND, OR, XOR, NOT	B/W/L
Shift	SHLL, SHLR, SHAL, SHAR, ROTL, ROTR, ROTXL, ROTXR	B/W/L
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	
	BSET/EQ, BSET/NE, BCLR/EQ, BCLR/NE, BSTZ, BISTZ	
	DOET/EQ, DOET/NE, DOLR/EQ, DOLR/NE, DOTZ, DISTZ	В

W/L

POP, PUSH*1

[Legend] B: Byte size

W: Word size

L: Longword size

@-SP.

Notes: 1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W

- @-SP. 2. Size of data to be added with a displacement
- 3. Size of data to specify a branch condition
- 4. Bcc is the generic designation of a conditional branch instruction.

POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.

- 5. Size of general register to be restored
- 6. Not available in this LSI.

transfer	MOVMD	B/W/L					
	MOVSD	В					
Arithmetic	ADD, CMP	В	S	D	D	D	D
operations		В		S	D	D	D
		В		D	S	S	S
		В			SD	SD	SD
		W/L	S	SD	SD	SD	SD
	SUB	В	S		D	D	D
		В		S	D	D	D
		В		D	S	S	S
		В			SD	SD	SD
		W/L	S	SD	SD	SD	SD
	ADDX, SUBX	B/W/L	S	SD			
		B/W/L	S		SD		
		B/W/L	S				
	INC, DEC	B/W/L		D			
	ADDS, SUBS	L		D			
	DAA, DAS	В		D			
	MULXU,	B/W	S:4	SD		·	

SD

S/D

s

D

D

S

SD

SD

D

D

S

SD

SD

S/D

D

D

S

D

D

S

Data

transfer

Block

MOV

MOVFPE,

MOVTPE POP, PUSH

LDM, STM

MOVA*4

EEPMOV

B/W/L

В

В

W/L

B/W

В

SD

S/D

S/D

S/D

S/D

SD

S

SD

s

SD

SD

S/D*2

S/D*2

S

D

D

S

SD

SD

D

D

S

SD

SD

SD*⁵

MULU, DIVU W/L

DIVXU

	MAC* ¹²	_								
	CLRMAC*12	_								
	LDMAC*12	_		S						
	STMAC*12	_		D						
Logic	AND, OR, XOR	В		S	D	D	D	D	D	D
operations		В		D	S	S	S	S	S	S
		В			SD	SD	SD	SD		SE
		W/L	S	SD	SD	SD	SD	SD		SE
	NOT	В		D	D	D	D	D	D	D
		W/L		D	D	D	D	D		D
Shift	SHLL, SHLR	В		D	D	D	D	D	D	D
		W/L*6		D	D	D	D	D		D
		B/W/L*	7	D						
	SHAL, SHAR	В		D	D	D	D	D	D	D
ROT	ROTL, ROTR ROTXL, ROTXR	W/L		D	D	D	D	D		D
Bit manipu- lation	BSET, BCLR, BNOT, BTST, BSET/cc, BCLR/cc	В		D	D				D	D
	BAND, BIAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST, BSTZ, BISTZ	В		D	D				D	D

Rev. 2.00 Sep. 10, 2008 Pag

	(VBR, SBR)								
	STC (CCR, EXR)	B/W*9		D	D	D		D* ¹¹	
	STC (VBR, SBR)	L		D					
	ANDC, ORC, XORC	В	S						
	SLEEP	_							
	NOP	_							
nd]					•	•		

[Leger d:

d:16 or d:32

S: Can be specified as a source operand.

D: Can be specified as a destination operand.

SD: Can be specified as either a source or destination operand or both. S/D: Can be specified as either a source or destination operand.

S:4: 4-bit immediate data can be specified as a source operand.

Notes: 1. Only @aa:16 is available.

2. @ERn+ as a source operand and @-ERn as a destination operand

3. Specified by ER5 as a source address and ER6 as a destination address for d transfer.

4. Size of data to be added with a displacement

5. Only @ERn- is available

6. When the number of bits to be shifted is 1, 2, 4, 8, or 16

7. When the number of bits to be shifted is specified by 5-bit immediate data or a register

8. Size of data to specify a branch condition

9. Byte when immediate or register direct, otherwise, word

10. Only @ERn+ is available

11. Only @-ERn is available

12. Not available in this LSL

	DCC	_		O					
	BRA	_		0	0				
	BRA/S	_		O*					
	JMP	_	0			0	0	0	0
	BSR	_		0					
	JSR	_	0			0	0	0	0
	RTS, RTS/L	_							
System	TRAPA	_							
control	RTE, RTE/L	_							
[Logond]									

[Legend]

d: d:8 or d:16

Note: * Only @(d:8, PC) is available.

<u> </u>
Condition-code register
Vector base register
Short address base register
N (negative) flag in CCR
Z (zero) flag in CCR
V (overflow) flag in CCR
C (carry) flag in CCR
Program counter
Stack pointer
Immediate data
Displacement
Addition
Subtraction
Multiplication
Division
Logical AND
Logical OR
Logical exclusive OR
Move
Logical not (logical complement)
8-, 16-, 24-, or 32-bit length
al registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit reg E0 to E7), and 32-bit registers (ER0 to ER7).

General register (32-bit register)

Destination operand

Extended control register

Source operand



ERn

(EAd)

(EAs)

EXR

L	@SP+ → Rn (register list)
	Restores the data from the stack to multiple general registers. I or four general registers which have serial register numbers car specified.
L	Rn (register list) → @-SP
	Saves the contents of multiple general registers on the stack. To or four general registers which have serial register numbers car specified.
B/W	$EA \rightarrow Rd$
	Zero-extends and shifts the contents of a specified general regimemory data and adds them with a displacement. The result is general register.
	L L B/W

Saves general register contents on the stack.

Rev. 2.00 Sep. 10, 2008 Pag

MOVMD.W	W	Transfers a data block.
		Transfers word data which begins at a memory location specified to a memory location specified by ER6. The number of word data transferred is specified by R4.
MOVMD.L	L	Transfers a data block.
		Transfers longword data which begins at a memory location specified by ER6. The number of long data to be transferred is specified by R4.

Transfers a data block with zero data detection.

Transfers byte data which begins at a memory location specified to a memory location specified by ER6. The number of byte data transferred is specified by R4. When zero data is detected during the transfer stops and execution branches to a specified address

MOVSD.B

В

Rev. 2.00 Sep. 10, 2008 Page 50 of 1132 RENESAS

DAS Decimal-adjusts an addition or subtraction result in a general re referring to the CCR to produce 2-digit 4-bit BCD data. **MULXU** B/W $Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registe bits \times 8 bits \rightarrow 16 bits, or 16 bits \times 16 bits \rightarrow 32 bits. W/L **MULU** $Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registe bits \times 8 bits \rightarrow 16 bits, or 16 bits \times 16 bits \rightarrow 32 bits. MULU/U* $Rd \times Rs \rightarrow Rd$ L Performs unsigned multiplication on data in two general registe \times 32 bits \rightarrow upper 32 bits). **MULXS** B/W $Rd \times Rs \rightarrow Rd$

 $Rd \times Rs \rightarrow Rd$

 $Rd \times Rs \rightarrow Rd$

 $Rd \div Rs \rightarrow Rd$

32 bits \rightarrow upper 32 bits).

Performs unsigned division on data in two general registers: eit \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder, or 32 bits \div 16 bits quotient and 16-bit remainder.

RENESAS

bits \times 16 bits \rightarrow 16 bits, or 32 bits \times 32 bits \rightarrow 32 bits.



Rev. 2.00 Sep. 10, 2008 Pag

REJ09



- Rd (decimal adjust) → Rd

Increments or decrements a general register by 1 or 2. (Byte or

Adds or subtracts the value 1, 2, or 4 to or from data in a general

can be incremented or decremented by 1 only.)

 $Rd \pm 1 \rightarrow Rd$. $Rd \pm 2 \rightarrow Rd$. $Rd \pm 4 \rightarrow Rd$

 $\mathsf{nu} \perp \mathsf{i} \rightarrow \mathsf{nu}$, $\mathsf{nu} \perp \mathsf{i} \rightarrow \mathsf{nu}$

DEC

ADDS

SUBS

MULS

MULS/U*

DIVXU

DAA

L

В

W/L

L

B/W

		Compares data between immediate data, general registers, and and stores the result in CCR.
NEG	B/W/L	$0 - (EAd) \to (EAd)$
		Takes the two's complement (arithmetic complement) of data in a register or the contents of a memory location.
EXTU	W/L	(EAd) (zero extension) → (EAd)
		Performs zero-extension on the lower 8 or 16 bits of data in a ge register or memory to word or longword size.
		The lower 8 bits to word or longword, or the lower 16 bits to long be zero-extended.
EXTS	W/L	(EAd) (sign extension) → (EAd)
		Performs sign-extension on the lower 8 or 16 bits of data in a ge register or memory to word or longword size.
		The lower 8 bits to word or longword, or the lower 16 bits to long be sign-extended

MAC* CLRMAC*

В

TAS

LDMAC*

STMAC*

Note

 $@ERd - 0, 1 \rightarrow (<bit 7> of @EAd)$ Tests memory contents, and sets the most significant bit (bit 7) to $(EAs) \times (EAd) + MAC \rightarrow MAC$

Only when the multiplier is available.

 $0 \rightarrow MAC$

 $MAC \rightarrow Rd$

MAC.

Clears MAC to zero. $Rs \rightarrow MAC$

Loads data from a general register to MAC.

Stores data from MAC to a general register.

Performs signed multiplication on memory contents and adds the

Rev. 2.00 Sep. 10, 2008 Page 52 of 1132

	memory location.				
Table 2.8 Shift Operation Instructions					
Instruction	Size	Function			
SHLL	B/W/L	(EAd) (shift) \rightarrow (EAd)			
SHLR		Performs a logical shift on the contents of a general register or location.			
		The contents of a general register or a memory location can be 1, 2, 4, 8, or 16 bits. The contents of a general register can be any bits. In this case, the number of bits is specified by 5-bit im data or the lower 5 bits of the contents of a general register.			
SHAL	B/W/L	(FAd) (shift) \rightarrow (FAd)			

data, general registers, and memory.

Takes the one's complement of the contents of a general regist

Performs an arithmetic shift on the contents of a general register

Rotates the contents of a general register or a memory location

Rotates the contents of a general register or a memory location

 \sim (EAd) \rightarrow (EAd)

memory location.

1-bit or 2-bit shift is possible.

1-bit or 2-bit rotation is possible.

(EAd) (rotate) \rightarrow (EAd)

(EAd) (rotate) \rightarrow (EAd)

B/W/L

B/W/L

B/W/L

NOT

SHAR

ROTL

ROTR

ROTXL

ROTXR

1-bit or 2-bit rotation is possible.

carry bit.

		3 3 3 3
BCLR/cc	В	if cc, $0 \rightarrow (\text{-bit-No} \text{ of -EAd})$
		If the specified condition is satisfied, this instruction clears a specified in a memory location to 0. The bit number can be specified by 3-immediate data, or by the lower three bits of a general register. T status can be specified as a condition.
BNOT	В	\sim (<bit-no.> of <ead>) \rightarrow (<bit-no.> of <ead>)</ead></bit-no.></ead></bit-no.>
		Inverts a specified bit in the contents of a general register or a molocation. The bit number is specified by 3-bit immediate data or the three bits of a general register.
BTST	В	\sim (<bit-no.> of <ead>) → Z</ead></bit-no.>
		Tests a specified bit in the contents of a general register or a me location and sets or clears the Z flag accordingly. The bit number specified by 3-bit immediate data or the lower three bits of a general register.
BAND	В	$C \land (\langle bit-No. \rangle \ of \langle EAd \rangle) \rightarrow C$

 $U \rightarrow (\langle U|U^{-1}VU. \rangle U) \langle \Box AU \rangle)$

lower three bits of a general register.

Clears a specified bit in the contents of a general register or a molecation to 0. The bit number is specified by 3-bit immediate data

ANDs the carry flag with a specified bit in the contents of a gener register or a memory location and stores the result in the carry flag

ANDs the carry flag with the inverse of a specified bit in the conte general register or a memory location and stores the result in the flag. The bit number is specified by 3-bit immediate data.

ORs the carry flag with a specified bit in the contents of a general or a memory location and stores the result in the carry flag. The

bit number is specified by 3-bit immediate data.

number is specified by 3-bit immediate data.

RENESAS

 $C \wedge [\sim (<bit-No.> of <EAd>)] \rightarrow C$

 $C \lor (<bit-No.> of <EAd>) \rightarrow C$

REJ09B0364-0200

BIAND

BOR

В

В

Rev. 2.00 Sep. 10, 2008 Page 54 of 1132

		data.
BILD	В	\sim (<bit-no.> of <ead>) → C</ead></bit-no.>
		Transfers the inverse of a specified bit in the contents of a gene register or a memory location to the carry flag. The bit number is by 3-bit immediate data.
BST	В	$C \rightarrow (\langle bit-No. \rangle \text{ of } \langle EAd \rangle)$
		Transfers the carry flag value to a specified bit in the contents o general register or a memory location. The bit number is specifi immediate data.
BSTZ	В	$Z \rightarrow (< bit-No. > of < EAd >)$

 $\sim C \rightarrow (<bit-No.> of <EAd>)$

specified by 3-bit immediate data.

 $(<bit-No.> of <EAd>) \rightarrow C$

BLD

BIST

В

В

Exclusive Or is the carry may with the inverse of a specified bit is contents of a general register or a memory location and stores to in the carry flag. The bit number is specified by 3-bit immediate

Transfers a specified bit in the contents of a general register or location to the carry flag. The bit number is specified by 3-bit im

Transfers the zero flag value to a specified bit in the contents of memory location. The bit number is specified by 3-bit immediate

Transfers the inverse of the carry flag value to a specified bit in contents of a general register or a memory location. The bit nur

RENESAS

REJ09

Rev. 2.00 Sep. 10, 2008 Pag

neid in memory location contents.

Table 2.10 Branch Instructions

Instruction	Size	Function
BRA/BS	В	Tests a specified bit in memory location contents. If the specified
BRA/BC		condition is satisfied, execution branches to a specified address.
BSR/BS B		Tests a specified bit in memory location contents. If the specified
BSR/BC		condition is satisfied, execution branches to a subroutine at a sp address.
Bcc	_	Branches to a specified address if the specified condition is satis
BRA/S	_	Branches unconditionally to a specified address after executing to instruction. The next instruction should be a 1-word instruction enthe block transfer and branch instructions.
JMP	_	Branches unconditionally to a specified address.
BSR	_	Branches to a subroutine at a specified address.
JSR	_	Branches to a subroutine at a specified address.
RTS	_	Returns from a subroutine.
RTS/L	_	Returns from a subroutine, restoring data from the stack to multi- general registers.

L $Rs \rightarrow VBR, Rs \rightarrow SBR$ Transfers the general register contents to VBR or SBR. STC B/W $CCR \rightarrow (EAd), EXR \rightarrow (EAd)$ Transfers the contents of CCR or EXR to a general register or r Although CCR and EXR are 8-bit registers, word-size transfers performed between them and memory. The upper 8 bits are val L $VBR \rightarrow Rd, SBR \rightarrow Rd$ Transfers the contents of VBR or SBR to a general register. ANDC В $CCR \land \#IMM \rightarrow CCR$, $EXR \land \#IMM \rightarrow EXR$ Logically ANDs the CCR or EXR contents with immediate data.

 $CCR \lor \#IMM \to CCR$, $EXR \lor \#IMM \to EXR$

 $CCR \oplus \#IMM \rightarrow CCR$, $EXR \oplus \#IMM \rightarrow EXR$

Only increments the program counter.

Logically ORs the CCR or EXR contents with immediate data.

Logically exclusive-ORs the CCR or EXR contents with immedia

Although CCR and EXR are 8-bit registers, word-size transfers performed between them and memory. The upper 8 bits are val

 $PC + 2 \rightarrow PC$

ORC

XORC

NOP

В

В

RENESAS

Rev. 2.00 Sep. 10, 2008 Pag




Figure 2.14 Instruction Formats

• Operation Field

Indicates the function of the instruction, and specifies the addressing mode and operar carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

Register Field

Specifies a general register. Address registers are specified by 3 bits, data registers by 4 bits. Some instructions have two register fields. Some have no register field.

- Effective Address Extension
 - 8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.
- Condition Field

Specifies the branch condition of Bcc instructions.

Rev. 2.00 Sep. 10, 2008 Page 58 of 1132 REJ09B0364-0200

RENESAS

		@(d:32, RnL.B)/@(d:32,Rn.W)/@(d
5	Register indirect with post-increment	@ERn+
	Register indirect with pre-decrement	@-ERn
	Register indirect with pre-increment	@+ERn
	Register indirect with post-decrement	@ERn-
6	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
7	Immediate	#xx:3/#xx:4/#xx:8/#xx:16/#xx:32
8	Program-counter relative	@(d:8,PC)/@(d:16,PC)
9	Program-counter relative with index register	@(RnL.B,PC)/@(Rn.W,PC)/@(ER
10	Memory indirect	@ @aa:8
11	Extended memory indirect	@ @ vec:7
2.8.1		20 kitmanal maniatan yuhiah ia ama
	operand value is the contents of an 8-, 16-, or ster field in the instruction code.	32-bit general register which is spe
R0H	to R7H and R0L to R7L can be specified as 8	3-bit registers.

R0 to R7 and E0 to E7 can be specified as 16-bit registers.

ER0 to ER7 can be specified as 32-bit registers.

No. Addressing Mode

Register direct

Register indirect

Register indirect with displacement

Index register indirect with displacement

1

2

3

4



Syllibol

@ERn

@(d:2,ERn)/@(d:16,ERn)/@(d:32,E

@(d:16, RnL.B)/@(d:16,Rn.W)/@(d:

Rn

The operand value is the contents of a memory location which is pointed to by the sum of contents of an address register (ERn) and a 16- or 32-bit displacement. ERn is specified by register field of the instruction code. The displacement is included in the instruction code 16-bit displacement is sign-extended when added to ERn.

This addressing mode has a short format (@(d:2, ERn)). The short format can be used wh displacement is 1, 2, or 3 and the operand is byte data, when the displacement is 2, 4, or 6 operand is word data, or when the displacement is 4, 8, or 12 and the operand is longword

2.8.4 Index Register Indirect with Displacement—@(d:16,RnL.B), @(d:32,RnL @(d:16,Rn.W), @(d:32,Rn.W), @(d:16,ERn.L), or @(d:32,ERn.L)

The operand value is the contents of a memory location which is pointed to by the sum of following operation result and a 16- or 32-bit displacement: a specified bits of the conten address register (RnL, Rn, ERn) specified by the register field in the instruction code are extended to 32-bit data and multiplied by 1, 2, or 4. The displacement is included in the i code and the 16-bit displacement is sign-extended when added to ERn. If the operand is because the code and the 16-bit displacement is sign-extended when added to ERn. If the operand is because the code and the 16-bit displacement is sign-extended when added to ERn. If the operand is because the code and the code an ERn is multiplied by 1. If the operand is word or longword data, ERn is multiplied by 2 of

respectively.

The operand value is the contents of a memory location which is pointed to by the fo operation result: the value 1, 2, or 4 is subtracted from the contents of an address reg (ERn). ERn is specified by the register field of the instruction code. After that, the or

value is stored in the address register. The value subtracted is 1 for byte access, 2 for

the memory location is accessed, 1, 2, or 4 is subtracted from the address register co

effective addresses are calculated, the contents of the general register after the first calcu

• Register indirect with pre-increment—@+ERn

access, or 4 for longword access.

- The operand value is the contents of a memory location which is pointed to by the fo operation result: the value 1, 2, or 4 is added to the contents of an address register (E
- is specified by the register field of the instruction code. After that, the operand value in the address register. The value added is 1 for byte access, 2 for word access, or 4 to longword access.
- Register indirect with post-decrement—@ERn— The operand value is the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to by the contents of a memory location which is pointed to be contents of the cont an address register (ERn). ERn is specified by the register field of the instruction code

the remainder is stored in the address register. The value subtracted is 1 for byte according to the subtracted is 1 for byte according to the stored in the address register. word access, or 4 for longword access. using this addressing mode, data to be written is the contents of the general register after calculating an effective address. If the same general register is specified in an instruction

an effective address is used in the second calculation of an effective address. Example 1:

MOV.W R0, @ER0+

When ER0 before execution is H'12345678, H'567A is written at H'12345678.



There are 8-bit (@aa:8), 16-bit (@aa:16), 24-bit (@aa:24), and 32-bit (@aa:32) absolute addresses.

To access the data area, the absolute address of 8 bits (@aa:8), 16 bits (@aa:16), or 32 bi (@aa:32) is used. For an 8-bit absolute address, the upper 24 bits are specified by SBR. F bit absolute address, the upper 16 bits are sign-extended. A 32-bit absolute address can ad entire address space.

To access the program area, the absolute address of 24 bits (@aa:24) or 32 bits (@aa:32) For a 24-bit absolute address, the upper 8 bits are all assumed to be 0 (H'00).

Table 2.13 shows the accessible absolute address ranges.

Table 2.13 Absolute Address Access Ranges

(@aa:32)

Absolute Address		Normal Mode	Middle Mode	Advanced Mode	Maxim Mode
Data area	8 bits (@aa:8)	A consecutive	256-byte area (the	upper address is s	set in SB
	16 bits (@aa:16)	H'0000 to H'FFFF	H'000000 to H'007FFF,	H'00000000 t H'FFFF8000 t	
	32 bits (@aa:32)	_	H'FF8000 to H'FFFFFF	H'00000000 t	o H'FFFF
Program area	24 bits (@aa:24)	_	H'000000 to H'FFFFF	H'00000000 t	o H'00FF
	32 bits	_		H'00000000 to	H'0000

H'00FFFFF

H'FFFF

manipulation instructions contain 3-bit immediate data in the instruction code, for specific number. The BFLD and BFST instructions contain 8-bit immediate data in the instruction specifying a bit field. The TRAPA instruction contains 2-bit immediate data in the incode, for specifying a vector address.

2.8.8 Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the Bcc and BSR instructions. The operand value is a 32-bit branch which is the sum of an 8- or 16-bit displacement in the instruction code and the 32-bit at the PC contents. The 8-bit or 16-bit displacement is sign-extended to 32 bits when added contents. The PC contents to which the displacement is added is the address of the first next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 word-32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The revalue should be an even number. In advanced mode, only the lower 24 bits of this branch are valid; the upper 8 bits are all assumed to be 0 (H'00).

2.8.9 Program-Counter Relative with Index Register—@(RnL.B, PC), @(Rn.Vor @(ERn.L, PC)

This mode is used in the Bcc and BSR instructions. The operand value is a 32-bit branch which is the sum of the following operation result and the 32-bit address of the PC contents of an address register specified by the register field in the instruction code (Rnl ERn) is zero-extended and multiplied by 2. The PC contents to which the displacement the address of the first byte of the next instruction. In advanced mode, only the lower 24

this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00).

advanced mode, the first byte of the longword-size data is assumed to be all 0 (H'00).

Note that the top part of the address range is also used as the exception handling vector as vector address of an exception handling other than a reset or a CPU address error can be by VBR.

Figure 2.15 shows an example of specification of a branch address using this addressing




Figure 2.15 Branch Address Specification in Memory Indirect Mode

REJ09B0364-0200




advanced mode, the first byte of the longword-size data is assumed to be all 0 (H'00).

2.8.12 **Effective Address Calculation**

Tables 2.14 and 2.15 show how effective addresses are calculated in each addressing me lower bits of the effective address are valid and the upper bits are ignored (zero extende extended) according to the CPU operating mode.

The valid bits in middle mode are as follows:


- The lower 16 bits of the effective address are valid and the upper 16 bits are sign-ex the transfer and operation instructions.
 - The lower 24 bits of the effective address are valid and the upper eight bits are zerofor the branch instructions.



Rev. 2.00 Sep. 10, 2008 Page 66 of 1132

REJ09B0364-0200





2.8.13 MOVA Instruction

The MOVA instruction stores the effective address in a general register.

- 1. Firstly, data is obtained by the addressing mode shown in item 2 of table 2.14.
- 2. Next, the effective address is calculated using the obtained data as the index by the a mode shown in item 5 of table 2.14. The obtained data is used instead of the general The result is stored in a general register. For details, see H8SX Family Software Marketing and the stored in the stored



Rev. 2.00 Sep. 10, 2008 Pag REJ09 The reset state can also be entered by a watchdog timer overflow when available.

• Exception-handling state

The exception-handling state is a transient state that occurs when the CPU alters the reprocessing flow due to activation of an exception source, such as, a reset, trace, interretrap instruction. The CPU fetches a start address (vector) from the exception handling

table and branches to that address. For further details, see section 6, Exception Handle

Program execution state

In this state the CPU executes program instructions in sequence.

Bus-released state

The bus-released state occurs when the bus has been released in response to a bus req a bus master other than the CPU. While the bus is released, the CPU halts operations.

Program stop state

This is a power-down state in which the CPU stops operating. The program stop state when a SLEEP instruction is executed or the CPU enters hardware standby mode. For see section 25, Power-Down Modes.




Figure 2.16 State Transitions

Rev. 2.00 Sep. 10, 2008 Page 68 of 1132

REJ09B0364-0200



1	0	0		Disabled	16 bi
1	0	1	- landa		
			disabled extended mode	Disabled	8 bits
1	1	0	On-chip ROM enabled extended mode	Enabled	8 bits
1	1	1	Single-chip mode	Enabled	
le. The i	initial e	external bus	widths are 8 bits or 16 bits. As the LSI	initiation	mod
1	e. The i	e. The initial e	e. The initial external bus	LSI, an advanced mode as the CPU operating mode and a 16-Mby te. The initial external bus widths are 8 bits or 16 bits. As the LSI	LSI, an advanced mode as the CPU operating mode and a 16-Mbyte address the initial external bus widths are 8 bits or 16 bits. As the LSI initiation the extended mode, on-chip ROM initiation mode, or single-chip initiation made.

Modes 1 and 2 are the user boot mode and the boot mode, respectively, in which the flas can be programmed and erased. For details on the user boot mode and boot mode, see so Flash Memory.

Mode 3 is the boundary scan function enabled single-chip mode. For details on the bour function, see section 23, Boundary Scan.

Mode 7 is a single-chip initiation mode. All I/O ports can be used as general input/output The external address space cannot be accessed in the initial state, but setting the EXPE I system control register (SYSCR) to 1 enables to use the external address space. After th address space is enabled, ports D, E, and F can be used as an address output bus and por as a data bus by specifying the data direction register (DDR) for each port. When the ex

Mode

1

2

3

selected.

MD2

0

0

0

MD₁

0

1

1

MD0

1

0

1

Mode

mode

Advanced

Space

16 Mbytes

Mode

User boot mode

Boundary scan

Boot mode

ROM

Enabled

Enabled

Enabled

Defa

RENESAS



REJ09

Rev. 2.00 Sep. 10, 2008 Pag

The following registers are related to the operating mode setting.

- Mode control register (MDCR)
- System control register (SYSCR)

3.2.1 Mode Control Register (MDCR)

MDCR indicates the current operating mode. When MDCR is read from, the states of sig MD3 to MD0 are latched. Latching is released by a reset.

Bit	15	14	13	12	11	10	9	
Bit Name		_			MDS3	MDS2	MDS1	
Initial Value	0	1	0	1	Undefined*	Undefined*	Undefined*	Un
R/W	R	R	R	R	R	R	R	
Bit	7	6	5	4	3	2	1	
Bit Name					_		_	
Initial Value	0	1	0	1	Undefined*	Undefined*	Undefined*	Un
R/W	R	R	R	R	R	R	R	

Note: * Determined by pins MD2 to MD0.

Rev. 2.00 Sep. 10, 2008 Page 70 of 1132

REJ09B0364-0200

RENESAS

				latches are released by a reset.
7	_	0	R	Reserved
6	_	1	R	These are read-only bits and cannot be mo
5	_	0	R	
4		1	R	

R

* Determined by pins MD2 to MD0. Note:

Undefined*

Undefined* Undefined* Undefined*

3

2

Table 3.2 Settings of Bits MDS3 to MDS0

MCU Operating		Mode Pi	ns		N	MDCR		
Mode	MD2	MD1	MD0	MDS3	MDS2	MDS1		
1	0	0	1	1	1	0		
2	0	1	0	1	1	0		
3	0	1	1	0	1	0		
4	1	0	0	0	0	1		
5	1	0	1	0	0	0		
6	1	1	0	0	1	0		
7	1	1	1	0	1	0		



Rev. 2.00 Sep. 10, 2008 Pag

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Note:	* The initial valu	ue depends on	the startup r	mode.			
		Initial					
Bit	Bit Name	Value	R/W	Descriptio	ns		
15	_	1	R/W	Reserved			
14	_	1	R/W	These bits always be	_	read as 1.	The write val
13	MACS	0	R/W	MAC Satur	ation Oper	ation Conti	ol
				Selects eith operation f		-	on or non-satu n.
				0: MAC ins	truction is	non-satura	tion operation
				1: MAC ins	truction is	saturation o	operation
12	_	1	R/W	Reserved			
				This bit is a always be	-	d as 1. The	write value s
11	FETCHMD	0	R/W	Instruction	Fetch Mod	le Select	
				32 bits. Se	lect the bus on the use	s width for i	ion in units of nstruction feto for the storag

DTCMD

1

Bit Name

Initial Value

0

0

0

0

0

0

Rev. 2.00 Sep. 10, 2008 Page 72 of 1132

0: 32-bit mode 1: 16-bit mode

			external bus cycle should not be executed.
			The external bus cycle may be carried out in with the internal bus cycle depending on the sthe write data buffer function.
			0: External bus disabled
			1: External bus enabled
RAME	1	R/W	RAM Enable
			Enables or disables the on-chip RAM. This bi
			initialized when the reset state is released. Do 0 during access to the on-chip RAM.
-	RAME	RAME 1	RAME 1 R/W

R/W

R/W

When writing 0 to this bit after reading EXPE

These bits are always read as 0. The write va

1: On-chip RAM enabled

Selects DTC operating mode. 0: DTC is in full-address mode 1: DTC is in short address mode

Reserved

always be 0.

DTC Mode Select

0	_	1	R/W	Reserved
				This bit is always read as 1. The write value s always be 1.
Notes:	1. T	he initial value d	lepends on t	he LSI initiation mode.
			•	he EXPE and PCJKE bits when the external ad 2.3.11, Port Function Control Register D (PFCF

All 0

1

7 to 2

DTCMD

1

REJ09

Rev. 2.00 Sep. 10, 2008 Pag

This is the boot mode for the flash memory. The LSI operates in the same way as in mod except for programming and erasing of the flash memory. For details, see section 22, Flash Memory.

3.3.3 Mode 3

This is the boundary scan function enabled single-chip activation mode. The operation is as mode 7 except for the boundary scan function. For details on the boundary scan functisection 23, Boundary Scan.

3.3.4 Mode 4

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, and chip ROM is disabled.

The initial bus width mode immediately after a reset is 16 bits, with 16-bit access to all at Ports D, E, and F function as an address bus, ports H and I function as a data bus, and par ports A and B function as bus control signals. However, if all areas are designated as an 8 access space by the bus controller, the bus mode switches to 8 bits, and only port H funct data bus.

RENESAS

3.3.6 Mode 6

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, at chip ROM is enabled.

The initial bus width mode immediately after a reset is eight bits, with 8-bit access to all Ports D, E, and F function as input ports, but they can be used as an address bus by spec data direction register (DDR) for each port. For details, see section 12, I/O Ports. Port H as a data bus, and parts of ports A and B function as bus control signals. However, if any designated as a 16-bit access space by the bus controller, the bus width mode switches to and ports H and I function as a data bus.

3.3.7 Mode 7

The CPU operating mode is advanced mode in which the address space is 16 Mbytes, at chip ROM is enabled.

All I/O ports can be used as general input/output ports. The external address space cannot

accessed in the initial state, but setting the EXPE bit in the system control register (SYS enables the external address space. After the external address space is enabled, ports D, can be used as an address output bus and ports H and I as a data bus by specifying the direction register (DDR) for each port. When the external address space is not in use, port K can be used by setting the PCJKE bit in the port function control register D (PFCRD) details, see section 12, I/O Ports.

3	P*/C	P*/C	P*/C	P*/C	P*/C	P*/A	P*/A	P*/A	P*/A/C	P*/D
4	P/C*	P/C*	P*/C	P*/C	P/C*	Α	Α	Α	P*/A/C	D
5	P/C*	P/C*	P*/C	P*/C	P/C*	Α	Α	Α	P*/A/C	D
6	P/C*	P/C*	P*/C	P*/C	P*/C	P*/A	P*/A	P*/A	P*/A/C	D
7	P*/C	P*/C	P*/C	P*/C	P*/C	P*/A	P*/A	P*/A	P*/A/C	P*/D

[Legend]

P: I/O port

A: Address bus output

D: Data bus input/output

C: Control signals, clock input/output

*: Immediately after a reset

3.4 Address Map

3.4.1 Address Map

Figures 3.1 to 3.3 show the address map in each operating mode.

	reserved area*1*3	\ \	reserved area*1*3)	<u>)</u>)
H'FD9000	Access prohibited area	H'FD9000	Access prohibited area	H'FD9000	Access prohi
H'FDC000	External address space/ reserved area*1*3	H'FDC000	External address space/ reserved area*1*3	H'FDC000	External addı
H'FEC000 H'FEE000	Rreserved area*3	H'FEC000 H'FEE000	Rreserved area*3	H'FEC000 H'FEE000	Rreserved
	On-chip RAM* ²		On-chip RAM/ External address space* ⁴		On-chip External addre
H'FFC000	External address anasa/	H'FFC000	External address anacol	H'FFC000	

External address space/

External address space/

reserved area*1*3

On-chip I/O registers

External address space/

reserved area*1*3

On-chip I/O registers

External address space/

External address space/

reserved area*1*3

On-chip I/O registers

External address space/

reserved area*1*3

On-chip I/O registers

H'FFEA00

H'FFFF00

H'FFFF20

H'EEEEE

Notes:1. This area is specified as the external address space when EXPE = 1 and the reserved area when EXPE = 2. The on-chip RAM is used for flash memory programming. Do not clear the RAME bit in SYSCR to 0.

3. Do not access the reserved areas.4. This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.

H'FFEA00

H'FFFF00

H'FFFF20

H'FFFFFF

Figure 3.1 Address Map in Each Operating Mode of H8SX/1638 and H8SX/16



H'FFEA00

H'FFFF00

H'FFFF20


H'FFFFFF

External add

On-chip I/O

External add

On-chip I/C



2. This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.

Figure 3.1 Address Map in Each Operating Mode of H8SX/1638 and H8SX/163

Rev. 2.00 Sep. 10, 2008 Page 78 of 1132

REJ09B0364-0200



H'FD9000	Access prohibited area	H'FD9000	Access prohibited area	H'FD9000	Access proh
H'FDC000	External address space/ reserved area*1*3	H'FDC000	External address space/ reserved area*1*3	H'FDC000	External add
H'FEC000	Reserved area*3	H'FEC000	Reserved area*3	H'FEC000	Reserved
H'FF2000	On-chip RAM* ²	H'FF2000	On-chip RAM/ External address space*4	H'FF2000	On-chip External addr
H'FFC000	External address space/ reserved area*1*3	H'FFC000	External address space/ reserved area*1*3	H'FFC000	External add
H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O

External address space/

reserved area*1*3

External address space

reserved area*1*3

On-chip I/O registers

Notes:1. This area is specified as the external address space when EXPE = 1 and the reserved area when EXPE =

- :1. This area is specified as the external address space when EXPE = 1 and the reserved area when EXPE = 1. The on-chip RAM is used for flash memory programming. Do not clear the RAME bit in SYSCR to 0.
- 3. Do not access the reserved areas.

External address space

reserved area*1*3

On-chip I/O registers

H'FFFF00

H'FFFF20

H'FFFFFF

External address space/

reserved area*1*3

Do not access the reserved areas.
 This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.

H'FFFF00

H'FFFF20

H'FFFFFF

Figure 3.2 Address Map in Each Operating Mode of H8SX/1634 and H8SX/16



Rev. 2.00 Sep. 10, 2008 Pag


H'FFFF00

H'FFFF20

H'FFFFFF

External add

On-chip I/O



2. This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.

Figure 3.2 Address Map in Each Operating Mode of H8SX/1634 and H8SX/163

Rev. 2.00 Sep. 10, 2008 Page 80 of 1132



H'FD9000	Access prohibited area	H'FD9000	Access prohibited area	H'FD9000	Access proh
H'FDC000	External address space/ reserved area*1*3	H'FDC000	External address space/ reserved area*1*3	H'FDC000	External add
H'FEC000	Reserved area*3	H'FEC000	Reserved area*3	H'FEC000	Reserved
H'FF6000	On-chip RAM* ²	H'FF6000	On-chip RAM/ External address space*4	H'FF6000	On-chip External addr
H'FFC000	External address space/ reserved area*1*3	H'FFC000	External address space/ reserved area*1*3	H'FFC000	External add
H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O registers	H'FFEA00	On-chip I/O
H'FFFF00	External address space/	H'FFFF00	External address space/	H'FFFF00	

External address space/

reserved area*1*3

reserved area*1*3

On-chip I/O registers

Notes:1. This area is specified as the external address space when EXPE = 1 and the reserved area when EXPE =

H'FFFF20

H'FFFFFF

- 2. The on-chip RAM is used for flash memory programming. Do not clear the RAME bit in SYSCR to 0.
- 3. Do not access the reserved areas.

reserved area*1*3

On-chip I/O registers

H'FFFF20

H'FFFFFF

External address space/

reserved area*1*3

4. This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.

Figure 3.3 Address Map in Each Operating Mode of H8SX/1632 and H8SX/16



Rev. 2.00 Sep. 10, 2008 Pag


H'FFFF20

H'FFFFFF

REJ09

External add

On-chip I/O



2. This area is specified as the external address space by clearing the RAME bit in SYSCR to 0.

Figure 3.3 Address Map in Each Operating Mode of H8SX/1632 and H8SX/163

Rev. 2.00 Sep. 10, 2008 Page 82 of 1132



when using power-on resert and voltage monitoring resert, RES pin must be fixed high

Table 4.1 Reset Names And Sources

Reset Name	Source
Pin reset	Voltage input to the $\overline{\rm RES}$ pin is driven lo
Power-on reset*	Vcc rises or lowers
Voltage-monitoring reset*	Vcc falls (voltage detection: Vdet)
Deep software standby reset	Deep software standby mode is cancele interrupt.
Watchdog timer reset	The watchdog timer overflows.

Note: * Supported only by the H8SX/1638L Group.






Figure 4.1 Block Diagram of Reset Circuit

Note that some registers are not initialized by any of the resets. The following describes t internal registers.

The PC, one of the CPU internal registers, is initialized by loading the start address from addresses with the reset exception handling. At this time, the T bit in EXR is cleared to 0 bits in EXR and CCR are set to 1. The general registers, MAC, and other bits in CCR are initialized.

The initial value of the SP (ER7) is undefined. The SP should be initialized using the MC instruction immediately after a reset. For details, see section 2, CPU. For other registers t not initialized by a reset, see register descriptions in each section.

When a reset is canceled, the reset exception handling is started. For the reset exception is see section 6.3, Reset.

Rev. 2.00 Sep. 10, 2008 Page 84 of 1132



Rev. 2.00 Sep. 10, 2008 Pag

Bit	7	6	5	4	3	2	1	0
Bit name	DPSRSTF	_	_	_	_	LVDF*2	_	PORF*2
Initial value:	0	0	0	0	0	0*3	0*3	0*3
R/W:	R/(W)*1	R/W	R/W	R/W	R/W	R/W*4	R/W	R/W*5

Note: 1. Only 0 can be written to clear the flag.

- 2. Supported only by the H8SX/1638LGroup.
- 3. Initial value is undefined in the H8SX/1638L Group.
- 4. Only 0 can be written to clear the flag in the H8SX/1638L Group.
- 5. Only read is possible in the H8SX/1638L Group.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	DPSRSTF	0	R/(W)*1	Deep Software Standby Reset Flag
				Indicates that deep software standby mode is car an interrupt source specified with DPSIER or DPS and an internal reset is generated.
				[Setting condition]
			When deep software standby mode is cancinterrupt source.	
				[Clearing conditions]
				When this bit is read as 1 and then written by
				 When a pin reset, power-on reset*², or voltage monitoring reset*² is generated.
6 to 3	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value always be 0.

Rev. 2.00 Sep. 10, 2008 Page 86 of 1132



			[Setting condition]
			Vcc falling to or below Vdet.
			[Clearing condition]
			 After Vcc has exceeded Vdet and the spectabilization period has elapsed, writing 0 to after reading it as 1.
			Generation of a pin reset or power-on reset
1	_	Undefined R/W	Reserved
			The write value should always be 0.
0	PORF	Undefined R	Power-on Reset Flag
			This bit indicates that a power-on reset has be generated.
			[Setting condition]
			Generation of a power-on reset
			[Clearing condition]
			Generation of a pin reset
Notes:	1. Only 0 c	can be written to clear	the flag.
	Support	ted only by the H8SX/	/1638L Group.

Bit

2

Bit Name

LVDF

Value

R/W

Undefined R/(W)*1

Description

This bit indicates that the voltage detection circ detected a low voltage (Vcc at or below Vdet).

LVD Flag



Rev. 2.00 Sep. 10, 2008 Pag

Bit	Bit Name	Initial Value	R/W	Description
7	WOVF	0	R/(W)*	Watchdog Timer Overflow Flag
				This bit is set when TCNT overflows in watchdog timer r not set in interval timer mode. Only 0 can be written to.
				[Setting condition]
				When TCNT overflows (H'FF \rightarrow H'00) in watchdog time
				[Clearing condition]
				When this bit is read as 1 and then written by 0.
				(The flag must be read after writing of 0, when this bit is by the CPU using an interrupt.)
6	RSTE	0	R/W	Reset Enable
				Selects whether or not the LSI internal state is reset by a overflow in watchdog timer mode.
				 Internal state is not reset when TCNT overflows. (Alth LSI internal state is not reset, TCNT and TCSR of the reset.)
				1: Internal state is reset when TCNT overflows.
5	_	0	R/W	Reserved
				Although this bit is readable/writable, operation is not aft this bit.
4 to 0	_	1	R	Reserved
				These are read-only bits but cannot be modified.

Rev. 2.00 Sep. 10, 2008 Page 88 of 1132

Note: * Only 0 can be written to clear the flag.



This is an internal reset generated by the power-on reset circuit.

If RES is in the high-level state when power is supplied, a power-on reset is generated. has exceeded Vpor and the specified period (power-on reset time) has elapsed, the chip from the power-on reset state. The power-on reset time is a period for stabilization of the power supply and the LSI circuit.

If \overline{RES} is at the high-level when the power-supply voltage (Vcc) falls to or below Vpor, on reset is generated. The chip is released after Vcc has risen above Vpor and the power time has elapsed.

After a power-on reset has been generated, the PORF bit in RSTSR is set to 1. The POR a read-only register and is only initialized by a pin reset. Figure 4.2 shows the operation power-on reset.




Figure 4.2 Operation of a Power on Reset

4.6 Power Supply Monitoring Reset (H8SX1638L Group)

This is an internal reset generated by the power-supply detection circuit.

When Vcc falls below Vdet in the state where the LVDE bit in LVDCR has been set to 1 LVDR1 bit has been cleared to 0, a voltage-monitoring reset is generated. When Vcc sub rises above Vdet, release from the voltage-monitoring reset proceeds after a specified time elapsed.

For details of the voltage-monitoring reset, see section 5, Voltage Detection Circuit (LVI section 27, Electrical Characteristics.

Rev. 2.00 Sep. 10, 2008 Page 90 of 1132



This is an internal reset generated by the watchdog timer.

When the RSTE bit in RSTCSR is set to 1, a watchdog timer reset is generated by a TC overflow. After a certain time, the watchdog timer reset is canceled.

For details of the watchdog timer reset, see section 16, Watchdog Timer (WDT).



Rev. 2.00 Sep. 10, 2008 Pag




Figure 4.3 Example of Reset Generation Source Determination Flow

REJ09B0364-0200

RENESAS

Capable of detecting the power-supply voltage (Vcc) becoming less than or equal to Capable of generating an internal reset or interrupt when a low voltage is detected.

A block diagram of the voltage detection circuit is shown in figure 5.1.




Figure 5.1 Block Diagram of Voltage-Detection Circuit

LVDE, LVDRI, and LVDMON are initialized by a pin reset or power-on reset

Bit

Bit name	LVDE	LVDRI	_	LVDMON		_	<u> </u>	
Initial value	e: 0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R	R/W	R/W	R/W	
Bit	Bit Name	Initial Va	lue R/W	/ Desc	cription			
7	LVDE	0	R/W	LVD	Enable			
					bit enables rupt by the v		J	
				0: Dis	sabled			
				1: En	nabled			
6	LVDRI	0	R/W	LVD	Reset/Inter	rupt Select	1	
				interr circui LVDF	bit selects v rupt is gene it detects a RI bit, ensul lisabled stat	erated wher low voltage re that low-	n the voltag e. When mo voltage de	ge d odif tect
					reset is gen etected.	nerated whe	en a voltage	e is
					n interrupt is tected.	s generated	d when a lo	w v
5	_	0	R/W	/ Rese	rved			
					bit is alway: ld always b		and the w	rite

Rev. 2.00 Sep. 10, 2008 Page 94 of 1132



5.2.2 Reset Status Register (RSTSR)

RSTSR indicates the source of an internal reset or voltage monitoring interrupt.

Bit	7	6	5	4	3	2	1	
Bit name	DPSRSTF	_	_	_	_	LVDF	_	
Initial value:	0	0	0	0	0	Undefined	Undefined	
R/W:	R/(W)*	R/W	R/W	R/W	R/W	R/(W)*	R/W	

Note: * To clear the flag, only 0 should be written to.

Bit	Bit Name	Initial Value	R/W	Description
7	DPSRSTF	0	R/W*	Deep Software Standby Reset Flag
				This bit indicates release from deep sof standby mode due to the interrupt source selected by DPSIER and DPSIEGR, an generation of an internal reset.
				[Setting condition]
				Release from deep software standby me an interrupt source.
				[Clearing condition]
				Writing 0 to the bit after reading it a
				 Generation of a pin reset, power or voltage monitoring reset.

RENESAS

Rev. 2.00 Sep. 10, 2008 Pag

				specified stabilization period has elap writing 0 to the bit after reading it as 1
				Generation of a pin reset or power-or
1	_	Undefined	R/W	Reserved
				The write value should always be 0.
0	PORF	Undefined	R	Power-on Reset Flag
				This bit indicates that a power-on reset h generated.
				[Setting condition]
				Generation of a power-on reset
				[Clearing condition]

[Clearing condition]

Generation of a pin reset

After Vcc has exceeded Vdet and th

Note: * To clear the flag, only 0 should be written to.



Rev. 2.00 Sep. 10, 2008 Page 96 of 1132

period for stabilization (t_{por}) has elapsed. The period for stabilization (t_{por}) is a time that is by the voltage detection circuit in order to stabilize the Vcc and the internal circuit of the

When a voltage-monitoring reset is generated, the LVDF bit is set to 1.

For details, see section 27, Electrical Characteristics.




Figure 5.2 Timing of the Voltage-Monitoring Reset

the IRQ14SR and IRQ14SF bits in the ISCR to 01 (interrupt request on falling edge).

Figure 5.4 shows the procedure for setting the voltage-monitoring interrupt.




Figure 5.3 Timing of the Voltage-Monitoring Interrupt

Rev. 2.00 Sep. 10, 2008 Page 98 of 1132

REJ09B0364-0200

RENESAS




Figure 5.4 Example of the Procedure for Setting the Voltage-Monitoring Inte

Rev. 2.00 Sep. 10, 2008 Pag

value of the LVDMON bit in LVDCR. When the LVDMON bit has been enabled by sett LVDE bit, 0 indicates that Vcc is at or below Vdet and 1 indicates that Vcc is above Vdet bit should be read while the voltage-monitoring reset has been disabled by setting the LV to 1.

Before clearing the LVDF bit in RSTSR to 0, confirm that the LVDMON bit is set to 1 (in that Vcc is above Vdet). When it is impossible to clear the LVDF bit despite the LVDMO being 1, the voltage-detection circuit is in the state of waiting for stabilization. In such cat the bit again after the stabilization time (t_{por}) has elapsed.

RENESAS

Rev. 2.00 Sep. 10, 2008 Page 100 of 1132

Exception Types and Priority Table 6.1

Exception Type

Reset

Priority

High

		overflows. The CPU enters the reset state when to pin is low.
	Illegal instruction	Exception handling starts when an undefined code executed.
	Trace*1	Exception handling starts after execution of the cuinstruction or exception handling, if the trace (T) b is set to 1.
	Address error	After an address error has occurred, exception ha starts on completion of instruction execution.
	Interrupt	Exception handling starts after execution of the cuinstruction or exception handling, if an interrupt re occurred.*2
	Sleep instruction	Exception handling starts by execution of a sleep (SLEEP), if the SSBY bit in SBYCR is set to 0 and SLPIE bit in SBYCR is set to 1.
Low	Trap instruction*3	Exception handling starts by execution of a trap in (TRAPA).

Exception Handling Start Timing

Exception handling starts at the timing of level cha low to high on the RES pin, or when the watchdog

Notes: 1. Traces are enabled only in interrupt control mode 2. Trace exception handling executed after execution of an RTE instruction. 2. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or

- instruction execution, or on completion of reset exception handling.
- 3. Trap instruction exception handling requests and sleep instruction exception requests are accepted at all times in program execution state.

Advanced, I

!	Vector Number	Normal Mode*2	Maximum* ²
	0	H'0000 to H'0001	H'0000 to H'0
Reserved for system use		H'0002 to H'0003	H'0004 to H'
	2	H'0004 to H'0005	H'0008 to H'
	3	H'0006 to H'0007	H'000C to H'
	4	H'0008 to H'0009	H'0010 to H'
	5	H'000A to H'000B	H'0014 to H'0
m use	6	H'000C to H'000D	H'0018 to H'
	7	H'000E to H'000F	H'001C to H'
(#0)	8	H'0010 to H'0011	H'0020 to H'
(#1)	9	H'0012 to H'0013	H'0024 to H'
(#2)	10	H'0014 to H'0015	H'0028 to H'0
(#3)	11	H'0016 to H'0017	H'002C to H'
	12	H'0018 to H'0019	H'0030 to H'
*3	13	H'001A to H'001B	H'0034 to H'
t	14	H'001C to H'001D	H'0038 to H'
m use	15	H'001E to H'001F	H'003C to H
	17	H'0022 to H'0023	H'0044 to H'
	18	H'0024 to H'0025	H'0048 to H'
	(#0) (#1) (#2) (#3)	0 m use	0 H'0000 to H'0001 m use 1 H'0002 to H'0003 2 H'0004 to H'0005 3 H'0006 to H'0007 4 H'0008 to H'0009 5 H'000A to H'000B m use 6 H'000C to H'000D 7 H'000E to H'000F (#0) 8 H'0010 to H'0011 (#1) 9 H'0012 to H'0013 (#2) 10 H'0014 to H'0015 (#3) 11 H'0016 to H'0017 12 H'0018 to H'0019 ** 13 H'001A to H'001B ot 14 H'001C to H'001D m use 15 H'001E to H'001F H'001E to H'001F H'001E to H'001F H'001E to H'001F

RENESAS

	IRQ5	69	H'008A to H'008B	H'0114 to H
	IRQ6	70	H'008C to H'008D	H'0118 to H
	IRQ7	71	H'008E to H'008F	H'011C to F
	IRQ8	72	H'0090 to H'0091	H'0120 to H
	IRQ9	73	H'0092 to H'0093	H'0124 to H
	IRQ10	74	H'0094 to H'0095	H'0128 to H
	IRQ11	75	H'0096 to H'0097	H'012C to H
	IRQ12	76	H'0098 to H'0099	H'0130 to H
	IRQ13	77	H'009A to H'009B	H'0134 to F
	IRQ14	78	H'009C to H'009D	H'0138 to F
	IRQ15	79	H'009E to H'009F	H'013C to I
Internal interrupt*4		80	H'00A0 to H'00A1	H'0140 to H
		255	H'01FE to H'01FF	H'03FC to I
Notes: 1. Lower 1	6 bits of th	ne address.		

3. A DMA address error is generated by the DTC and DMAC.

IRQ2

IRQ3

IRQ4

66

67

68

- 2. Not available in this LSI.
- 4. For details of internal interrupt vectors, see section 7.5, Interrupt Exception H Vector Table.

REJ09

Rev. 2.00 Sep. 10, 2008 Page

H'0108 to H

H'010C to H

H'0110 to H

H'0084 to H'0085

H'0086 to H'0087

H'0088 to H'0089

A reset has priority over any other exception. When the \overline{RES} pin goes low, all processing this LSI enters the reset state. To ensure that this LSI is reset, hold the \overline{RES} pin low for at ms with $\overline{\text{the STBY}}$ pin driven high when the power is turned on. When operation is in pro

The chip can also be reset by overflow of the watchdog timer. For details, see section 16, Watchdog Timer (WDT).

A reset initializes the internal state of the CPU and the registers of the on-chip peripheral The interrupt control mode is 0 immediately after a reset.

6.3.1 Reset Exception Handling

hold the RES pin low for at least 20 cycles.

When the RES pin goes high after being held low for the necessary time, this LSI starts reexception handling as follows:

1. The internal state of the CPU and the registers of the on-chip peripheral modules are

- initialized, VBR is cleared to H'00000000, the T bit is cleared to 0 in EXR, and the I set to 1 in EXR and CCR.

 The reset exception handling vector address is read and transferred to the PC, and pro-
- 2. The reset exception handling vector address is read and transferred to the PC, and pro execution starts from the address indicated by the PC.

Figures 6.1 and 6.2 show examples of the reset sequence.



After the reset state is released, MISTPCKA and MISTPCKD are initialized to fight an respectively, and all modules except the DTC and DMAC enter the module stop state.

Consequently, on-chip peripheral module registers cannot be read or written to. Register and writing is enabled when the module stop state is canceled.




Figure 6.1 Reset Sequence (On-chip ROM Enabled Advanced Mode)



Rev. 2.00 Sep. 10, 2008 Page




Figure 6.2 Reset Sequence (16-Bit External Access in On-chip ROM Disabled Advanced Mode)

Rev. 2.00 Sep. 10, 2008 Page 106 of 1132

REJ09B0364-0200

RENESAS

handling routine by the RTE instruction, trace mode resumes. Trace exception handling carried out after execution of the RTE instruction.

Interrupts are accepted even within the trace exception handling routine.

Table 6.4 Status of CCR and EXR after Trace Exception Handling

Interrupt Control Mode		CCR		EXR	
	I	UI	Т	I2 to	
0	Trace exception handling cannot be used.				
2	1	_	0	_	
[lagend]					

[Legend]

- 1: Set to 1
- 0: Cleared to 0
- Retains the previous value.

Rev. 2.00 Sep. 10, 2008 Page


		Fetches instructions from areas other than on-chip peripheral module space*1	No (no
		Fetches instructions from on-chip peripheral module space*1	Occurs
		Fetches instructions from external memory space in single-chip mode	Occurs
		Fetches instructions from access prohibited area.*2	Occurs
Stack operation	CPU	Accesses stack when the stack pointer value is even address	No (no
		Accesses stack when the stack pointer value is odd	Occurs
Data read/write	CPU	Accesses word data from even addresses	No (no
		Accesses word data from odd addresses	No (no
		Accesses external memory space in single-chip mode	Occurs
		Accesses to access prohibited area*2	Occurs
Data read/write	DTC or DMAC	Accesses word data from even addresses	No (no
		Accesses word data from odd addresses	No (no
		Accesses external memory space in single-chip mode	Occurs
		Accesses to access prohibited area*2	Occurs
Single address transfer	DMAC	Address access space is the external memory space for single address transfer	No (no
		Address access space is not the external memory space for single address transfer	Occurs
Notes: 1. For	on-chip periphe	eral module space, see section 9, Bus Controller (BS	SC).
2. For t	the access-prol	nibited area, refer to figure 3.1 in section 3.4, Addres	ss Map
		-	-

Fetches instructions from even addresses

Fetches instructions from odd addresses

No (no

Occurs



Instruction fetch CPU

program execution starts from that address.

Even though an address error occurs during a transition to an address error exception ha address error is not accepted. This prevents an address error from occurring due to stack exception handling, thereby preventing infinitive stacking.

If the SP contents are not a multiple of 2 when an address error exception handling occur stacked values (PC, CCR, and EXR) are undefined.

When an address error occurs, the following is performed to halt the DTC and DMAC.


- The ERR bit of DTCCR in the DTC is set to 1.
- The ERRF bit of DMDR_0 in the DMAC is set to 1.
- The DTE bits of DMDRs for all channels in the DMAC are cleared to 0 to forcibly t transfer.

Table 6.6 shows the state of CCR and EXR after execution of the address error exception handling.

Table 6.6 Status of CCR and EXR after Address Error Exception Handling

	CCR			EXR	
Interrupt Control Mode	Ī	UI	Т	I2	
0	1	_	_	_	
2	1	_	0	7	
[Legend]					

- 1: Set to 1
- 0: Cleared to 0
- Retains the previous value.



UBC break interrupt	User break controller (UBC)	1
IRQ0 to IRQ15	Pins IRQ0 to IRQ15 (external input)	16
Voltage detection circuit*	Voltage detection circuit (LVD)	1
On-chip peripheral module	DMA controller (DMAC)	8
	Watchdog timer (WDT)	1
	A/D converter	2
	16-bit timer pulse unit (TPU)	52
	8-bit timer (TMR)	16
	Serial communications interface (SCI)	28
	I ² C bus interface 2 (IIC2)	2

Different vector numbers and vector table offsets are assigned to different interrupt source vector number and vector table offset, refer to table 7.2, Interrupt Sources, Vector Address

Offsets, and Interrupt Priority in section 7, Interrupt Controller. Supported only by the H8SX/1638L Group.

REJ09B0364-0200



Rev. 2.00 Sep. 10, 2008 Page 110 of 1132

3. An exception handling vector table address corresponding to the interrupt source is a the start address of the exception service routine is loaded from the vector table to Poprogram execution starts from that address.

6.7 Instruction Exception Handling

There are three instructions that cause exception handling: trap instruction, sleep instruction illegal instruction.

6.7.1 Trap Instruction

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap exception handling can be executed at all times in the program execution state. The trap instruction exception handling is as follows:

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- An exception handling vector table address corresponding to the vector number spec the TRAPA instruction is generated, the start address of the exception service routin from the vector table to PC, and program execution starts from that address.

A start address is read from the vector table corresponding to a vector number from 0 to specified in the instruction code.

Table 6.8 shows the state of CCR and EXR after execution of trap instruction exception



6.7.2 Sleep Instruction Exception Handling

The sleep instruction exception handling starts when a sleep instruction is executed with bit in SBYCR set to 0 and the SLPIE bit in SBYCR set to 1. The sleep instruction except handling can always be executed in the program execution state. In the exception handlin CPU operates as follows.

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- 3. An exception handling vector table address corresponding to the vector number speci the SLEEP instruction is generated, the start address of the exception service routine from the vector table to PC, and program execution starts from that address.

Bus masters other than the CPU may gain the bus mastership after a sleep instruction has executed. In such cases the sleep instruction will be started when the transactions of a bus other than the CPU has been completed and the CPU has gained the bus mastership.

Table 6.9 shows the state of CCR and EXR after execution of sleep instruction exception handling. For details, see section 25.10, Sleep Instruction Exception Handling.



6.7.3 Exception Handling by Illegal Instruction

The illegal instructions are general illegal instructions and slot illegal instructions. The chandling by the general illegal instruction starts when an undefined code is executed. The exception handling by the slot illegal instruction starts when a particular instruction (e.g. length is two words or more, or it changes the PC contents) at a delay slot (immediately delayed branch instruction) is executed. The exception handling by the general illegal in and slot illegal instruction is always executable in the program execution state.

The exception handling is as follows:

- 1. The contents of PC, CCR, and EXR are saved in the stack.
- 2. The interrupt mask bit is updated and the T bit is cleared to 0.
- 3. An exception handling vector table address corresponding to the occurred exception generated, the start address of the exception service routine is loaded from the vector PC, and program execution starts from that address.

Table 6.10 shows the state of CCR and EXR after execution of illegal instruction except handling.

Rev. 2.00 Sep. 10, 2008 Page

6.8 Stack Status after Exception Handling

Figure 6.3 shows the stack after completion of exception handling.




Figure 6.3 Stack Status after Exception Handling

RENESAS

```
POP.W Rn (or MOV.W @SP+, Rn)
POP.L ERn (or MOV.L @SP+, ERn)
```

Performing stack manipulation while SP is set to an odd value leads to an address error. shows an example of operation when the SP value is odd.




Figure 6.4 Operation when SP Value is Odd



Rev. 2.00 Sep. 10, 2008 Page

REJ09B0364-0200



interrupts except for the interrupt requests fisted below. The following eight interrup are given priority of 8, therefore they are accepted at all times. - NMI

- Illegal instructions

- Trace

— Trap instructions

— CPU address error

— DMA address error (occurred in the DTC and DMAC)

— Sleep instruction

— UBC break interrupt

• Independent vector addresses

All interrupt sources are assigned independent vector addresses, making it unnecessary source to be identified in the interrupt handling routine.

• Seventeen external interrupts

NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or fall detection can be selected for NMI. Falling edge, rising edge, or both edge detection, sensing, can be selected for $\overline{IRQ15}$ to $\overline{IRQ0}$.

DTC and DMAC control

DTC and DMAC can be activated by means of interrupts.

• CPU priority control function

The priority levels can be assigned to the CPU, DTC, and DMAC. The priority level CPU can be automatically assigned on an exception generation. Priority can be given CPU interrupt exception handling over that of the DTC and DMAC transfer.




Figure 7.1 Block Diagram of Interrupt Controller

independently selected.

7.3 Register Descriptions

The interrupt controller has the following registers.

- Interrupt control register (INTCR)
- CPU priority control register (CPUPCR)
- Interrupt priority registers A to I, K to O, Q, and R (IPRA to IPRI, IPRK to IPRO, IPRQ, and IPRR)
- IRQ enable register (IER)
- IRQ sense control registers H and L (ISCRH, ISCRL)
- IRQ status register (ISR)
- Software standby release IRQ enable register (SSIER)

5	INTM1	0	R/W	Interrupt Control Select Mode 1 and 0
4	INTM0	0	R/W	These bits select either of two interrupt control me the interrupt controller.
				00: Interrupt control mode 0
				Interrupts are controlled by I bit in CCR.
				01: Setting prohibited.
				10: Interrupt control mode 2
				Interrupts are controlled by bits I2 to I0 in EX IPR.
				11: Setting prohibited.
3	NMIEG	0	R/W	NMI Edge Select
				Selects the input edge for the NMI pin.
				0: Interrupt request generated at falling edge of I

Description

Reserved

Rev. 2.00 Sep. 10, 2008 Page 120 of 1132

REJ09B0364-0200

Bit

7

6

2 to 0

Bit Name

value

0

0

K/W

R

R

All 0

R

Reserved

1: Interrupt request generated at rising edge of N

These are read-only bits and cannot be modified

These are read-only bits and cannot be modified

RENESAS

Note: * When the IPSETE bit is set to 1, the CPU priority is automatically updated, so these bits cannot be mo

Bit	Bit Name	Initial Value	R/W	Description
7	CPUPCE	0	R/W	CPU Priority Control Enable
				Controls the CPU priority control function. Setting to 1 enables the CPU priority control over the DDMAC.
				0: CPU always has the lowest priority
				1: CPU priority control enabled
6	DTCP2	0	R/W	DTC Priority Level 2 to 0
5	DTCP1	0	R/W	These bits set the DTC priority level.
4	DTCP0	0	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6
				111: Priority level 7 (highest)
3	IPSETE	0	R/W	Interrupt Priority Set Enable
				Controls the function which automatically assig interrupt priority level of the CPU. Setting this b automatically sets bits CPUP2 to CPUP0 by the interrupt model bit (I bit in CCP or bits 10 to 10 in

to CPUP0

interrupt mask bit (I bit in CCR or bits I2 to I0 in 0: Bits CPUP2 to CPUP0 are not updated auto 1: The interrupt mask bit value is reflected in bi

011: Priority level 3	
100: Priority level 4	
101: Priority level 5	
110: Priority level 6	
111: Priority level 7 (highest)	

Note: * When the IPSETE bit is set to 1, the CPU priority is automatically updated, so cannot be modified.

7.3.3 Interrupt Priority Registers A to I, K to O, Q, and R (IPRA to IPRI, IPRK to IPRO, IPRQ, and IPRR)

IPR sets priory (levels 7 to 0) for interrupts other than NMI.

Setting a value in the range from B'000 to B'111 in the 3-bit groups of bits 14 to 12, 10 to and 2 to 0 assigns a priority level to the corresponding interrupt. For the correspondence

the interrupt sources and the IPR settings, see table 7.2.

Bit	15	14	13	12	11	10	9	
Bit Name	_	IPR14	IPR13	IPR12	_	IPR10	IPR9	
Initial Value	0	1	1	1	0	1	1	
R/W	R	R/W	R/W	R/W	R	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	_	IPR6	IPR5	IPR4	_	IPR2	IPR1	
Initial Value	0	1	1	1	0	1	1	
R/W	R	R/W	R/W	R/W	R	R/W	R/W	

Rev. 2.00 Sep. 10, 2008 Page 122 of 1132

REJ09B0364-0200



				111: Priority level 7 (highest)
11	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
10	IPR10	1	R/W	Sets the priority level of the corresponding inte
9	IPR9	1	R/W	source.
8	IPR8	1	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4
				101: Priority level 5
				110: Priority level 6
				111: Priority level 7 (highest)
7	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
6	IPR6	1	R/W	Sets the priority level of the corresponding inte
5	IPR5	1	R/W	source.
4	IPR4	1	R/W	000: Priority level 0 (lowest)
				001: Priority level 1
				010: Priority level 2
				011: Priority level 3
				100: Priority level 4

101: Priority level 5 110: Priority level 6

101: Priority level 5 110: Priority level 6

111: Priority level 7 (highest)

Rev. 2.00 Sep. 10, 2008 Page

101: Priority level 5110: Priority level 6111: Priority level 7 (highest)

7.3.4 IRQ Enable Register (IER)

IER enables interrupt requests IRQ15 to IRQ0.

Bit	15	14	13	12	11	10	9	
Bit Name	IRQ15E	IRQ14E	IRQ13E	IRQ12E	IRQ11E	IRQ10E	IRQ9E	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	ļ
Bit	7	6	5	4	3	2	1	
Bit Name	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	ı
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
15	IRQ15E	0	R/W	IRQ15 Enable
				The IRQ15 interrupt request is enabled when th
14	IRQ14E	0	R/W	IRQ14 Enable
				The IRQ14 interrupt request is enabled when th
				The voltage-monitoring interrupt in the LVD* is
13	IRQ13E	0	R/W	IRQ13 Enable
				The IRQ13 interrupt request is enabled when th

RENESAS

6	IRQ6E	0	R/W	IRQ6 Enable
				The IRQ6 interrupt request is enabled when the
5	IRQ5E	0	R/W	IRQ5 Enable
				The IRQ5 interrupt request is enabled when the
4	IRQ4E	0	R/W	IRQ4 Enable
				The IRQ4 interrupt request is enabled when the
3	IRQ3E	0	R/W	IRQ3 Enable
				The IRQ3 interrupt request is enabled when the
2	IRQ2E	0	R/W	IRQ2 Enable
				The IRQ2 interrupt request is enabled when the
1	IRQ1E	0	R/W	IRQ1 Enable
				The IRQ1 interrupt request is enabled when the
0	IRQ0E	0	R/W	IRQ0 Enable
				The IRQ0 interrupt request is enabled when the
Note: *	Supported	only by	the H8SX	/1638 Group.

R/W

R/W

IRQ8 Enable

IRQ7 Enable

The IRQ8 interrupt request is enabled when th

The IRQ7 interrupt request is enabled when th

8

7

IRQ8E

IRQ7E

0

0

• ISCRH

15 14

Bit

IRQ15SR	IRQ15SF	IRQ14SR	IRQ14SF	IRQ13SR	IRQ13SF	IRQ12SR	IF
0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	
7	6	5	4	3	2	1	
IRQ11SR	IRQ11SF	IRQ10SR	IRQ10SF	IRQ9SR	IRQ9SF	IRQ8SR	IF
0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	
45	44	10	40		10	0	
15	14	13	12	11	10	9	
IRQ7SR	IRQ7SF	IRQ6SR	IRQ6SF	IRQ5SR	IRQ5SF	IRQ4SR	IF
0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	
7	6	5	4	3	2	1	
IRQ3SR	IRQ3SF	IRQ2SR	IRQ2SF	IRQ1SR	IRQ1SF	IRQ0SR	IF
	0 R/W 7 IRQ11SR 0 R/W 15 IRQ7SR 0 R/W	0 0 R/W R/W 7 6 IRQ11SR IRQ11SF 0 0 R/W R/W 15 14 IRQ7SR IRQ7SF 0 0 R/W R/W	0 0 0 0 R/W R/W R/W 7 6 5 IRQ11SR IRQ11SF IRQ10SR 0 0 0 R/W R/W R/W 15 14 13 IRQ7SR IRQ7SR IRQ6SR 0 0 0 0 R/W R/W R/W R/W R/W	0 0 0 0 R/W R/W R/W R/W 7 6 5 4 IRQ11SR IRQ10SF IRQ10SF 0 0 0 0 R/W R/W R/W R/W 15 14 13 12 IRQ7SR IRQ7SF IRQ6SR IRQ6SF 0 0 0 0 R/W R/W R/W R/W	0 0 0 0 0 0 0 R/W IRQ9SR IRQ9SR IRQ9SR IRQ9SR IRQ9SR IRQ9SR R/W R/W	0 1 1	0 0

13 12

11 10

9

Rev. 2.00 Sep. 10, 2008 Page 126 of 1132

R/W

R/W

R/W

RENESAS

R/W

R/W

R/W

R/W

REJ09B0364-0200

R/W

				10: Interrupt request generated at rising edg
				 Interrupt request generated at both fallin edges of IRQ14
				 LVD*: When used as a voltage-monitor
				IRQ14 is used as the LVD voltage-monitoring
				IRQ14 is generated at falling edge of IRQ14
				00: Initial value
				01: Interrupt request generated at falling ed
				10: Setting prohibited
				11: Setting prohibited
11	IRQ13SR	0	R/W	IRQ13 Sense Control Rise
10	IRQ13SF	0	R/W	IRQ13 Sense Control Fall
				00: Interrupt request generated by low level
				01: Interrupt request generated at falling ed
				10: Interrupt request generated at rising edo
				 Interrupt request generated at both fallinedges of IRQ13
				Pay 2.00 Cap 10 2009 Pa
				Rev. 2.00 Sep. 10, 2008 Pa

13

12

IRQ14SR

IRQ14SF

0

0

R/W

R/W

IRQ14 Sense Control Rise IRQ14 Sense Control Fall

When used as IRQ14

00: Interrupt request generated by low level of 01: Interrupt request generated at falling edge

RENESAS

5	IRQ10SR	0	R/W	IRQ10 Sense Control Rise
4	IRQ10SF	0	R/W	IRQ10 Sense Control Fall
				00: Interrupt request generated by low level of
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge
				 Interrupt request generated at both falling a edges of IRQ10
3	IRQ9SR	0	R/W	IRQ9 Sense Control Rise
2	IRQ9SF	0	R/W	IRQ9 Sense Control Fall
				00: Interrupt request generated by low level of
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge
				 Interrupt request generated at both falling a edges of IRQ9
1	IRQ8SR	0	R/W	IRQ8 Sense Control Rise

R/W

00: Interrupt request generated by low level of 01: Interrupt request generated at falling edge 10: Interrupt request generated at rising edge 11: Interrupt request generated at both falling a

edges of IRQ11

IRQ8 Sense Control Fall

edges of IRQ8

00: Interrupt request generated by low level of 01: Interrupt request generated at falling edge 10: Interrupt request generated at rising edge 11: Interrupt request generated at both falling a

Rev. 2.00 Sep. 10, 2008 Page 128 of 1132

Note:

0

RENESAS

Supported only by the H8SX/1638L Group.

0

IRQ8SF

				10: Interrupt request generated at rising edge
				 Interrupt request generated at both falling edges of IRQ6
11	IRQ5SR	0	R/W	IRQ5 Sense Control Rise
10	IRQ5SF	0	R/W	IRQ5 Sense Control Fall
				00: Interrupt request generated by low level o
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge
				11: Interrupt request generated at both falling edges of IRQ5
9	IRQ4SR	0	R/W	IRQ4 Sense Control Rise
8	IRQ4SF	0	R/W	IRQ4 Sense Control Fall
				00: Interrupt request generated by low level o
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge
				 Interrupt request generated at both falling edges of IRQ4
7	IRQ3SR	0	R/W	IRQ3 Sense Control Rise
6	IRQ3SF	0	R/W	IRQ3 Sense Control Fall
				00: Interrupt request generated by low level o
				01: Interrupt request generated at falling edge
				10: Interrupt request generated at rising edge
				11: Interrupt request generated at both falling edges of IRQ3
				Rev. 2.00 Sep. 10, 2008 Pag

13

12

IRQ6SR

IRQ6SF

0

0

R/W

R/W

IRQ6 Sense Control Rise IRQ6 Sense Control Fall

00: Interrupt request generated by low level of01: Interrupt request generated at falling edge

		-		00: Interrupt request generated by low level of $\bar{\mathbf{I}}$
				01: Interrupt request generated at falling edge of
				10: Interrupt request generated at rising edge of
				 Interrupt request generated at both falling ar edges of IRQ1
1	IRQ0SR	0	R/W	IRQ0 Sense Control Rise
0	IRQ0SF	0	R/W	IRQ0 Sense Control Fall
				00: Interrupt request generated by low level of \overline{II}
				01: Interrupt request generated at falling edge of
				10: Interrupt request generated at rising edge of
				11: Interrupt request generated at both falling ar
				edges of IRQ0

Rev. 2.00 Sep. 10, 2008 Page 130 of 1132 RENESAS

Note:	*	Only 0 can be to be used to clear	,	lear the flag.	g. The bit manipulation instructions or memory operation instru		
Bit		Bit Name	Initial Value	R/W	Description		
15		IRQ15F	0	R/(W)*1	[Setting condition]		
					When the interrupt selected by ISCR occur		
					[Clearing conditions]		
					 Writing 0 after reading IRQ15F = 1 		

0

R/(W)*

high

is selected

0

R/(W)*

0

R/(W)*

When interrupt exception handling is exectly low-level sensing is selected and $\overline{\text{IRQ15}}$ in

When IRQ15 interrupt exception handling executed while falling-, rising-, or both-ed

When the DTC is activated by an IRQ15 i and the DISEL bit in MRB of the DTC is c

0

R/(W)*

0

R/(W)*

Initial Value

R/(W)*

R/W

0

R/(W)*

- When IRQ14 interrupt exception handling i executed while falling-, rising-, or both-edge is selected
 - and the DISEL bit in MRB of the DTC is cle LVD*2: When used as a voltage-monitoring inte [Setting condition]

When the DTC is activated by an IRQ14 in

- When the interrupt selected by ISCR occur
- [Clearing condition]
- Writing 0 after reading IRQ14F = 1 When IRQn interrupt exception handling is exec while falling-edge sensing is selected

5	IRQ5F	0	R/(W)* ¹	selected
		0	` ,	When the DTC is activated by an IRQn interru
4	IRQ4F	Ü	R/(W)*1	DISEL bit in MRB of the DTC is cleared to 0
3	IRQ3F	0	R/(W)*1	
2	IRQ2F	0	R/(W)*1	
1	IRQ1F	0	R/(W)*1	

0 Notes: 1. Only 0 can be written, to clear the flag.

IRQ0F

0

2. Supported only by the H8SX/1638L Group.

R/(W)*1

Bit	7	6	5	4	3	2	1	
Bit Name	SSI7	SSI6	SSI5	SSI4	SSI3	SSI2	SSI1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
15	SSI15	0	R/W	Software Standby Release IRQ Setting
14	SSI14	0	R/W	These bits select the IRQn interrupt used to lea
13	SSI13	0	R/W	software standby mode ($n = 15 \text{ to } 0$).
12	SSI12	0	R/W	0: An IRQn request is not sampled in software
11	SSI11	0	R/W	mode
10	SSI10	0	R/W	 When an IRQn request occurs in software si mode, this LSI leaves software standby mode.
9	SSI9	0	R/W	the oscillation settling time has elapsed
8	SSI8	0	R/W	
7	SSI7	0	R/W	
6	SSI6	0	R/W	
5	SSI5	0	R/W	
4	SSI4	0	R/W	
3	SSI3	0	R/W	
2	SSI2	0	R/W	
1	SSI1	0	R/W	
0	SSI0	0	R/W	

Rev. 2.00 Sep. 10, 2008 Page 134 of 1132

RENESAS

The NMIEG bit in INTCR selects whether an interrupt is requested at the rising or fallir the NMI pin.

When an NMI interrupt is generated, the interrupt controller determines that an error had and performs the following procedure.

- Sets the ERR bit of DTCCR in the DTC to 1.
- Sets the ERRF bit of DMDR_0 in the DMAC to 1
- Clears the DTE bits of DMDRs for all channels in the DMAC to 0 to forcibly termin transfer

(2) IRQn Interrupts

to clear the flag.

An IRQn interrupt is requested by a signal input on pins $\overline{IRQ15}$ to $\overline{IRQ0}$. $\overline{IRQ0}$ (n = 15 the following features:

- Using ISCR, it is possible to select whether an interrupt is generated by a low level, edge, rising edge, or both edges, on pins IRQn.
- Enabling or disabling of interrupt requests IRQn can be selected by IER.
- The interrupt priority can be set by IPR.
- The status of interrupt requests IRQn is indicated in ISR. ISR flags can be cleared to software. The bit manipulation instructions and memory operation instructions should be a software.




Figure 7.2 Block Diagram of Interrupts IRQn

When the IRQ sensing control in ISCR is set to a low level of signal \overline{IRQn} , the level of \overline{II} should be held low until an interrupt handling starts. Then set the corresponding input sign to high in the interrupt handling routine and clear the IRQnF to 0. Interrupts may not be when the corresponding input signal \overline{IRQn} is set to high before the interrupt handling beg

7.4.2 Internal Interrupts

The sources for internal interrupts from on-chip peripheral modules have the following fe

- For each on-chip peripheral module there are flags that indicate the interrupt request s and enable bits that enable or disable these interrupts. They can be controlled indepen When the enable bit is set to 1, an interrupt request is issued to the interrupt controller
- The interrupt priority can be set by means of IPR.
- The DTC and DMAC can be activated by a TPU, SCI, or other interrupt request.
- The priority levels of DTC and DMAC activation can be controlled by the DTC and I
 priority control functions.

Classification	Interrupt Source	Vector Number	Middle Mode Maximum Mode	IPR	Priority	DTC Activation
External pin	NMI	7	H'001C	_	High	_
UBC	UBC break interrupt	14	H'0038	_	_ 	_
External pin	IRQ0	64	H'0100	IPRA14 to IPRA12	_	0
	IRQ1	65	H'0104	IPRA10 to IPRA8	_	0
	IRQ2	66	H'0108	IPRA6 to IPRA4	_	0
	IRQ3	67	H'010C	IPRA2 to IPRA0	_	0
	IRQ4	68	H'0110	IPRB14 to IPRB12	_	0
	IRQ5	69	H'0114	IPRB10 to IPRB8	_	0
	IRQ6	70	H'0118	IPRB6 to IPRB4	_	0
	IRQ7	71	H'011C	IPRB2 to IPRB0	_	0
	IRQ8	72	H'0120	IPRC14 to IPRC12	_	0
	IRQ9	73	H'0124	IPRC10 to IPRC8	_	0
	IRQ10	74	H'0128	IPRC6 to IPRC4	_	0
	IRQ11	75	H'012C	IPRC2 to IPRC0	_	0
	IRQ12	76	H'0130	IPRD14 to IPRD12	_	0
	IRQ13	77	H'0134	IPRD10 to IPRD8	_	0
	IRQ14	78	H'0138	IPRD6 to IPRD4	_	0
LVD* ²	Voltage- monitoring interrupt	_				
External pin	IRQ15	79	H'013C	IPRD2 to IPRD0	_	0

Reserved for

system use

WOVI

WDT

80

81

H'0140

H'0144

VECTOI AUGIESS Offset*1 **Advanced Mode**



IPRE10 to IPRE8

Rev. 2.00 Sep. 10, 2008 Page

REJ09

Low

A/D_0	ADI0	86	H'0158	IPRF10 to IPRF8	0
_	Reserved for system use	87	H'015C	_	
TPU_0	TGI0A	88	H'0160	IPRF6 to IPRF4	0
	TGI0B	89	H'0164	_	0
	TGI0C	90	H'0168	_	0
	TGI0D	91	H'016C	_	0
	TCI0V	92	H'0170	_	_
TPU_1	TGI1A	93	H'0174	IPRF2 to IPRF0	0
	TGI1B	94	H'0178	_	0
	TCI1V	95	H'017C	_	_
	TCI1U	96	H'0180	_	_
TPU_2	TGI2A	97	H'0184	IPRG14 to IPRG12	0
	TGI2B	98	H'0188	_	0
	TCI2V	99	H'018C	_	_
	TCI2U	100	H'0190	_	_
TPU_3	TGI3A	101	H'0194	IPRG10 to IPRG8	0
	TGI3B	102	H'0198	_	0
	TGI3C	103	H'019C	_	0
	TGI3D	104	H'01A0	_	0
	TCI3V	105	H'01A4	_	_
TPU_4	TGI4A	106	H'01A8	IPRG6 to IPRG4	0
	TGI4B	107	H'01AC	_	0

H'01B0

H'01B4

С

С

С

С

С

Low

108

109

TCI4V

TCI4U

TMR_1	CMI1A	119	H'01DC	IPRH10 to IPRH8		0	
	CMI1B	120	H'01E0			0	
	OV1I	121	H'01E4				
TMR_2	CMI2A	122	H'01E8	IPRH6 to IPRH4		0	
	CMI2B	123	H'01EC			0	
	OV2I	124	H'01F0				
TMR_3	СМІЗА	125	H'01F4	IPRH2 to IPRH0		0	
	СМІЗВ	126	H'01F8			0	
	OV3I	127	H'01FC				
DMAC	DMTEND0	128	H'0200	IPRI14 to IPRI12	_	0	
	DMTEND1	129	H'0204	IPRI10 to IPRI8	_	0	
	DMTEND2	130	H'0208	IPRI6 to IPRI4		0	
	DMTEND3	131	H'020C	IPRI2 to IPRI0		0	
_	Reserved for	132	H'0210	_			
	system use	133	H'0214				
		134	H'0218			_	
		135	H'021C				
DMAC	DMEEND0	136	H'0220	IPRK14 to IPRK12		0	
	DMEEND1	137	H'0224			0	
	DMEEND2	138	H'0228			0	
	DMEEND3	139	H'022C		Low	0	

....

H'01D4

H'01D8

117

118

CMI0B

OV0I

	TXI0	146	H'0248	
	TEI0	147	H'024C	
SCI_1	ERI1	148	H'0250	IPRK2 to IPRK0
	RXI1	149	H'0254	
	TXI1	150	H'0258	<u> </u>
	TEI1	151	H'025C	
SCI_2	ERI2	152	H'0260	IPRL14 to IPRL12
	RXI2	153	H'0264	
	TXI2	154	H'0268	
	TEI2	155	H'026C	
SCI_3	ERI3	156	H'0270	IPRL10 to IPRL8
	RXI3	157	H'0274	
	TXI3	158	H'0278	
	TEI3	159	H'027C	
SCI_4	ERI4	160	H'0280	IPRL6 to IPRL4
	RXI4	161	H'0284	
	TXI4	162	H'0288	
	TEI4	163	H'028C	Lo

0

0

С

С

С

С

Rev. 2.00 Sep. 10, 2008 Page 140 of 1132

					I .	
	TCI7V	171	H'02AC	IPRM6 to IPRM4	_	_
	TCI7U	172	H'02B0	_		_
TPU_8	TGI8A	173	H'02B4	IPRM2 to IPRM0	_	0
	TGI8B	174	H'02B8	-		0
	TCI8V	175	H'02BC	IPRN14 to IPRN12	_	_
	TCI8U	176	H'02C0	_		_
TPU_9	TGI9A	177	H'02C4	IPRN10 to IPRN8	_	0
	TGI9B	178	H'02C8	_		0
	TGI9C	179	H'02CC	_		0
	TGI9D	180	H'02D0	_		0
	TCI9V	181	H'02D4	IPRN6 to IPRN4	_	_
TPU_10	TGI10A	182	H'02D8	IPRN2 to IPRN0	_	0
	TGI10B	183	H'02DC	_		0
	Reserved for system use	184	H'02E0	_	_	_
	Reserved for system use	185	H'02E4	_		_
	TCI10V	186	H'02E8	IPRO14	_	0
	TCI10U	187	H'02EC	to IPRO12		_
TPU_11	TGI11A	188	H'02F0	IPRO10	_	0
	TGI11B	189	H'02F4	to IPRO8		0
	TCI11V	190	H'02F8	IPRO6	_	_
	TCI11U	191	H'02FC	to IPRO4	Low	_

SCI_6	RXI6	224	H'0380	IPRR14 to IPRR12
	TXI6	225	H'0384	
	ERI6	226	H'0388	
	TEI6	227	H'038C	
TMR_4	CMIA4 or CMIB4	228	H'0390	IPRR10 to IPRR8
TMR_5	CMIA5 or CMIB5	229	H'0394	
TMR_6	CMIA6 or CMIB6	230	H'0398	
TMR_7	CMIA7 or CMIB7	231	H'039C	
_	Reserved for	232	H'03A0	_
	system use	 236	H'03B0	_
A/D_1	ADI1	237	H'03B4	IPRR2 to IPRR0
_	Reserved for system use	238	H'03B8	_
		255	H'03FC	
Notes: 1.	Lower 16 bits	of the	start address.	
2.	Supported on	ly by th	e H8SX/1638I	L Group.
	Sep. 10, 2008 Pa	nge 142	of 1132	

1102_1

SCI_5

IICH

RXI5

TXI5

ERI5

TEI5

Reserved for

system use

210

219

220

221

222

223

H 0300

H'036C

H'0370

H'0374

H'0378

H'037C

IPRQ2 to IPRQ0

С

С

С

С

С

Low

Default	I	The priority levels of the interrupt sources are default settings. The interrupts except for NMI is masked by the
IPR	I2 to I0	Eight priority levels can be set for interrupt so except for NMI with IPR. 8-level interrupt mask control is performed by 10.

7.6.1 Interrupt Control Mode 0

2

In interrupt control mode 0, interrupt requests except for NMI are masked by the I bit in the CPU. Figure 7.3 shows a flowchart of the interrupt acceptance operation in this case

interrupt request is sent to the interrupt controller.

2. If the I bit in CCR is set to 1, NMI is accepted, and other interrupt requests are held

1. If an interrupt request occurs when the corresponding interrupt enable bit is set to 1,

- 2. If the I bit in CCR is set to 1, NMI is accepted, and other interrupt requests are he the I bit is cleared to 0, an interrupt request is accepted.
- For multiple interrupt requests, the interrupt controller selects the interrupt request whighest priority, sends the request to the CPU, and holds other interrupt requests pen
 When the CPU accepts the interrupt request, it starts interrupt exception handling after the control of the control of
- execution of the current instruction has been completed.5. The PC and CCR contents are saved to the stack area during the interrupt exception The PC contents saved on the stack is the address of the first instruction to be executed.
- returning from the interrupt handling routine.

 6. Next, the I bit in CCR is set to 1. This masks all interrupts except NMI.






Figure 7.3 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 0

REJ09B0364-0200



- the default setting shown in table 7.2.
- in EXR. When the interrupt request does not have priority over the mask level set, it pending, and only an interrupt request with a priority over the interrupt mask level is

3. Next, the priority of the selected interrupt request is compared with the interrupt mass

- 4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed. 5. The PC, CCR, and EXR contents are saved to the stack area during interrupt excepti
 - handling. The PC saved on the stack is the address of the first instruction to be execureturning from the interrupt handling routine. 6. The T bit in EXR is cleared to 0. The interrupt mask level is rewritten with the prior
 - accepted interrupt. If the accepted interrupt is NMI, the interrupt mask level is set to 7. The CPU generates a vector address for the accepted interrupt and starts execution o
 - interrupt handling routine at the address indicated by the contents of the vector address vector table.




Figure 7.4 Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 2

REJ09B0364-0200






Figure 7.5 Interrupt Exception Handling

Interrupt priority determination* ¹		
Number of states until executing instruction ends*2		
PC, CCR, EXR stacking	S_{κ} to $2 \cdot S_{\kappa}^{*6}$	2.S _κ
Vector fetch		
Instruction fetch*3		
Internal processing*4		
Total (using on-chip memory)	10 to 31	11 to
Notes: 1. Two states for an internal interrupt.		
In the case of the MULXS or DIVXS		

2. In the case of the MULXS or DIVXS instruction

2, the interrupt response time is $2 \cdot S_{\kappa}$.

3. Prefetch after interrupt acceptance or for an instruction in the interrupt handling

Normal Wode*

Interrupt

Control

Mode 2

Interrupt

Control

Mode 0

Advanced Wode

3

1 to 19 + 2·S₁

S 2·S 2

2.S_K

11 to 31

Interrupt

Control

Mode 2

Interrupt

Control

Mode 0

 S_{κ} to $2{\cdot}S_{\kappa}{}^{*^6}$

10 to 31

Maximum

Interrupt

Control

Mode 0

2⋅S_κ

11 to 31

- 4. Internal operation after interrupt acceptance or after vector fetch

Execution State

5. Not available in this LSI. 6. When setting the SP value to 4n, the interrupt response time is S_c; when setting

31



[Legend]

m: Number of wait cycles in an external device access.

7.6.5 DTC and DMAC Activation by Interrupt

The DTC and DMAC can be activated by an interrupt. In this case, the following option available:

- Interrupt request to the CPU
- Activation request to the DTC
- Activation request to the DMAC
- Combination of the above

For details on interrupt requests that can be used to activate the DTC and DMAC, see ta section 10, DMA Controller (DMAC), and section 11, Data Transfer Controller (DTC).

Figure 7.6 shows a block diagram of the DTC, DMAC, and interrupt controller.



Figure 7.6 Block Diagram of DTC, DMAC, and Interrupt Controller

(1) Selection of Interrupt Sources

The activation source for each DMAC channel is selected by DMRSR. The selected active source is input to the DMAC through the select circuit. When transfer by an on-chip mode interrupt is enabled (DTF1 = 1, DTF0 = 0, and DTE = 1 in DMDR) and the DTA bit in D set to 1, the interrupt source selected for the DMAC activation source is controlled by the and cannot be used as a DTC activation source or CPU interrupt source.

Interrupt sources that are not controlled by the DMAC are set for DTC activation sources interrupt sources by the DTCE bit in DTCERA to DTCERH of the DTC.

Specifying the DISEL bit in MRB of the DTC generates an interrupt request to the CPU clearing the DTCE bit to 0 after the individual DTC data transfer.

Note that when the DTC performs a predetermined number of data transfers and the transcounter indicates 0, an interrupt request is made to the CPU by clearing the DTCE bit to DTC data transfer.

When the same interrupt source is set as both the DTC and DMAC activation source and interrupt source, the DTC and DMAC must be given priority over the CPU. If the IPSET CPUPCR is set to 1, the priority is determined according to the IPR setting. Therefore, th setting or the IPR setting corresponding to the interrupt source must be set to lower than to the DTCP and DMAP setting. If the CPU is given priority over the DTC or DMAC, th DMAC may not be activated, and the data transfer may not be performed.

1 1 7

Table 7.6 lists the selection of interrupt sources and interrupt source clear control by set DTA bit in DMDR of the DMAC, the DTCE bit in DTCERA to DTCERH of the DTC, DISEL bit in MRB of the DTC.

Table 7.6 Interrupt Source Selection and Clear Control

DMAC Setting	DTC Setting		Interrupt Source Selection/Cle				
DTA	DTCE	DISEL	DMAC	DTC	CPU		
0	0	*	0	Х	V		
	1	0	0	V	Х		
		1	0	0	V		
1	*	*	V	Х	Х		

[Legend]

- The corresponding interrupt is used. The interrupt source is cleared.
 (The interrupt source flag must be cleared in the CPU interrupt handling routine.)
- O: The corresponding interrupt is used. The interrupt source is not cleared.
- X: The corresponding interrupt is not available.
- *: Don't care.

(4) Usage Note

The interrupt sources of the SCI, and A/D converter are cleared according to the setting table 7.6, when the DTC or DMAC reads/writes the prescribed register.

To initiate multiple channels for the DTC with the same interrupt, the same priority (DT DMAP) should be assigned.



The priority control function over the DTC and DMAC is enabled by setting the CPUPCE CPUPCR to 1. When the CPUPCE bit is 1, the DTC and DMAC activation sources are confused to the respective priority levels.

bits CPUP2 to CPUP0 and the priority level of the DTC indicated by bits DTCP2 to DTC CPU has priority, the DTC activation source is held. The DTC is activated when the conc which the activation source is held is cancelled (CPUPCE = 1 and value of bits CPUP2 to is greater than that of bits DTCP2 to DTCP0). The priority level of the DTC is assigned by DTCP2 to DTCP0 bits regardless of the activation source.

The DTC activation source is controlled according to the priority level of the CPU indica

For the DMAC, the priority level can be specified for each channel. The DMAC activated is controlled according to the priority level of each DMAC channel indicated by bits DM DMAP0 and the priority level of the CPU. If the CPU has priority, the DMAC activation held. The DMAC is activated when the condition by which the activation source is held i cancelled (CPUPCE = 1 and value of bits CPUP2 to CPUP0 is greater than that of bits D DMAP0). If different priority levels are specified for channels, the channels of the higher levels continue transfer and the activation sources for the channels of lower priority level

There are two methods for assigning the priority level to the CPU by the IPSETE bit in C Setting the IPSETE bit to 1 enables a function to automatically assign the value of the int mask bit of the CPU to the CPU priority level. Clearing the IPSETE bit to 0 disables the to automatically assign the priority level. Therefore, the priority level is assigned directly software rewriting bits CPUP2 to CPUP0. Even if the IPSETE bit is 1, the priority level of CPU is software assignable by rewriting the interrupt mask bit of the CPU (I bit in CCR of

that of the CPU are held.

bits in EXR).

Control Mode	Interrupt Priority	Interrupt Mask Bit	IPSETE in CPUPCR	CPUP2 to CPUP0	Updating of to CPUP0
0	Default	I = any	0	B'111 to B'000	Enabled
		I = 0	1	B'000	Disabled
		I = 1		B'100	
2	IPR setting	12 to 10	0	B'111 to B'000	Enabled
			1	I2 to I0	Disabled

	B'000	B'111	B'101
0	Any	Any	Any
1	B'000	B'000	B'000
	B'000	B'011	B'101
	B'011	B'011	B'101
	B'100	B'011	B'101
	B'101	B'011	B'101
	B'110	B'011	B'101
	B'111	B'011	B'101
	B'101	B'011	B'101
	B'101	B'110	B'101

B'100

B'100

B'100

B'000

B'000

B'111

B'000

B'011

B'101

Masked

Masked

Enabled

Enabled

Enabled

Enabled

Enabled

Enabled

Masked

Masked

Masked

Masked

Masked

Enabled

Mask

Mask

Enab

Enab

Enab

Enab

Enab

Enab

Enab

Enab

Mask

Mask

Enab

Enab

2

Rev. 2.00 Sep. 10, 2008 Page 154 of 1132

over that interrupt, interrupt exception handling will be executed for the interrupt with p and another interrupt will be ignored. The same also applies when an interrupt source fle cleared to 0. Figure 7.7 shows an example in which the TCIEV bit in TIER of the TPU is to 0. The above conflict will not occur if an enable bit or interrupt source flag is cleared the interrupt is masked.




Figure 7.7 Conflict between Interrupt Generation and Disabling

Similarly, when an interrupt is requested immediately before the DTC enable bit is chan activate the DTC, DTC activation and the interrupt exception handling by the CPU are be executed. When changing the DTC enable bit, make sure that an interrupt is not requested.



The interrupt controller disables interrupt acceptance for a 3-state period after the CPU hupdated the mask level with an LDC, ANDC, ORC, or XORC instruction, and for a period writing to the registers of the interrupt controller.

7.8.4 Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B and the EEPMOV.W instructions.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the is not accepted until the transfer is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, interception handling starts at the end of the individual transfer cycle. The PC value saved of stack in this case is the address of the next instruction. Therefore, if an interrupt is general during execution of an EEPMOV.W instruction, the following coding should be used.

L1: EEPMOV.W

MOV.W R4,R4

BNE L1

7.8.5 Interrupts during Execution of MOVMD and MOVSD Instructions

With the MOVMD or MOVSD instruction, if an interrupt request is issued during the tra interrupt exception handling starts at the end of the individual transfer cycle. The PC value on the stack in this case is the address of the MOVMD or MOVSD instruction. The trans remaining data is resumed after returning from the interrupt handling routine.

Rev. 2.00 Sep. 10, 2008 Page 156 of 1132

REJ09B0364-0200



RENESAS

Rev. 2.00 Sep. 10, 2008 Page

REJ09B0364-0200



8.1 Features

- Number of break channels: four (channels A, B, C, and D)
- Break comparison conditions (each channel)
 - Address
 - Bus master (CPU cycle)
 - Bus cycle (instruction execution (PC break))
- UBC break interrupt exception handling is executed immediately before execution of instruction fetched from the specified address (PC break).
- Module stop state can be set




Figure 8.1 Block Diagram of UBC

Break address mask register B	BAMRBH	R/W	H'0000	H'FFA0C
	BAMRBL	R/W	H'0000	H'FFA0E
Break address register C	BARCH	R/W	H'0000	H'FFA10
	BARCL	R/W	H'0000	H'FFA12
Break address mask register C	BAMRCH	R/W	H'0000	H'FFA14
	BAMRCL	R/W	H'0000	H'FFA16
Break address register D	BARDH	R/W	H'0000	H'FFA18
	BARDL	R/W	H'0000	H'FFA1A
Break address mask register D	BAMRDH	R/W	H'0000	H'FFA1C
	BAMRDL	R/W	H'0000	H'FFA1E
Break control register A	BRCRA	R/W	H'0000	H'FFA28
Break control register B	BRCRB	R/W	H'0000	H'FFA2C
Break control register C	BRCRC	R/W	H'0000	H'FFA30

BRCRD

BAMRAL

BARBH

BARBL

Break address register B

Break control register D

R/W

R/W

R/W

R/W

H'0000

H'0000

H'0000

H'0000

H'FFA06

H'FFA08

H'FFA0A

H'FFA34

BARnL Bit: 15 14 10 6 5 2 BARn15 BARn14 BARn13 BARn12 BARn11 BARn10 BARn9 BARn8 BARn7 BARn6 BARn5 BARn4 BARn3 BARn2 BARn Initial Value: 0 0 0 0 0 0 0 0 R/W: R/W R/W R/W

R/W

BARnH

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	BARn31 to	All 0	R/W	Break Address n31 to 16
	BARn16			These bits hold the upper bit values (bits 31 to the address break-condition on channel n.

[Legend]

n = Channels A to D

BARnL

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	BARn15 to	All 0	R/W	Break Address n15 to 0
	BARn0			These bits hold the lower bit values (bits 15 to the address break-condition on channel n.

[Legend]

n = Channels A to D

Rev. 2.00 Sep. 10, 2008 Page 162 of 1132



Dit.	10	14	10	12	- 11	10	9	0	,	0	3	4	3		
	BAMRn15	BAMRn14	BAMRn13	BAMRn12	BAMRn11	BAMRn10	BAMRn9	BAMRn8	BAMRn7	BAMRn6	BAMRn5	BAMRn4	BAMRn3	BAMRn2	ВА
Initial Value:	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F

• BAMRnH

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	BAMRn31 to	All 0	R/W	Break Address Mask n31 to 16
	BAMRn16			Be sure to write H'FF00 here before setting a condition in the break control register.
[Legend]				

[Legend]

n = Channels A to D

• BAMRnL

Bit	Bit Name	Initial Value	R/W	Description
15 to 0 BAMRn15 to 7		All 0 R/	R/W	Break Address Mask n15 to 0
	BAMRn0			Be sure to write H'0000 here before setting a condition in the break control register.

n = Channels A to D

[Legend]



Bit	Bit Name	Value	R/W	Description
15	_	0	R/W	Reserved
14	_	0	R/W	These bits are always read as 0. The write va should always be 0.
13	CMFCPn	0	R/W	Condition Match CPU Flag
				UBC break source flag that indicates satisfact specified CPU bus cycle condition.
				 The CPU cycle condition for channel n brea requests has not been satisfied.
				 The CPU cycle condition for channel n brea requests has been satisfied.
12	_	0	R/W	Reserved
				These bits are always read as 0. The write va should always be 0.
11	CPn2	0	R/W	CPU Cycle Select
10	CPn1	0	R/W	These bits select CPU cycles as the bus cycle
9	CPn0	0	R/W	condition for the given channel.
				000: Break requests will not be generated.
				001: The bus cycle break condition is CPU cy
				01x: Setting prohibited
				1xx: Setting prohibited
8	_	0	R/W	Reserved

Initial

REJ09B0364-0200

7

6

Rev. 2.00 Sep. 10, 2008 Page 164 of 1132

R/W

R/W

These bits are always read as 0. The write va

should always be 0.

RENESAS

0

0

condition for the given channel.

00: Break requests will not be generated.

01: The bus cycle break condition is read cycle

<i>,</i> , ,	THE DU	s cycle ble	ak condition is
1x:	Settina	prohibited	

				• .
1	_	0	R/W	Reserved
0	_	0	R/W	These bits are always read as 0. The write should always be 0.

[Legend]

n = Channels A to D



consist of CPU cycle, PC break, and reading. Condition comparison is not performed CPU cycle setting is CPn = B'000, the PC break setting is IDn = B'00, or the read sett RWn = B'00.

corresponding channel. These flags are set when the break condition matches but are cleared when it no longer does. To confirm setting of the same flag again, read the flag from the break interrupt handling routine, and then write 0 to it (the flag is cleared by to it after reading it as 1).

[Legend]

3. The condition match CPU flag (CMFCPn) is set in the event of a break condition mat

n = Channels A to D

8.4.2 PC Break

- 1. When specifying a PC break, specify the address as the first address of the required in
- If the address for a PC break condition is not the first address of an instruction, a brea never be generated.2. The break occurs after fetching and execution of the target instruction have been confidence.
- cases of contention between a break before instruction execution and a user maskable priority is given to the break before instruction execution.3. A break will not be generated even if a break before instruction execution is set in a d
- cycles as the bus-cycle condition (RWn0 = 1). [Legend]

n = Channels A to D

II – Chamicis A to L

4. The PC break condition is generated by specifying CPU cycles as the bus condition in control register n (BRCRn.CPn0 = 1), PC break as the break condition (IDn0 = 1), an

Rev. 2.00 Sep. 10, 2008 Page 166 of 1132

BRCRC	CMFCPC (bit 13)	Indicates that the condition matches in the CPU for channel C
BRCRD	CMFCPD (bit 13)	Indicates that the condition matches in the CPL for channel D

for channel B

oscillation settling time has elapsed subsequent to the transition to software standle. When an interrupt is the canceling source, interrupt exception handling is execute.

When an interrupt is the canceling source, interrupt exception handling is execute RTE instruction, and the instruction following the SLEEP instruction is then exec




Figure 8.2 Contention between SLEEP Instruction (Software Standby) and PC

- 2. Prohibition on Setting of PC Break
 - Setting of a UBC break interrupt for program within the UBC break interrupt hand routine is prohibited.
- 3. The procedure for clearing a UBC flag bit (condition match flag) is shown below. A f cleared by writing 0 to it after reading it as 1. As the register that contains the flag bit accessible in byte units, bit manipulation instructions can be used.

Figure 8.5 Flag Bit Clearing Sequence (Condition Match Flag)

1.	If break conditions for the UBC are set, an unexpected UBC break interrupt may occ
	the execution of an illegal instruction. This depends on the value of the program cou
	the internal bus cycle.

Rev. 2.00 Sep. 10, 2008 Page

REJ09B0364-0200



Manages the external address space divided into eight areas Chip select signals ($\overline{CS0}$ to $\overline{CS7}$) can be output for each area Bus specifications can be set independently for each area

Manages external address space in area units

8-bit access or 16-bit access can be selected for each area

Burst ROM, byte control SRAM, or address/data multiplexed I/O interface can be see

An endian conversion function is provided to connect a device of little endian Basic bus interface

This interface can be connected to the SRAM and ROM

2-state access or 3-state access can be selected for each area

Program wait cycles can be inserted for each area

Wait cycles can be inserted by the \overline{WAIT} pin. Extension cycles can be inserted while \overline{CSn} is asserted for each area (n = 0 to 7)

The negation timing of the read strobe signal (RD) can be modified

• Byte control SRAM interface

Byte control SRAM interface can be set for areas 0 to 7

The SRAM that has a byte control pin can be directly connected

Burst ROM interface

Burst ROM interface can be set for areas 0 and 1

Burst ROM interface parameters can be set independently for areas 0 and 1

• Address/data multiplexed I/O interface

Address/data multiplexed I/O interface can be set for areas 3 to 7

DMAC single address transfers and internal accesses can be executed in parallel

- External bus release function
- Bus arbitration function Includes a bus arbiter that arbitrates bus mastership among the CPU, DMAC, DTC, a

external bus master

Multi-clock function

The internal peripheral functions can be operated in synchronization with the peripheral module clock (Pφ). Accesses to the external address space can be operated in synchro with the external bus clock $(B\phi)$.

The bus start (\overline{BS}) and read/write (RD/\overline{WR}) signals can be output.

RENESAS




Figure 9.1 Block Diagram of Bus Controller

- Idle control register (IDLCR)
- Bus control register 1 (BCR1)
- Bus control register 2 (BCR2)
- Endian control register (ENDIANCR)
- SRAM mode control register (SRAMCR)
- Burst ROM interface control register (BROMCR)
- Address/data multiplexed I/O control register (MPXCR)

Rev. 2.00 Sep. 10, 2008 Page 174 of 1132

REJ09B0364-0200



R/W	R/W	R/W	R/W	R/W	R/\	N	R/W	R/W
Note:	* Initial value at	16-bit bus init	tiation is H'F	EFF, and that	at 8-bit bus	initiation is	H'FFFF.	
Bit	Bit Name	Initial Value* ¹	R/W	Descripti	on			
15	ABWH7	1	R/W	Area 7 to	0 Bus Wi	dth Con	trol	
14	ABWH6	1	R/W	These bits	s select w	hether t	the corres	ponding a
13	ABWH5	1	R/W	designate	d as 8-bi	t access	space or	16-bit acc
12	ABWH4	1	R/W	ABWHn	ABWLn	(n = 7 t)	o 0)	
11	ABWH3	1	R/W	X	0:	Setting	prohibite	d
10	ABWH2	1	R/W	0	1:		is designa	ated as 16
9	ABWH1	1	R/W				space	
8	ABWL0	1/0	R/W	1	1:	Area n space*	is designa *²	ated as 8-
7	ABWL7	1	R/W			эрасс		
6	ABWL6	1	R/W					
5	ABWL5	1	R/W					
4	ABWL4	1	R/W					
3	ABWL3	1	R/W					
2	ABWL2	1	R/W					
1	ABWL1	1	R/W					
0	ABWL0	1	R/W					

ABWLb

1

ABWL5

ABWL4

ABWL3

ABWL2

1

ABWLI

1

[Legend]

Initial Value

x: Don't care

Notes: 1. Initial value at 16-bit bus initiation is H'FEFF, and that at 8-bit bus initiation is

2. An address space specified as byte control SRAM interface must not be specified.

2. An address space specified as byte control SRAM interface must not be specified access space.

Initial V	alue 0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R
Bit	Bit Name	Initial e Value	R/W	Description			
15	AST7	1	R/W	Area 7 to 0 Ac	cess Sta	te Control	
14	AST6	1	R/W	These bits sele	ect wheth	er the corre	esponding are
13	AST5	1	R/W	designated as		•	
12	AST4	1	R/W	space. Wait cy same time.	cie inser	lion is enab	ned of disable
11	AST3	1	R/W	0: Area n is de	signated	as 2-state	access space
10	AST2	1	R/W	Wait cycle i	nsertion i	n area n ac	cess is disabl
9	AST1	1	R/W	1: Area n is de	signated	as 3-state	access space
8	AST0	1	R/W	Wait cycle i	nsertion i	n area n ac	cess is enable
				(n = 7 to 0)			
7 to 0	_	All 0	R	Reserved			

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 176 of 1132

Bit Name



These are read-only bits and cannot be modified

Bit	7	6	5	4	3	2	1
Bit Name	_	W52	W51	W50	_	W42	W41
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W
• WTCRB							
Bit	15	14	13	12	11	10	9
Bit Name	_	W32	W31	W30	_	W22	W21
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W
Bit	7	6	5	4	3	2	1
Bit Name	_	W12	W11	W10	_	W02	W01
Initial Value	0	1	1	1	0	1	1
R/W	R	R/W	R/W	R/W	R	R/W	R/W

				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
11	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
10	W62	1	R/W	Area 6 Wait Control 2 to 0
9	W61	1	R/W	These bits select the number of program wait c
8	W60	1	R/W	when accessing area 6 while bit AST6 in ASTC
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted

Reserved

010: 2 program wait cycles inserted

111: 7 program wait cycles inserted

This is a read-only bit and cannot be modified.

Rev. 2.00 Sep. 10, 2008 Page 178 of 1132 REJ09B0364-0200

R



0

7

				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
3	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
2	W42	1	R/W	Area 4 Wait Control 2 to 0
1	W41	1	R/W	These bits select the number of program wait o
0	W40	1	R/W	when accessing area 4 while bit AST4 in ASTC
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted

101: 5 program wait cycles inserted

111: 7 program wait cycles inserted

				111: 7 program wait cycles inserted
11	_	0	R	Reserved
				This is a read-only bit and cannot be modified.
10	W22	1	R/W	Area 2 Wait Control 2 to 0
9	W21	1	R/W	These bits select the number of program wait o
8	W20	1	R/W	when accessing area 2 while bit AST2 in ASTO
				000: Program wait cycle not inserted
				001: 1 program wait cycle inserted
				010: 2 program wait cycles inserted
				011: 3 program wait cycles inserted
				100: 4 program wait cycles inserted
				101: 5 program wait cycles inserted
				110: 6 program wait cycles inserted
				111: 7 program wait cycles inserted
7	_	0	R	Reserved

RENESAS

This is a read-only bit and cannot be modified.

oo i. I program wan cycle inserted 010: 2 program wait cycles inserted 011: 3 program wait cycles inserted 100: 4 program wait cycles inserted 101: 5 program wait cycles inserted 110: 6 program wait cycles inserted

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 180 of 1132

			110: 6 program wait cycles inserted
			111: 7 program wait cycles inserted
_	0	R	Reserved
			This is a read-only bit and cannot be modified
W02	1	R/W	Area 0 Wait Control 2 to 0
W01	1	R/W	These bits select the number of program wait
W00	1	R/W	when accessing area 0 while bit AST0 in AST
			000: Program wait cycle not inserted
			001: 1 program wait cycle inserted
			010: 2 program wait cycles inserted
			011: 3 program wait cycles inserted
			100: 4 program wait cycles inserted
			101: 5 program wait cycles inserted
			110: 6 program wait cycles inserted
			111: 7 program wait cycles inserted
•	W01	W02 1 W01 1	W02 1 R/W W01 1 R/W

2 1 0 101: 5 program wait cycles inserted

Initial V	alue 0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R
Bit	Bit Name	Initial Value	R/W	Description	on		
15	RDN7	0	R/W	Read Stro	be Timing (Control	
14	RDN6	0	R/W	RDN7 to F	RDN0 set th	ne negation	timing of the
13	RDN5	0	R/W	strobe in a	correspon	ding area ı	read access.
12	RDN4	0	R/W		Ū	•	strobe for an
11	RDN3	0	R/W	which the RDNn bit is set to 1 is negated on cycle earlier than that for an area for which the cycle earlier than that for an area for which the cycle earlier than that for an area for which the cycle earlier than that for an area for which the cycle earlier than the cycle e			
10	RDN2	0	R/W				a setup and h
9	RDN1	0	R/W	are also gi	ven one ha	alf-cycle ea	rlier.
8	RDN0	0	R/W		ea n read a nd of the re		RD signal is
				one half	f-cycle befo		RD signal is of the read c
				(n = 7 to 0))		
7 to 0	_	All 0	R	Reserved			

Notes: 1. In an external address space which is specified as byte control SRAM interfac

performed.

Rev. 2.00 Sep. 10, 2008 Page 182 of 1132



RDNCR setting is ignored and the same operation when RDNn = 1 is performed.

In an external address space which is specified as burst ROM interface, the R setting is ignored during CPU read accesses and the same operation when RI

These are read-only bits and cannot be modif

REJ09B0364-0200

Bit Name




Figure 9.2 Read Strobe Negation Timing (Example of 3-State Access Space

9.2.5 $\overline{\text{CS}}$ Assertion Period Control Registers (CSACR)

CSACR selects whether or not the assertion periods of the chip select signals ($\overline{\text{CSn}}$) and signals for the basic bus, byte-control SRAM, burst ROM, and address/data multiplexed interface are to be extended. Extending the assertion period of the $\overline{\text{CSn}}$ and address sign the setup time and hold time of read strobe ($\overline{\text{RD}}$) and write strobe ($\overline{\text{LHWR}/\text{LLWR}}$) to be and to make the write data setup time and hold time for the write strobe become flexible

Bit	15	14	13	12	11	10	9	
Bit Name	CSXH7	CSXH6	CSXH5	CSXH4	CSXH3	CSXH2	CSXH1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	CSXT7	CSXT6	CSXT5	CSXT4	CSXT3	CSXT2	CSXT1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

period (Th) is extended
(n = 7 to 0)

R/W

R/W

CSXT7

CSXT6

0

0

7

6

•	00/110	•	,	Those she speen, whether or her the responsit
5	CSXT5	0	R/W	inserted (see figure 9.3). When an area for which CSXTn is set to 1 is accessed, one Tt cycle, in the CSn and address signals are retained, is in after the normal access cycle.
4	CSXT4	0	R/W	
3	CSXT3	0	R/W	
2	CSXT2	0	R/W	0: In access to area n, the $\overline{\text{CSn}}$ and address as
1	CSXT1	0	R/W	period (Tt) is not extended
0	CSXT0	0	R/W	1: In access to area n, the CSn and address as period (Tt) is extended
				p = (,

CS and Address Signal Assertion Period Contr

These bits specify whether or not the Tt cycle is

(n = 7 to 0)In burst ROM interface, the CSXTn settings are ignored during CPU read acce Note:

RENESAS

Rev. 2.00 Sep. 10, 2008 Page 184 of 1132




Figure 9.3 $\overline{\text{CS}}$ and Address Assertion Period Extension (Example of Basic Bus Interface, 3-State Access Space, and RDNn = 0)

Rev. 2.00 Sep. 10, 2008 Page

		,		
Bit	Bit Name	Initial Value	R/W	Description
15	IDLS3	1	R/W	Idle Cycle Insertion 3
				Inserts an idle cycle between the bus cycles w DMAC single address transfer (write cycle) is f by external access.
				0: No idle cycle is inserted
				1: An idle cycle is inserted
14	IDLS2	1	R/W	Idle Cycle Insertion 2
				Inserts an idle cycle between the bus cycles w external write cycle is followed by external read
				0: No idle cycle is inserted
				1: An idle cycle is inserted
13	IDLS1	1	R/W	Idle Cycle Insertion 1
				Inserts an idle cycle between the bus cycles w external read cycles of different areas continue
				0: No idle cycle is inserted

IDLOELI

0

R/W



1: An idle cycle is inserted

Rev. 2.00 Sep. 10, 2008 Page 186 of 1132

IDF9EF1

0

R/W

Initial Value R/W

IDLOELD

0

R/W

0

R/W

0

R/W

0

R/W

0

R/W

				10: 3 idle cycles are inserted
				11: 4 idle cycles are inserted
7	IDLSEL7	0	R/W	Idle Cycle Number Select
6	IDLSEL6	0	R/W	Specifies the number of idle cycles to be inser
5	IDLSEL5	0	R/W	each area for the idle insertion condition speci IDLS1 and IDLS0.
4	IDLSEL4	0	R/W	
3	IDLSEL3	0	R/W	 Number of idle cycles to be inserted for are specified by IDLCA1 and IDLCA0.
2	IDLSEL2	0	R/W	Number of idle cycles to be inserted for are
1	IDLSEL1	0	R/W	specified by IDLCB1 and IDLCB0.
0	IDLSEL0	0	R/W	(n = 7 to 0)

9

8

IDLCA1

IDLCA0

1

1

R/W

R/W

00: No idle cycle is inserted 01: 2 idle cycles are inserted 00: 3 idle cycles are inserted 01: 4 idle cycles are inserted

Idle Cycle State Number Select A

00: 1 idle cycle is inserted 01: 2 idle cycles are inserted

Specifies the number of idle cycles to be inserthe idle condition specified by IDLS3 to IDLS0

Rev. 2.00 Sep. 10, 2008 Page

Initial \	/alue	0	0	0	0	0	0	0
R/W		R/W	R/W	R	R	R	R	R
Bit	Bit l	Name	Initial Value	R/W	Description	on		
15	BRL	E.	0	R/W	External B	us Release	e Enable	
					Enables/di	sables ext	ernal bus re	elease.
					0: Externa	bus releas	se disabled	l
					BREQ, ports	BACK, and	I BREQO p	ins can be us
					1: Externa	bus releas	se enabled	*
					For details	, see secti	on 12, I/O I	Ports.
14	BRE	QOE	0	R/W	BREQO P	in Enable		
					the externa state wher	al bus mas an interna	ter in the e	iest signal (BF xternal bus re er performs a
					0: BREQO	output dis	abled	
					BREQO	pin can be	e used as I	O port
					1: BREQO	output en	abled	

Bit Name

DKC

Rev. 2.00 Sep. 10, 2008 Page 188 of 1132

				The changed setting may not affect an external immediately after the change.
				0: Write data buffer function not used
				1: Write data buffer function used
8	WAITE	0	R/W	WAIT Pin Enable
				Selects enabling/disabling of wait input by the pin.
				0: Wait input by $\overline{\text{WAIT}}$ pin disabled
				$\overline{\text{WAIT}}$ pin can be used as I/O port
				1: Wait input by $\overline{\text{WAIT}}$ pin enabled

R/W

R/W

R

DACK Control

signal assertion.

Reserved

always be 0.

Reserved

	These are read-only bits and cannot be modif
Note:	When external bus release is enabled or input by the WAIT pin is enabled, make the ICR bit to 1. For details, see section 12, I/O Ports.

7

5 to 0

DKC

0

0

All 0

For details, see section 12, I/O Ports.

Selects the timing of DMAC transfer acknowled

0: DACK signal is asserted at the Bφ falling ed
 1: DACK signal is asserted at the Bφ rising ed

This bit is always read as 0. The write value s

				always be 0.
4	IBCCS	0	R/W	Internal Bus Cycle Control Select
				Selects the internal bus arbiter function.
				0: Releases the bus mastership according to the
				 Executes the bus cycles alternatively when a bus mastership request conflicts with a DMA DTC bus mastership request
3, 2	_	All 0	R	Reserved
				These are read-only bits and cannot be modifie
1	_	1	R/W	Reserved
				This bit is always read as 1. The write value she always be 1.
0	PWDBE	0	R/W	Peripheral Module Write Data Buffer Enable
				Specifies whether or not to use the write data be function for the peripheral module write cycles.
				0: Write data buffer function not used
				1: Write data buffer function used

Description

These are read-only bits and cannot be modified

This bit is always read as 0. The write value sh

Reserved

Reserved

Bit

7, 6

5

Bit Name

Value

All 0

0

R/W

R/W

R

Rev. 2.00 Sep. 10, 2008 Page 190 of 1132

		Initial		
Bit	Bit Name	Value	R/W	Description
7	LE7	0	R/W	Little Endian Select
6	LE6	0	R/W	Selects the endian for the corresponding area
5	LE5	0	R/W	0: Data format of area n is specified as big en
4	LE4	0	R/W	1: Data format of area n is specified as little er
3	LE3	0	R/W	(n = 7 to 2)
2	LE2	0	R/W	
1, 0	_	All 0	R	Reserved
				These are read-only bits and cannot be modif

R/W

R/W

R/W

R

R/W

R/W

R/W

R/W

Initial V	alue	0	0	0	0	0	0	0
R/W		R	R	R	R	R	R	R
Bit	Bit Na	ame	Initial Value	R/W	Descriptio	n		
15	BCSE	L7	0	R/W	Byte Contro	ol SRAM In	terface Sel	ect
14	BCSE	L6	0	R/W	Selects the	bus interfa	ce for the o	corresponding
13	BCSE	L5	0	R/W		•	•	nterface selec
12	BCSE	L4	0	R/W	BROMCR a	and MPXCI	R must be	cleared to 0.
11	BCSE	L3	0	R/W	0: Area n is			
10	BCSE	L2	0	R/W	1: Area n is	byte contr	ol SRAM ir	iterface
9	BCSE	L1	0	R/W	(n = 7 to 0)			
8	BCSE	LO	0	R/W				
7 to 0	_		All 0	R	Reserved			
					These are	read-only b	its and can	not be modifie

R/W

Bit

Bit Name

R/W

7

R/W

R/W

R/W

R/W

3

R/W

2

R/W

				0: Basic bus interface or byte-control SRAM in
				1: Burst ROM interface
14	BSTS02	0	R/W	Area 0 Burst Cycle Select
13	BSTS01	0	R/W	Specifies the number of burst cycles of area 0
12	BSTS00	0	R/W	000: 1 cycle
				001: 2 cycles
				010: 3 cycles
				011: 4 cycles
				100: 5 cycles
				101: 6 cycles
				110: 7 cycles
				111: 8 cycles
11, 10	_	All 0	R	Reserved
				These are read-only bits and cannot be modif

Initial Value

R/W

Bit

15

0

R/W

Bit Name

BSRM0

0

R/W

Initial

Value

0

0

R/W

R/W

R/W

0

R/W

Description

0

R

Area 0 Burst ROM Interface Select

clear bit BCSEL0 in SRAMCR to 0.

Specifies the area 0 bus interface. To set this

0

R

0

R/W

				BCSEL1 in SRAMCR to 0.
				0: Basic bus interface or byte-control SRAM int
				1: Burst ROM interface
6	BSTS12	0	R/W	Area 1 Burst Cycle Select
5	BSTS11	0	R/W	Specifies the number of cycles of area 1 burst of
4	BSTS10	0	R/W	000: 1 cycle
				001: 2 cycles
				010: 3 cycles
				011: 4 cycles
				100: 5 cycles
				101: 6 cycles
				110: 7 cycles
				111: 8 cycles
3, 2	_	All 0	R	Reserved
				These are read-only bits and cannot be modified
1	BSWD11	0	R/W	Area 1 Burst Word Number Select
0	BSWD10	0	R/W	Selects the number of words in burst access to 1 burst ROM interface

Specifies the area 1 bus interface as a basic in or a burst ROM interface. To set this bit to 1, cl

Rev. 2.00 Sep. 10, 2008 Page 194 of 1132 REJ09B0364-0200



00: Up to 4 words (8 bytes)01: Up to 8 words (16 bytes)10: Up to 16 words (32 bytes)11: Up to 32 words (64 bytes)

11	MPXE3	0	R/W	Area n is specified as a basic interface or a control SRAM interface.
				Area n is specified as an address/data mult I/O interface
				(n = 7 to 3)
10 to 1	_	All 0	R	Reserved
				These are read-only bits and cannot be modifi
0	ADDEX	0	R/W	Address Output Cycle Extension
				Specifies whether a wait cycle is inserted for t address output cycle of address/data multiple; interface.
				0: No wait cycle is inserted for the address ou
				One wait cycle is inserted for the address o cycle

0.

0

R

Bit Name

MPXE7

MPXE6

MPXE5

MPXE4

Initial Value R/W

Bit

15

14

13

12

0

R

Initial

Value

0

0

0

0

0

R

R/W

R/W

R/W

R/W

R/W

0

R

Description

0

R

0

R

Address/Data Multiplexed I/O Interface Select

Specifies the bus interface for the correspond

To set this bit to 1, clear the BCSELn bit in SF

0: Area n is specified as a basic interface or a

0

R

Rev. 2.00 Sep. 10, 2008 Page

registers of peripheral modules such as SCI and timer.

External access cycle

A bus that accesses external devices via the external bus interface.




Figure 9.4 Internal Bus Configuration



	DTC DMAC Internal memory Clock pulse generator Power down control
Рф	I/O ports TPU PPG TMR WDT SCI A/D D/A
Вф	External bus interface

Bus controller

control register (SCKCR) independently. For further details, see section 24, Clock Pulse Generator.

The frequency of each synchronization clock ($I\phi$, $P\phi$, and $B\phi$) is specified by the system

There will be cases when $P\phi$ and $B\phi$ are equal to $I\phi$ and when $P\phi$ and $B\phi$ are different fraccording to the SCKCR specifications. In any case, access cycles for internal periphera and external space is performed synchronously with $P\phi$ and $B\phi$, respectively.

the frequency rate of 1\psi and P\psi is in 1.1, 0 to in-1 cycles of 1sy may be inserted.

Figure 9.5 shows the external 2-state access timing when the frequency rate of I ϕ and B ϕ Figure 9.6 shows the external 3-state access timing when the frequency rate of I ϕ and B ϕ

Rev. 2.00 Sep. 10, 2008 Page 198 of 1132






Figure 9.5 System Clock: External Bus Clock = 4:1, External 2-State Acco




Figure 9.6 System Clock: External Bus Clock = 2:1, External 3-State Access

			multiplexed I/O space is being read
Read/write	RD/WR	Output	 Signal indicating the input or output of Write enable signal of the SRAM dur to the byte control SRAM space
Low-high write/ lower-upper byte select	LHWR/LUB	Output	Strobe signal indicating that the basic ROM, or address/data multiplexed I/0 written to, and the upper byte (D15 to data bus is enabled
			 Strobe signal indicating that the byte SRAM space is accessed, and the u (D15 to D8) of data bus is enabled
Low-low write/ lower-lower byte select	LLWR/LLB	Output	 Strobe signal indicating that the basi ROM, or address/data multiplexed I/ written to, and the lower byte (D7 to bus is enabled
			 Strobe signal indicating that the byte SRAM space is accessed, and the lo (D7 to D0) of data bus is enabled
		R	Rev. 2.00 Sep. 10, 2008 Pag

Output

Output

Output

 $\overline{\text{AS}}/\overline{\text{AH}}$

 $\overline{\mathsf{RD}}$

Dao oyolo olari

Address strobe/

address hold

Read strobe



orginal indicating that the bas eyele has st

Strobe signal indicating that the basic bus control SRAM, burst ROM, or address/dat

Strobe signal indicating that the basic

control SRAM, or burst ROM space is and address output on address bus is Signal to hold the address during acce address/data multiplexed I/O interface

Bus request	BREQ	Input	Request signal for release of bus to externa master
Bus request acknowledge	BACK	Output	Acknowledge signal indicating that bus has released to external bus master
Bus request output	BREQO	Output	External bus request signal used when inte master accesses external address space ir external-bus released state
Data transfer acknowledge 3 (DMAC_3)	DACK3	Output	Data transfer acknowledge signal for DMA0 single address transfer
Data transfer acknowledge 2 (DMAC_2)	DACK2	Output	Data transfer acknowledge signal for DMA0 single address transfer
Data transfer acknowledge 1 (DMAC_1)	DACK1	Output	Data transfer acknowledge signal for DMA0 single address transfer

Output

Output

Input

Wait request signal when accessing extern

Data transfer acknowledge signal for DMA

single address transfer

External bus clock

address space.

Rev. 2.00 Sep. 10, 2008 Page 202 of 1132

Data transfer

(DMAC_0)

acknowledge 0

External bus clock

Wait

WAIT

DACK0

Вφ

RENESAS

CS4	_	_	_	0	0	0	_	_	0	0	
CS5	_	_	_	0	0	0	_	_	0	0	
CS6	_	_	_	0	0	0	_	_	0	0	
CS7	_	_	_	0	0	0	_	_	0	0	
BS	_	_	_	0	0	0	0	0	0	0	
RD/WR	_	_	_	0	0	0	0	0	0	0	
ĀS	Output	Output	_	0	0	0	0	0	_	_	
ĀH	_	_	_	_	_	_	_	_	0	0	
RD	Output	Output	_	0	0	0	0	0	0	0	
LHWR/LUB	Output	Output	_	0	_	0	0	_	0	_	
LLWR/LLB	Output	Output	_	0	0	0	0	0	0	0	
WAIT	_	_	_	0	0	0	0	0	0	0	Contro

0

0

0

0

0

CS3

[Legend]

O: Used as a bus control signal -: Not used as a bus control signal (used as a port input when initialized)




Figure 9.7 Address Space Area Division

be set to 1 when outputting signals $\overline{CS1}$ to $\overline{CS7}$.

In on-chip ROM enabled extended mode, pins \overline{CSO} to $\overline{CS7}$ are all placed in the input star reset and so the corresponding PFCR bits should be set to 1 when outputting signals \overline{CSO}

The PFCR can specify multiple \overline{CS} outputs for a pin. If multiple \overline{CSn} outputs are specific single pin by the PFCR, \overline{CS} to be output are generated by mixing all the \overline{CS} signals. In the settings for the external bus interface areas in which the \overline{CSn} signals are output to a should be the same.

Figure 9.9 shows the signal output timing when the $\overline{\text{CS}}$ signals to be output to areas 5 an output to the same pin.




Figure 9.8 \overline{CSn} Signal Output Timing (n = 0 to 7)

Figure 9.9 Timing When CS Signal is Output to the Same Pin

9.5.4 External Bus Interface

The type of the external bus interfaces, bus width, endian format, number of access cycle strobe assert/negate timings can be set for each area in the external address space. The but and the number of access cycles for both on-chip memory and internal I/O registers are fit are not affected by the external bus settings.

(1) Type of External Bus Interface

Four types of external bus interfaces are provided and can be selected in area units. Table shows each interface name, description, area name to be set for each interface. Table 9.5 areas that can be specified for each interface. The initial state of each area is a basic bus i

Table 9.4 Interface Names and Area Names

Interface	Description	Area Name
Basic interface	Directly connected to ROM and RAM	Basic bus space
Byte control SRAM interface	Directly connected to byte SRAM with byte control pin	Byte control SRAM sp
Burst ROM interface	Directly connected to the ROM that allows page access	Burst ROM space
Address/data multiplexed I/O interface	Directly connected to the peripheral LSI that requires address and data multiplexing	Address/data multiple space

REJ09B0364-0200

(2) Bus Width

A bus width of 8 or 16 bits can be selected with ABWCR. An area for which an 8-bit bus selected functions as an 8-bit access space and an area for which a 16-bit bus is selected as a 16-bit access space. In addition, the bus width of address/data multiplexed I/O spac or 16 bits, and the bus width for the byte control SRAM space is 16 bits.

The initial state of the bus width is specified by the operating mode.

If all areas are designated as 8-bit access space, 8-bit bus mode is set; if any area is designated access space, 16-bit access space, 16-bit bus mode is set.

(3) Endian Format

Though the endian format of this LSI is big endian, data can be converted into little end when reading or writing to the external address space.

Areas 7 to 2 can be specified as either big endian or little endian format by the LE7 to L ENDIANCR.

The initial state of each area is the big endian format.

Note that the data format for the areas used as a program area or a stack area should be l

Number of access cycles in the basic bus interface = number of basic cycles (2, 3) + number of program wait cycles (0 to 7) + number of \overline{CS} extension cycles (0, 1, 2)

[+ number of external wait cycles by the \overline{WAIT} pin]

Assertion period of the chip select signal can be extended by CSACR.

Byte Control SRAM Interface (b)

The number of access cycles in the byte control SRAM interface is the same as that in the bus interface.

Number of access cycles in byte control SRAM interface = number of basic cycles (2, 3) + number of program wait cycles (0 to 7) + number of \overline{CS} extension cycles (0, 1, 2) [+ number of external wait cycles by the \overline{WAIT} pin]

Burst ROM Interface

The number of access cycles at full access in the burst ROM interface is the same as that basic bus interface. The number of access cycles in the burst access can be specified as or eight cycles by the BSTS bit in BROMCR.

> Number of access cycles in the burst ROM interface = number of basic cycles (2, 3) + number of program wait cycles (0 to 7)

+ number of $\overline{\text{CS}}$ extension cycles (0, 1)

[+number of external wait cycles by the WAIT pin]

+ number of burst access cycles (1 to 8) × number of burst accesses (0 to 63)

Rev. 2.00 Sep. 10, 2008 Page 208 of 1132

RENESAS

Table 9.6 lists the number of access cycles for each interface.

Table 9.6 Number of Access Cycles

Basic bus interface	=	Th	+T1	+T2				+Tt		
	 -	[0,1]	[1]	[1]				[0,1]		
	=	Th	+T1	+T2	+Tpw	+Ttw	+T3	+Tt		
		[0,1]	[1]	[1]	[0 to 7]	[n]	[1]	[0,1]		
Byte control SRAM interface	=	Th	+T1	+T2				+Tt		
_		[0,1]	[1]	[1]				[0,1]		
-	=	Th	+T1	+T2	+Tpw	+Ttw	+T3	+Tt		
		[0,1]	[1]	[1]	[0 to 7]	[n]	[1]	[0,1]		
Burst ROM interface	=	Th	+T1	+T2					+Tb	
		[0,1]	[1]	[1]					[(1 to 8) \times m]	[(2 to 3)
-	=	Th	+T1	+T2	+Tpw	+Ttw	+T3		+Tb	
		[0,1]	[1]	[1]	[0 to 7]	[n]	[1]		[(1 to 8) \times m]	[(2 to 11 + n)
Address/data multiplexed I/O	= Tma	+Th	+T1	+T2				+Tt		
interface	[2,3]	[0,1]	[1]	[1]				[0,1]		
-	= Tma	+Th	+T1	+T2	+Tpw	+Ttw	+T3	+Tt		
	[2,3]	[0,1]	[1]	[1]	[0 to 7]	[n]	[1]	[0,1]		

[Legend]

Numbers: Number of access cycles

n: Pin wait (0 to ∞)

m: Number of burst accesses (0 to 63)

(5) Strobe Assert/Negate Timings

The assert and negate timings of the strobe signals can be modified as well as number of cycles.

- Read strobe (\overline{RD}) in the basic bus interface
- Chip select assertion period extension cycles in the basic bus interface
- $\bullet \quad \text{Data transfer acknowledge } (\overline{DACK3} \text{ to } \overline{DACK0}) \text{ output for DMAC single address transfer acknowledge} \\$



Rev. 2.00 Sep. 10, 2008 Page

selected for area 0 by bit BSRM0 in BROMCR and bit BCSEL0 in SRAMCR. Table 9.7 the external interface of area 0.

Table 9.7 Area 0 External Interface

 Interface
 BSRM0 of BROMCR
 BCSEL0 of SRAMCR

 Basic bus interface
 0
 0

 Byte control SRAM interface
 0
 1

 Burst ROM interface
 1
 0

 Setting prohibited
 1
 1

Interface	BSRM1 of BROMCR	BCSEL1 of SRAMCE				
Basic bus interface	0	0				
Byte control SRAM interface	0	1				
Burst ROM interface	1	0				
Setting prohibited	1	1				

Register Setting

(3) Area 2

In externally extended mode, all of area 2 is external address space.

When area 2 external address space is accessed, the $\overline{\text{CS2}}$ signal can be output.

Either the basic bus interface or byte control SRAM interface can be selected for area 2 BCSEL2 in SRAMCR. Table 9.9 shows the external interface of area 2.

Table 9.9 Area 2 External Interface

	Register Setting
Interface	BCSEL2 of SRAMCR
Basic bus interface	0
Byte control SRAM interface	1



Rev. 2.00 Sep. 10, 2008 Page

Interface	MPXE3 of MPXCR	BCSEL3 of SRAMCR
Basic bus interface	0	0
Byte control SRAM interface	0	1
Address/data multiplexed I/O interface	1	0
Setting prohibited	1	1

Register Setting

(5) Area 4

In externally extended mode, all of area 4 is external address space.

When area 4 external address space is accessed, the $\overline{\text{CS4}}$ signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexe

Table 9.11 shows the external interface of area 4.

 Table 9.11
 Area 4 External Interface

Rev. 2.00 Sep. 10, 2008 Page 212 of 1132

	Register Setting				
Interface	MPXE4 of MPXCR	BCSEL4 of SRAMCR			
Basic bus interface	0	0			
Byte control SRAM interface	0	1			
Address/data multiplexed I/O interface	1	0			
Setting prohibited	1	1			

interface can be selected for area 4 by bit MPXE4 in MPXCR and bit BCSEL4 in SRAM

RENESAS

SRAMCR. Table 9.12 shows the external interface of area 5.

Table 9.12 Area 5 External Interface

	Register Setting			
Interface	MPXE5 of MPXCR	BCSEL5 of SRAM		
Basic bus interface	0	0		
Byte control SRAM interface	0	1		
Address/data multiplexed I/O interface	1	0		
Setting prohibited	1	1		

Interface	MPXE6 of MPXCR	BCSEL6 of SRAMCR			
Basic bus interface	0	0			
Byte control SRAM interface	0	1			
Address/data multiplexed I/O interface	1	0			
Setting prohibited	1	1			

Register Setting

(8) Area 7

Area 7 includes internal I/O registers. In external extended mode, area 7 other than internal register area is external address space.

When area 7 external address space is accessed, the $\overline{\text{CS7}}$ signal can be output.

Either of the basic bus interface, byte control SRAM interface, or address/data multiplexe interface can be selected for area 7 by the MPXE7 bit in MPXCR and the BCSEL7 bit in SRAMCR. Table 9.14 shows the external interface of area 7.

Table 9.14 Area 7 External Interface

Register Setting			
MPXE7 of MPXCR	BCSEL7 of SRAMCR		
0	0		
0	1		
1	0		
1	1		

Rev. 2.00 Sep. 10, 2008 Page 214 of 1132

REJ09B0364-0200



amount of data that can be accessed at one time is one byte: a word access is performed byte accesses, and a longword access, as four byte accesses.

Figures 9.10 and 9.11 illustrate data alignment control for the 8-bit access space. Figure shows the data alignment when the data endian format is specified as big endian. Figure shows the data alignment when the data endian format is specified as little endian.

					Strobe s
					R
Data Size	Access Address	Access Count	Bus Cycle	Data Size	Data b [D15 D8]
Byte	n	1	1st	Byte	
			1st	Byte	
Word	n	2	2nd	Byte	
Longword	n	4	1st	Byte	
			2nd	Byte	
			3rd	Byte	
			4th	Byte	

Figure 9.10 Access Sizes and Data Alignment Control for 8-Bit Access Space (Bi

Figure 9.11	Access Sizes and I)ata Ali	onment Cai	ntrol for 8-Rit Ac	cess Sns
		4th	Byte		
		3rd	Byte		
		2nd	Byte		<u>[</u>

Figure 9.11 Access Sizes and Data Alignment Control for 8-Bit Access Spa (Little Endian)

(2) 16-Bit Access Space

With the 16-bit access space, the upper byte data bus (D15 to D8) and lower byte data bu D0) are used for accesses. The amount of data that can be accessed at one time is one byt word.

shows the data alignment when the data endian format is specified as big endian. Figure 9 shows the data alignment when the data endian format is specified as little endian.

Figures 9.12 and 9.13 illustrate data alignment control for the 16-bit access space. Figure

In big endian, byte access for an even address is performed by using the upper byte data byte access for an odd address is performed by using the lower byte data bus.

In little endian, byte access for an even address is performed by using the lower byte data byte access for an odd address is performed by using the third byte data bus.

Longword	Even (2n)	2	1st	Word	Ŀ
			2nd	Word	[
	Odd (2n+1)	3	1st	Byte	
			2nd	Word	
			3rd	Byte]

Figure 9.12 Access Sizes and Data Alignment Control for 16-Bit Access Space (Bi

					Strobe LHWR/LUB
					L
Access Size	Access Address	Access Count	Bus Cycle	Data Size	Da <u>(</u> D15 E
Byte	Even (2n)	1	1st	Byte	
	Odd (2n+1)	1	1st	Byte	71 1 1 1 1 1
Word	Even (2n)	1	1st	Word	15: 1 1 1 1
	Odd (2n+1)	2	1st	Byte	7! ! ! ! ! !
			2nd	Byte	
Longword	Even	Even 2 (2n)	1st	Word	15, 11, 11, 1
	(2n)		2nd	Word	31: 1 : 1 : 2
	Odd (2n+1)	3	1st	Byte	7
	(21171)		2nd	Word	23, 1 , 1 , 1
			3rd	Byte	

Figure 9.13 Access Sizes and Data Alignment Control for 16-Bit Access Sp
(Little Endian)

accessed (8-bit access space or 16-bit access space), the data size, and endian format whe accessing external address space,. For details, see section 9.5.6, Endian and Data Alignm

9.6.2 I/O Pins Used for Basic Bus Interface

Table 9.15 shows the pins used for basic bus interface.

Table 9.15 I/O Pins for Basic Bus Interface

LLWR

CS0 to CS7

Low-low write

Chip select 0 to 7

Name	Symbol	I/O	Function
Bus cycle start	BS	Output	Signal indicating that the bus cycle has start
Address strobe	ĀS*	Output	Strobe signal indicating that an address out address bus is valid during access
Read strobe	RD	Output	Strobe signal indicating the read access
Read/write	RD/WR	Output	Signal indicating the data bus input or output direction
Low-high write	LHWR	Output	Strobe signal indicating that the upper byte D8) is valid during write access

Wait WalT Input Wait request signal used when an external a space is accessed

Note: * When the address/data multiplexed I/O is selected, this pin only functions as the second s

Strobe signal indicating that the lower byte (

Strobe signal indicating that the area is sele

D0) is valid during write access

Output

Output

output and does not function as the \overline{AS} output.

Rev. 2.00 Sep. 10, 2008 Page 218 of 1132 REJ09B0364-0200






Figure 9.14 16-Bit 2-State Access Space Bus Timing (Byte Access for Even Ac




Figure 9.15 16-Bit 2-State Access Space Bus Timing (Byte Access for Odd Add

REJ09B0364-0200






Figure 9.16 16-Bit 2-State Access Space Bus Timing (Word Access for Even A




Figure 9.17 16-Bit 3-State Access Space Bus Timing (Byte Access for Even Add




Figure 9.18 16-Bit 3-State Access Space Bus Timing (Word Access for Odd Ac




Figure 9.19 16-Bit 3-State Access Space Bus Timing (Word Access for Even Ad

RENESAS

(2) Pin Wait Insertion

For 3-state access space, when the WAITE bit in BCR1 is set to 1 and the corresponding is set to 1, wait input by means of the \overline{WAIT} pin is enabled. When the external address saccessed in this state, a program wait (Tpw) is first inserted according to the WTCRA at WTCRB settings. If the \overline{WAIT} pin is low at the falling edge of B ϕ in the last T2 or Tpw another Ttw cycle is inserted until the \overline{WAIT} pin is brought high. The pin wait insertion effective when the Tw cycles are inserted to seven cycles or more, or when the number cycles to be inserted is changed according to the external devices. The WAITE bit is con all areas. For details on ICR, see section 12, I/O Ports.




Figure 9.20 Example of Wait Cycle Insertion Timing

Rev. 2.00 Sep. 10, 2008 Page 226 of 1132






Figure 9.21 Example of Read Strobe Timing

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

3-state access space.

Both extension cycle Th inserted before the basic bus cycle and extension cycle Tt inserted the basic bus cycle, or only one of these, can be specified for individual areas. Insertion of insertion can be specified for the Th cycle with the upper eight bits (CSXH7 to CSXH0) CSACR, and for the Tt cycle with the lower eight bits (CSXT7 to CSXT0).

Rev. 2.00 Sep. 10, 2008 Page 228 of 1132






Figure 9.22 Example of Timing when Chip Select Assertion Period is Exten

Rev. 2.00 Sep. 10, 2008 Page




Figure 9.23 DACK Signal Output Timing

Rev. 2.00 Sep. 10, 2008 Page 230 of 1132

REJ09B0364-0200

RENESAS

9.7.1 Byte Control SRAM Space Setting

Byte control SRAM interface can be specified for areas 0 to 7. Each area can be specified control SRAM interface by setting bits BCSELn (n = 0 to 7) in SRAMCR. For the area as burst ROM interface or address/data multiplexed I/O interface, the SRAMCR setting and byte control SRAM interface cannot be used.

9.7.2 Data Bus

The bus width of the byte control SRAM space can be specified as 16-bit byte control S space according to bits ABWHn and ABWLn (n = 0 to 7) in ABWCR. The area specific access space cannot be specified as the byte control SRAM space.

For the 16-bit byte control SRAM space, data bus (D15 to D0) is valid.

Access size and data alignment are the same as the basic bus interface. For details, see s 9.5.6, Endian and Data Alignment.



Rev. 2.00 Sep. 10, 2008 Page

				'
CSn	CSn	Chip select	Output	Strobe signal indicating that area n selected
RD	RD	Read strobe	Output	Output enable for the SRAM when control SRAM space is accessed
RD/WR	RD/WR	Read/write	Output	Write enable signal for the SRAM v
LHWR/LUB	LUB	Lower-upper byte select	Output	Upper byte select when the 16-bit to control SRAM space is accessed
LLWR/LLB	LLB	Lower-lower byte select	Output	Lower byte select when the 16-bit to control SRAM space is accessed
WAIT	WAIT	Wait	Input	Wait request signal used when an address space is accessed
A20 to A0	A20 to A0	Address pin	Output	Address output pin
D15 to D0	D15 to D0	Data pin	Input/ output	Data input/output pin

Address

strobe

Strobe signal indicating that the ad

output on the address bus is valid basic bus interface space or byte of SRAM space is accessed

REJ09B0364-0200

AS/AH

Rev. 2.00 Sep. 10, 2008 Page 232 of 1132




Figure 9.24 16-Bit 2-State Access Space Bus Timing

RENESAS

Rev. 2.00 Sep. 10, 2008 Page




Figure 9.25 16-Bit 3-State Access Space Bus Timing

Rev. 2.00 Sep. 10, 2008 Page 234 of 1132



For 3-state access space, when the WAITE bit in BCR1 is set to 1, the corresponding Dicleared to 0, and the ICR bit is set to 1, wait input by means of the $\overline{\text{WAIT}}$ pin is enabled details on DDR and ICR, see section 12, I/O Ports.

Figure 9.26 shows an example of wait cycle insertion timing.




Figure 9.26 Example of Wait Cycle Insertion Timing

Rev. 2.00 Sep. 10, 2008 Page 236 of 1132



cycle in the same way as the basic bus interface. For details, see section 9.6.6, Extension Select (\overline{CS}) Assertion Period.

9.7.8 DACK Signal Output Timing

For DMAC single address transfers, the \overline{DACK} signal assert timing can be modified by DKC bit in BCR1.

Figure 9.27 shows the \overline{DACK} signal output timing. Setting the DKC bit to 1 asserts the signal a half cycle earlier.




Figure 9.27 DACK Signal Output Timing



Settings can be made independently for area 0 and area 1.

In the burst ROM interface, the burst access covers only CPU read accesses. Other access performed with the similar method to the basic bus interface.

9.8.1 Burst ROM Space Setting

Burst ROM interface can be specified for areas 0 and 1. Areas 0 and 1 can be specified ROM space by setting bits BSRMn (n = 0, 1) in BROMCR.

9.8.2 Data Bus

The bus width of the burst ROM space can be specified as 8-bit or 16-bit burst ROM integrated space according to the ABWHn and ABWLn bits (n = 0, 1) in ABWCR.

For the 8-bit bus width, data bus (D7 to D0) is valid. For the 16-bit bus width, data bus (D0) is valid.

Access size and data alignment are the same as the basic bus interface. For details, see s 9.5.6, Endian and Data Alignment.

Read/write	RD/WR	Output	Signal indicating the data bus input or outpu direction
Low-high write	LHWR	Output	Strobe signal indicating that the upper byte (D8) is valid during write access
Low-low write	LLWR	Output	Strobe signal indicating that the lower byte (D0) is valid during write access
Chip select 0 to 7	CS0 to CS7	Output	Strobe signal indicating that the area is sele-
Wait	WAIT	Input	Wait request signal used when an external a space is accessed

Output

Strobe signal indicating the read access

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 240 of 1132

Read strobe

 $\overline{\mathsf{RD}}$

RENESAS

The basic access timing for burst ROM space is shown in figures 9.28 and 9.29.




Figure 9.28 Example of Burst ROM Access Timing (ASTn = 1, Two Burst C

Rev. 2.00 Sep. 10, 2008 Page




Figure 9.29 Example of Burst ROM Access Timing (ASTn = 0, One Burst Cy

The read strobe negation timing is the same timing as when RDNn = 0 in the basic bus in

9.8.7 Extension of Chip Select (CS) Assertion Period

after the burst access cycles.

In the burst ROM interface, the extension cycles can be inserted in the same way as the interface.

For the burst ROM space, the burst access can be enabled only in read access by the CP case, the setting of the corresponding CSXTn bit in CSACR is ignored and an extension be inserted only before the full access cycle. Note that no extension cycle can be inserted

In accesses other than read accesses by the CPU, the burst ROM space is equivalent to t bus interface space. Accordingly, extension cycles can be inserted before and after the b cycles.

MPXCR.

9.9.2 Address/Data Multiplex

In the address/data multiplexed I/O space, data bus is multiplexed with address bus. Table shows the relationship between the bus width and address output.

Table 9.18 Address/Data Multiplex

		Data Pins														
Bus Width	Cycle	PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0	PH7	PH6	PH5	PH4	РНЗ	PH2	P
8 bits	Address	-	-	-	-	-	-	-	-	A7	A6	A5	A4	А3	A2	
	Data	-	-	-	-	-	-	-	-	D7	D6	D5	D4	D3	D2	ı
16 bits	Address	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	АЗ	A2	\prod
	Data	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	

9.9.3 Data Bus

REJ09B0364-0200

The bus width of the address/data multiplexed I/O space can be specified for either 8-bit space or 16-bit access space by the ABWHn and ABWLn bits (n = 3 to 7) in ABWCR.

For the 8-bit access space, D7 to D0 are valid for both address and data. For 16-bit access D15 to D0 are valid for both address and data. If the address/data multiplexed I/O space i accessed, the corresponding address will be output to the address bus.

For details on access size and data alignment, see section 9.5.6, Endian and Data Alignment

Rev. 2.00 Sep. 10, 2008 Page 244 of 1132



				written
D15 to D0	D15 to D0	Address/data	Input/ output	Address and data multiplexed pins for the address/data multiplexed I/O space.
				Only D7 to D0 are valid when the 8-bit spa specified. D15 to D0 are valid when the 16 specified.
A20 to A0	A20 to A0	Address	Output	Address output pin
WAIT	WAIT	Wait	Input	Wait request signal used when the external space is accessed
BS	BS	Bus cycle start	Output	Signal to indicate the bus cycle start
RD/WR	RD/WR	Read/write	Output	Signal indicating the data bus input or out
	as address/dat that this pin ca	ita multiplexed I annot be used a	I/O , this pas the \overline{AS}	FAS output. At the timing that an area is pin starts to function as the AH output Soutput. At this time, when other areas on does not function as the AS output.

Address hold

Read strobe

Low-high write Output

Low-low write Output

Output

Output

AS/AH

LHWR/LUB

LLWR/LLB

 $\overline{\mathsf{RD}}$

 $\overline{\mathsf{AH}}$ *

 $\overline{\mathsf{RD}}$

LHWR

LLWR

the \overline{AS} output.



area is specified as address/data multiplexed I/O, be aware that this pin function

Rev. 2.00 Sep. 10, 2008 Page

addices, data manipiezed i/O epace

space is being read

space is written

Signal to hold an address when the addres multiplexed I/O space is specified

Signal indicating that the address/data mul

Strobe signal indicating that the upper byte D8) is valid when the address/data multiple

Strobe signal indicating that the lower byte is valid when the address/data multiplexed




Figure 9.30 8-Bit Access Space Access Timing (ABWHn = 1, ABWLn = 1)

Rev. 2.00 Sep. 10, 2008 Page 246 of 1132

RENESAS




Figure 9.31 16-Bit Access Space Access Timing (ABWHn = 0, ABWLn =




Figure 9.32 Access Timing of 3 Address Cycles (ADDEX = 1)

Rev. 2.00 Sep. 10, 2008 Page 248 of 1132



in the same way as in basic bus interface. For details, see section 9.6.5, Read Strobe (\overline{RI}) Figure 9.33 shows an example when the read strobe timing is modified.




Figure 9.33 Read Strobe Timing






Figure 9.34 Chip Select (CS) Assertion Period Extension Timing in Data C

Rev. 2.00 Sep. 10, 2008 Page




Figure 9.35 Consecutive Read Accesses to Same Area (Address/Data Multiplexed I/O Space)

Rev. 2.00 Sep. 10, 2008 Page 252 of 1132






Figure 9.36 DACK Signal Output Timing

- 1. When read cycles of different areas in the external address space occur consecutively
- When an external write cycle occurs immediately after an external read cycle
- 3. When an external read cycle occurs immediately after an external write cycle
- 4. When an external access occurs immediately after a DMAC single address transfer (v

Up to four idle cycles can be inserted under the conditions shown above. The number of cycles to be inserted should be specified to prevent data conflicts between the output data previously accessed device and data from a subsequently accessed device.

The number of idle cycles to be inserted under conditions 3 and 4, which are conditions t idle cycles after write, can be determined by setting A as described above.

specified for each area by setting bits IDLSEL7 to IDLSEL0 in IDLCR. Note that bits ID to IDLSEL0 correspond to the previously accessed area of the consecutive accesses.

After the reset release, IDLCR is initialized to four idle cycle insertion under all conditions shown above.

Table 9.20 shows the correspondence between conditions 1 to 4 and number of idle cycle inserted for each area. Table 9.21 shows the correspondence between the number of idle be inserted specified by settings A and B, and number of cycles to be inserted.



and write and previously accessed area.

cycle)

Read after write	2	0	_	Invalid				
		1		A				
External access after single	3	0	_	Invalid				
address transfer		1		A				
[Legend]								
A· Number of idle cycle insertion A is selected								

A: Number of idle cycle insertion A is selected.

B: Number of idle cycle insertion B is selected.

Invalid: No idle cycle is inserted for the corresponding condition.

Table 9.21 Number of Idle Cycle Insertions

	Α		<u> </u>			
IDLCA1	IDLCA0	IDLCB1	IDLCB0	Number of Cy		
_	_	0	0	0		
0	0		_	1		
0	1	0	1	2		
1	0	1	0	3		
1	1	1	1	4		

REJ09

В

and a data conflict is prevented.




Figure 9.37 Example of Idle Cycle Operation (Consecutive Reads in Different A






Figure 9.38 Example of Idle Cycle Operation (Write after Read)

Rev. 2.00 Sep. 10, 2008 Page




Figure 9.39 Example of Idle Cycle Operation (Read after Write)






Figure 9.40 Example of Idle Cycle Operation (Write after Single Address Transf




Figure 9.41 Idle Cycle Insertion Example

Rev. 2.00 Sep. 10, 2008 Page 260 of 1132

REJ09B0364-0200

RENESAS




Figure 9.42 Relationship between Chip Select (\overline{CS}) and Read (\overline{RD})

Rev. 2.00 Sep. 10, 2008 Page

Normal space write		_	0		_		
	space read	_	1	_	_	_	0
							0
							1
							1
Single	Normal	0	_	_	_	_	_
address transfer write	space read	1	_	_	_	_	0
							0

1 0

1

RENESAS

0

1

1

0

0

1

1

0

0

1

1

0

1

0

1

0

1

0

1

0

1

0

1

1

0

1

0

1

0

1

2 cycle ir

3 cycles

4 cycles

Disabled

1 cycle ir

2 cycles

3 cycles

4 cycles

0 cycle ir

2 cycle ir

3 cycles

4 cycles

Disabled

1 cycle ir

2 cycles

3 cycles

4 cycles

Disabled

1 cycle ir

2 cycles

3 cycles

4 cycles

REJ09B0364-0200

Normal space Normal

read

space write

70	riigii
RD	High
BS	High
RD/WR	High
ĀH	low
THWR, LLWR	High
DACKn (n = 3 to 0)	High

In external extended mode, when the BRLE bit in BCR1 is set to 1 and the ICR bits for the corresponding pin are set to 1, the bus can be released to the external. Driving the BREQ issues an external bus request to this LSI. When the BREQ pin is sampled, at the prescrib timing, the BACK pin is driven low, and the address bus, data bus, and bus control signal placed in the high-impedance state, establishing the external bus released state. For detail DDR and ICR, see section 12, I/O Ports.

the internal bus. When the CPU, DTC, or DMAC attempts to access the external address temporarily defers initiation of the bus cycle, and waits for the bus request from the exter master to be canceled.

If the BREQOE bit in BCR1 is set to 1, the BREQO pin can be driven low when any of the set of the bus requests from the external address temporarily defers initiation of the bus cycle, and waits for the bus request from the external address temporarily defers initiation of the bus cycle, and waits for the bus request from the external address temporarily defers initiation of the bus cycle, and waits for the bus request from the external address temporarily defers initiation of the bus cycle, and waits for the bus request from the external address temporarily defers initiation of the bus cycle, and waits for the bus request from the external address temporarily defers initiation of the bus cycle, and waits for the bus request from the external address temporarily defers initiation of the bus cycle, and waits for the bus request from the external address temporarily defers initiation of the bus cycle, and waits for the bus request from the external address temporarily defers the bus request from the external address temporarily defers the external address temporarily defers the bus request from the external address temporarily defers the external a

In the external bus released state, the CPU, DTC, and DMAC can access the internal space

following requests are issued, to request cancellation of the bus request externally.

• When the CPU, DTC, or DMAC attempts to access the external address space

• When a SLEEP instruction is executed to place the chip in software standby mode or

- module-clock-stop mode
- When SCKCR is written to for setting the clock frequency

follows:


If an external bus release request and external access occur simultaneously, the priority is

(High) External bus release > External access by CPU, DTC, or DMAC (Low)

,	•
ĀS	High impedance
ĀH	High impedance
RD/WR	High impedance
RD	High impedance
LUB, LLB	High impedance
THWR, LLWR	High impedance
DACKn (n = 3 to 0)	High level

nigh impedance

CSII (II = 7 10 0)



- [1] A low level of the BREQ signal is sampled at the rising edge of the Bo signal.
- [2] The bus control signals are driven high at the end of the external space access cycle. It takes two cycles o more after the low level of the BREQ signal is sampled.
- [3] The BACK signal is driven low, releasing bus to the external bus master.
 [4] The BREQ signal state sampling is continued in the external bus released state.
- [5] A high level of the BREQ signal is sampled.
- [6] The external bus released cycles are ended one cycle after the BREQ signal is driven high.
- [7] When the external space is accessed by an internal bus master during external bus released while the BR bit is set to 1, the BREQO signal goes low.
 - [8] Normally the $\overline{\text{BREQO}}$ signal goes high at the rising edge of the $\overline{\text{BACK}}$ signal.

Figure 9.43 Bus Released State Transition Timing

Rev. 2.00 Sep. 10, 2008 Page 266 of 1132

REJ09B0364-0200



Access Space	Access	Number of Acces		
On-chip ROM space	Read	One I		
	Write	Three Iφ cycles		
On-chip RAM space	Read	One Iφ cycle		
	Write	One I		

according to the register to be accessed. When the dividing ratio of the operating clock of master and that of a peripheral module is 1:n, synchronization cycles using a clock div to n-1 are inserted for register access in the same way as for external bus clock division.

In access to the registers for on-chip peripheral modules, the number of access cycles di

Table 9.26 lists the number of access cycles for registers of on-chip peripheral modules.

T

Table 9.26 Number of Access Cycles for	Registers of	f On-Chip	Peripheral Module
	Number (of Cycles	
Module to be Accessed	Read	Write	Write Data Buffer
DMAC registers	Two Iφ	Two Iφ	Disabled
MCU operating mode, clock pulse generator, power-down control registers, interrupt controller, bus controller, and DTC registers	Two Iφ	Three I¢	Disabled
I/O port registers of PFCR and WDT	Two P _φ	Three P _{\$\phi\$}	Disabled
I/O port registers other than PFCR, PPG0, TPU, TMR0, TMR1, SCI0 to SCI4, IIC2_0, IIC2_1, D/A, and A/D_0 registers	Two P¢	Two P¢	Enabled
TMR2, TMR3, SCI5, SCI6, A/D_1, and PPG1 registers	Three P¢	Three P _{\$\phi\$}	Enabled

Rev. 2.00 Sep. 10, 2008 Page REJ09

RENESAS

the first two cycles. However, from the next cycle onward, internal accesses (on-chip men internal I/O register read/write) and the external address space write rather than waiting u ends are executed in parallel.




Figure 9.44 Example of Timing when Write Data Buffer Function is Used

performed in the first two cycles. However, from the next cycle onward an internal men external access and internal I/O register write are executed in parallel rather than waiting ends.




Figure 9.45 Example of Timing when Peripheral Module Write Data Buffer Function is Used



Rev. 2.00 Sep. 10, 2008 Page

9.14.1 Operation

The bus arbiter detects the bus masters' bus request signals, and if the bus is requested, so request acknowledge signal to the bus master. If there are bus requests from more than or master, the bus request acknowledge signal is sent to the one with the highest priority. W master receives the bus request acknowledge signal, it takes possession of the bus until this canceled.

The priority of the internal bus arbitration:

(High) DMAC > DTC > CPU (Low)

The priority of the external bus arbitration:

(High) External bus release request > External access by the CPU, DTC, and DMAC

If the DMAC or DTC accesses continue, the CPU can be given priority over the DMAC to execute the bus cycles alternatively between them by setting the IBCCS bit in BCR2. I case, the priority between the DMAC and DTC does not change.

An internal bus access by the CPU, DTC, or DMAC and an external bus access by an extrelease request can be executed in parallel.

RENESAS

REJ09B0364-0200

The timing for transfer of the bus is at the end of the bus cycle. In sleep mode, the bus is transferred synchronously with the clock.

Note, however, that the bus cannot be transferred in the following cases.

- The word or longword access is performed in some divisions.
- Stack handling is performed in multiple bus cycles.
- Transfer data read or write by memory transfer instructions, block transfer instruction
 - instruction.

 (In the block transfer instructions, the bus can be transferred in the write cycle and the following transfer data read cycle.)
- From the target read to write in the bit manipulation instructions or memory operation instructions.

(In an instruction that performs no write operation according to the instruction condital cycle corresponding the write cycle)

(2) **DTC**

The DTC sends the internal bus arbiter a request for the bus when an activation request generated. When the DTC accesses an external bus space, the DTC first takes control of from the internal bus arbiter and then requests a bus to the external bus arbiter.

Once the DTC takes control of the bus, the DTC continues the transfer processing cycle master whose priority is higher than the DTC requests the bus, the DTC transfers the bu higher priority bus master. If the IBCCS bit in BCR2 is set to 1, the DTC transfers the b CPU.

Note, however, that the bus cannot be transferred in the following cases.



After the DMAC takes control of the bus, it may continue the transfer processing cycles of the bus at the end of every bus cycle depending on the conditions.

The DMAC continues transfers without releasing the bus in the following case:

Between the read cycle in the dual-address mode and the write cycle corresponding to cycle

If no bus master of a higher priority than the DMAC requests the bus and the IBCCS bit is cleared to 0, the DMAC continues transfers without releasing the bus in the following of the priority of the priority than the DMAC requests the bus and the IBCCS bit is cleared to 0, the DMAC continues transfers without releasing the bus in the following of the priority than the DMAC requests the bus and the IBCCS bit is cleared to 0, the DMAC continues transfers without releasing the bus in the following of the priority than the DMAC requests the bus and the IBCCS bit is cleared to 0, the DMAC continues transfers without releasing the bus in the following of the priority than the DMAC requests the bus and the IBCCS bit is cleared to 0, the DMAC continues transfers without releasing the bus in the following of the priority than the priorit

- During 1-block transfers in the block transfer mode
- During transfers in the burst mode

In other cases, the DMAC transfers the bus at the end of the bus cycle.

(4) External Bus Release

When the \overline{BREQ} pin goes low and an external bus release request is issued while the BRI BCR1 is set to 1 with the corresponding ICR bit set to 1, a bus request is sent to the bus a

External bus release can be performed on completion of an external bus cycle.

other than an instruction fetch access.

(2) External Bus Release Function and All-Module-Clock-Stop Mode

with the setting for all peripheral module clocks to be stopped (MSTPCRA and MSTPC H'FFFFFFFF) or for operation of the 8-bit timer module alone (MSTPCRA and MSTPC H'F[F to C]FFFFFF), and a transition is made to the sleep state, the all-module-clock-steentered in which the clock is also stopped for the bus controller and I/O ports. For detail section 25, Power-Down Modes.

In this LSI, if the ACSE bit in MSTPCRA is set to 1, and then a SLEEP instruction is ex

In this state, the external bus release function is halted. To use the external bus release find sleep mode, the ACSE bit in MSTPCR must be cleared to 0. Conversely, if a SLEEP insplace the chip in all-module-clock-stop mode is executed in the external bus released statement to all-module-clock-stop mode is deferred and performed until after the bus is recovered.

(3) External Bus Release Function and Software Standby

In this LSI, internal bus master operation does not stop even while the bus is released, at the program is running in on-chip ROM, etc., and no external access occurs. If a SLEEF instruction to place the chip in software standby mode is executed while the external bus released, the transition to software standby mode is deferred and performed after the bus recovered.

Also, since clock oscillation halts in software standby mode, if the BREQ signal goes lo mode, indicating an external bus release request, the request cannot be answered until the recovered from the software standby mode.

Note that the \overline{BACK} and \overline{BREQO} pins are both in the high-impedance state in software mode.



Rev. 2.00 Sep. 10, 2008 Page 274 of 1132

REJ09B0364-0200



•	DMAC activation methods	are auto-request, on-chip module interrupt, and extern
	Auto request:	CPU activates (cycle stealing or burst access can be s

nal

sel On-chip module interrupt: Interrupt requests from on-chip peripheral modules can

as an activation source Low level or falling edge detection of the \overline{DREO} signal External request:

selected. External request is available for all four chann • Dual or single address mode can be selected as address mode

Dual address mode: Both source and destination are specified by addresses Single address mode: Either source or destination is specified by the \overline{DACK} signal a other is specified by address

• Normal, repeat, or block transfer can be selected as transfer mode

Normal transfer mode: One byte, one word, or one longword data is transferred single transfer request

One byte, one word, or one longword data is transferred Repeat transfer mode: single transfer request Repeat size of data is transferred and then a transfer add returns to the transfer start address

Up to 65536 transfers (65,536 bytes/words/longwords)

as repeat size Block transfer mode: One block data is transferred at a single transfer request Up to 65,536 bytes/words/longwords can be set as block

Rev. 2.00 Sep. 10, 2008 Page

respective boundary

Data is divided according to its address (byte or word) when it is transferred

Two types of interrupts can be requested to the CPU

A transfer end interrupt is generated after the number of data specified by the transfer is transferred. A transfer escape end interrupt is generated when the remaining total tr size is less than the transfer data size at a single transfer request, when the repeat size transfer is completed, or when the extended repeat area overflows.

Module stop state can be set.




Figure 10.1 Block Diagram of DMAC

	DMA transfer acknowledge 1	DACK1	Output	Channel 1 single address acknowledge
	DMA transfer end 1	TEND1	Output	Channel 1 transfer end
2	DMA transfer request 2	DREQ2	Input	Channel 2 external reque
	DMA transfer acknowledge 2	DACK2	Output	Channel 2 single address acknowledge
	DMA transfer end 2	TEND2	Output	Channel 2 transfer end
3	DMA transfer request 3	DREQ3	Input	Channel 3 external reque
	DMA transfer acknowledge 3	DACK3	Output	Channel 3 single address acknowledge
	DMA transfer end 3	TEND3	Output	Channel 3 transfer end

DREQ1

Input

Channel 1 external reque

DMA transfer request 1

Rev. 2.00 Sep. 10, 2008 Page 278 of 1132

- DIVIA DIOCK SIZE TEGISTET_U (DDSK_U) DMA mode control register_0 (DMDR_0)
 - DMA address control register_0 (DACR_0)
 - DMA module request select register_0 (DMRSR_0)

Channel 1:

- DMA source address register 1 (DSAR 1)
- DMA destination address register_1 (DDAR_1)
- DMA offset register_1 (DOFR_1)
- DMA transfer count register_1 (DTCR_1)
- DMA block size register_1 (DBSR_1)
- DMA mode control register_1 (DMDR_1)
- DMA address control register_1 (DACR_1)
- DMA module request select register_1 (DMRSR_1)

Channel 2:

- DMA source address register_2 (DSAR_2)
- DMA destination address register_2 (DDAR_2)
- DMA offset register_2 (DOFR_2)
- DMA transfer count register_2 (DTCR_2)
- DMA block size register_2 (DBSR_2)
- DMA mode control register_2 (DMDR_2)
- DMA address control register_2 (DACR_2)
- DMA module request select register_2 (DMRSR_2)

10.3.1 DMA Source Address Register (DSAR)

DSAR is a 32-bit readable/writable register that specifies the transfer source address. DSA updates the transfer source address every time data is transferred. When DDAR is specifidestination address (the DIRS bit in DACR is 1) in single address mode, DSAR is ignore.

Although DSAR can always be read from by the CPU, it must be read from in longwords must not be written to while data for the channel is being transferred.

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
D.:								
Bit	15	. 14	13	12	11	10	9	
Bit Name							<u> </u>	$oxed{oxed}$
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F
Bit	7	6	5	4	3	2	1	
BIT		0	5					-
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	P

Rev. 2.00 Sep. 10, 2008 Page 280 of 1132

REJ09B0364-0200

RENESAS

Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Dia Nama								
Bit Name					<u> </u>			_
Initial Value	0	0	0	0	0	0	0	
	0 R/W	•						
Initial Value								
Initial Value R/W	R/W							
Initial Value R/W Bit	R/W							

Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 10, 2008 Page 282 of 1132

Although DTCR can always be read from by the CPU, it must be read from in longword must not be written to while data for the channel is being transferred.

Bit	31	30	29	28	27	26	25	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								Ш
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Bit Name	7	6	5	4	3	2	1	
	7	6	5	0	0	0	0	

R/W		R/W	R/W	R/W	1	R/W	R/W	R/W	R/W	F
Bit		15	14	13		12	11	10	9	
Bit Nam	ne	BKSZ15	BKSZ14	BKSZ	13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	Bł
Initial Va	alue	0	0	0		0	0	0	0	
R/W		R/W	R/W	R/W	1	R/W	R/W	R/W	R/W	F
Bit		7	6	5		4	3	2	1	
Bit Nam	ne	BKSZ7	BKSZ6	BKSZ	2 5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	Bł
Initial Value		0	0	0		0	0	0	0	
R/W		R/W	R/W	R/W		R/W	R/W	R/W	R/W	F
Bit Bit Name		Initial Value	R/W	De	escription					
31 to 16	BKS	ZH31 to	All 0	R/W	Sp	Specify the repeat size or block size.				
	BKS	ZH16			When H'0001 is set, the repeat or block size one word, or one longword. When H'0000 is means the maximum value (refer to Table 10 the DMA is in operation, the setting is fixed.					s se 10.1
15 to 0	BKS	Z15 to	All 0	R/W	Inc	dicate the	remaining	repeat or	block size	whil

0

0

0

0

DMA is in operation. The value is decremented every time data is transferred. When the remain becomes 0, the value of the BKSZH bits is load

the same value as the BKSZH bits.

0

Rev. 2.00 Sep. 10, 2008 Page 284 of 1132

BKSZ0

Initial Value

0



DMDR controls the DMAC operation.

• DMDR_0

Bit	31	30	29	28	27	26	25	
Bit Name	DTE	DACKE	TENDE		DREQS	NRD		
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	- 1
Bit	23	22	21	20	19	18	17	
Bit Name	ACT	_	_		ERRF	_	ESIF	
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R/(W)*	R	R/(W)*	F
Bit	15	14	13	12	11	10	9	
Bit Name	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE		ESIE	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	DTF1	DTF0	DTA			DMAP2	DMAP1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R	R	R/W	R/W	

Note: * Only 0 can be written to this bit after having been read as 1, to clear the flag.

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

Initial Value	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
Bit	7	6	5	4	3	2	1
Bit Name	DTF1	DTF0	DTA	_	_	DMAP2	DMAP1
Initial Value	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R	R	R/W	R/W
Note: * Onl	y 0 can be wr	itten to this bi	t after having	been read a	s 1, to clear t	he flag.	

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 286 of 1132



In block transfer mode, if writing 0 to this bit w being transferred, this bit is cleared to 0 after 1-block size data transfer. If an event which stops (sustains) a transfer o externally, this bit is automatically cleared to 0 the transfer. Operating modes and transfer methods must changed while this bit is set to 1. 0: Disables a data transfer 1: Enables a data transfer (DMA is in operation [Clearing conditions]

- When the specified total transfer size of tra completed
 - When a transfer is stopped by an overflow by a repeat size end
 - · When a transfer is stopped by an overflow by an extended repeat size end
 - When a transfer is stopped by a transfer s interrupt When clearing this bit to 0 to stop a transfe
 - In block transfer mode, this bit changes after t block transfer. When an address error or an NMI interrup requested
 - In the reset state or hardware standby mo

				1. Enables TEMP signal output
28	_	0	R/W	Reserved
				Initial value should not be changed.
27	DREQS	0	R/W	DREQ Select
				Selects whether a low level or the falling edge of DREQ signal used in external request mode is
				0: Low level detection
				1: Falling edge detection (the first transfer after transfer enabled is detected on a low level)
26	NRD	0	R/W	Next Request Delay
				Selects the accepting timing of the next transfe
				0: Starts accepting the next transfer request aff completion of the current transfer
				Starts accepting the next transfer request on after completion of the current transfer
25, 24		All 0	R	Reserved

R

1: Active state All 0 R 22 to 20 — Reserved These bits are always read as 0 and cannot be modified.

Rev. 2.00 Sep. 10, 2008 Page 288 of 1132

0

RENESAS

modified.

Active State

These bits are always read as 0 and cannot be

Indicates the operating state for the channel. 0: Waiting for a transfer request or a transfer di

state by clearing the DTE bit to 0

REJ09B0364-0200

23

ACT

				[Setting condition]
				 When an address error or an NMI interrup generated
				However, when an address error or an NMI in been generated in DMAC module stop mode, not set to 1.
18	_	0	R	Reserved
				This bit is always read as 0 and cannot be mo
17	ESIF	0	R/(W)*	Transfer Escape Interrupt Flag
				Indicates that a transfer escape end interrupt requested. A transfer escape end means that is terminated before the transfer counter reach
				0: A transfer escape end interrupt has not bee requested
				1: A transfer escape end interrupt has been re
				[Clearing conditions]
				• When setting the DTE bit to 1
				• When clearing to 0 before reading ESIF =
				[Setting conditions]
				When a transfer size error interrupt is requ
				When a repeat size end interrupt is reques
				 When a transfer end interrupt by an exten area overflow is requested
				Rev. 2.00 Sep. 10, 2008 Page
			-	REJUS

generated
[Clearing condition]

• When clearing to 0 after reading ERRF =



				• When clearing to 0 after reading DTIF = 1
				[Setting condition]
				• When DTCR reaches 0 and the transfer is
				completed
15	DTSZ1	0	R/W	Data Access Size 1 and 0
14	DTSZ0	0	R/W	Select the data access size for a transfer.
				00: Byte size (eight bits)
				01: Word size (16 bits)
				10: Longword size (32 bits)
				11: Setting prohibited
13	MDS1	0	R/W	Transfer Mode Select 1 and 0
12	MDS0	0	R/W	Select the transfer mode.
				00: Normal transfer mode
				01: Block transfer mode
				10: Repeat transfer mode



11: Setting prohibited

Rev. 2.00 Sep. 10, 2008 Page 290 of 1132

				 In block transfer mode, the total transfer si DTCR is less than the block size
				0: Disables a transfer size error interrupt requ
				1: Enables a transfer size error interrupt reque
10	_	0	R	Reserved
				This bit is always read as 0 and cannot be mo
9	ESIE	0	R/W	Transfer Escape Interrupt Enable
				Enables/disables a transfer escape end interrrequest. When the ESIF bit is set to 1 with this 1, a transfer escape end interrupt is requested CPU or DTC. The transfer end interrupt requested by clearing this bit or the ESIF bit to 0
				0: Disables a transfer escape end interrupt

R/W

8

DTIE

0

 In normal or repeat transfer mode, the total size set in DTCR is less than the data acc

1: Enables a transfer escape end interrupt

Enables/disables a transfer end interrupt requ transfer counter. When the DTIF bit is set to 1 bit set to 1, a transfer end interrupt is requeste CPU or DTC. The transfer end interrupt reque cleared by clearing this bit or the DTIF bit to 0

Data Transfer End Interrupt Enable

0: Disables a transfer end interrupt 1: Enables a transfer end interrupt

				11: External request
5	DTA	0	R/W	Data Transfer Acknowledge
				This bit is valid in DMA transfer by the on-chip interrupt source. This bit enables or disables to source flag selected by DMRSR.
				0: To clear the source in DMA transfer is disable. Since the on-chip module interrupt source is cleared in DMA transfer, it should be cleared CPU or DTC transfer.
				 To clear the source in DMA transfer is enable Since the on-chip module interrupt source is in DMA transfer, it does not require an interr the CPU or DTC transfer.
4, 3	_	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

Rev. 2.00 Sep. 10, 2008 Page 292 of 1132 REJ09B0364-0200

RENESAS

001: Priority level 1
010: Priority level 2
011: Priority level 3
100: Priority level 4
101: Priority level 5
110: Priority level 6
111: Priority level 7 (high)

Note: * Only 0 can be written to, to clear the flag.



R/W	V	R	R	R/W	R/W	R	R	R/W	F
Bit		15	14	13	12	11	10	9	
Bit I	Name	SARIE	_	_	SARA4	SARA3	SARA2	SARA1	SA
Initi	ial Value	0	0	0	0	0	0	0	
R/W R		R/W	R	R	R/W	R/W	R/W	R/W	F
Bit	Bit		6	5	4	3	2	1	
Bit I	Name	DARIE	_	_	DARA4	DARA3	DARA2	DARA1	DA
Initi	ial Value	0	0	0	0	0	0	0	
R/W	V	R/W	R	R	R/W	R/W	R/W	R/W	F
Bit	Initial Bit Name Value			R/W De	escription				
31									
	AMS	C)	R/W A	ddress Mod	de Select			
	AMS	()	Se	ddress Modelects addrode. In sing cording to	ess mode gle addres	s mode, th		
	AMS	(·	Se m	elects addr ode. In sing	ess mode gle addres the DACK	s mode, th		
	AMS	(Se m ac 0:	elects addrode. In sing cording to	ess mode gle addres the DACK ess mode	s mode, th		
30	DIRS			Se m ac 0: 1:	elects addrode. In sing cording to Dual addro	ess mode gle addres the DACK ess mode dress mode	s mode, the		

29 to 27 —

modified.

R/W

RENESAS

Reserved

0: Specifies DSAR as source address 1: Specifies DDAR as destination address

These bits are always read as 0 and cannot be

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 294 of 1132

0

		•		transfer mode.
				00: Specify the block area or repeat area on the address
				01: Specify the block area or repeat area on the destination address
				10: Do not specify the block area or repeat are
				11: Setting prohibited
23, 22	_	All 0	R	Reserved
				These bits are always read as 0 and cannot b modified.
21	SAT1	0	R/W	Source Address Update Mode 1 and 0
20	SAT0	0	R/W	Select the update method of the source addre (DSAR). When DSAR is not specified as the t source in single address mode, this bit is igno 00: Source address is fixed
				01: Source address is updated by adding the

R/W

R/W

Area Select 1 and 0

25

24

ARS1

ARS0

0

0

Rev. 2.00 Sep. 10, 2008 Page

10: Source address is updated by adding 1, 2 according to the data access size 11: Source address is updated by subtracting according to the data access size

transfer is requested after 1-block data transfer this bit is set to 1, the DTE bit in DMDR is clear At this time, the ESIF bit in DMDR is set to 1 t that a repeat size end interrupt is requested. 0: Disables a repeat size end interrupt 1: Enables a repeat size end interrupt

Specify the block area or repeat area in block

				according to the data access size
				11: Destination address is updated by subtracti or 4 according to the data access size
15	SARIE	0	R/W	Interrupt Enable for Source Address Extended Overflow
				Enables/disables an interrupt request for an exarea overflow on the source address.
				When an extended repeat area overflow on the address occurs while this bit is set to 1, the DT DMDR is cleared to 0. At this time, the ESIF bit DMDR is set to 1 to indicate an interrupt by an repeat area overflow on the source address is requested.
				When block transfer mode is used with the exterepeat area function, an interrupt is requested a

These bits are always read as 0 and cannot be modified.

R

All 0

RENESAS

is ignored.

Reserved

completion of a 1-block size transfer. When set DTE bit in DMDR of the channel for which a tra been stopped to 1, the transfer is resumed from

When the extended repeat area is not specified

0: Disables an interrupt request for an extended

1: Enables an interrupt request for an extended

state when the transfer is stopped.

overflow on the source address

overflow on the source address

REJ09B0364-0200

14, 13

Rev. 2.00 Sep. 10, 2008 Page 296 of 1132

				When an overflow in the extended repeat area with the SARIE bit set to 1, an interrupt can be requested. Table 10.3 shows the settings and the extended repeat area.
7	DARIE	0	R/W	Destination Address Extended Repeat Area C Interrupt Enable
				Enables/disables an interrupt request for an e area overflow on the destination address.
				When an extended repeat area overflow on th destination address occurs while this bit is set DTE bit in DMDR is cleared to 0. At this time, bit in DMDR is set to 1 to indicate an interrupt extended repeat area overflow on the destinat address is requested.

When block transfer mode is used with the ex repeat area function, an interrupt is requested completion of a 1-block size transfer. When se

DTE bit in DMDR of the channel for which the has been stopped to 1, the transfer is resume state when the transfer is stopped.

When the extended repeat area is not specifie

is ignored. 0: Disables an interrupt request for an extende

overflow on the destination address 1: Enables an interrupt request for an extende

overflow on the destination address

Reserved

All 0

R

6, 5

These bits are always read as 0 and cannot b

modified.

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

area for address addition and subtraction, responsible. When an overflow in the extended repeat area with the DARIE bit set to 1, an interrupt can be requested. Table 10.3 shows the settings and at the extended repeat area.

Rev. 2.00 Sep. 10, 2008 Page 298 of 1132

RENESAS

512 bytes specified as extended repeat area by the lower 9 bits of the address of the specified as extended repeat area by the lower 10 bits of the address of the specified as extended repeat area by the lower 11 bits of the address of the specified as extended repeat area by the lower 12 bits of the address of the specified as extended repeat area by the lower 13 bits of the address of the specified as extended repeat area by the lower 14 bits of the address of the specified as extended repeat area by the lower 14 bits of the address of the specified as extended repeat area by the lower 15 bits of the address of the specified as extended repeat area by the lower 16 bits of the address of the specified as extended repeat area by the lower 17 bits of the address of the specified as extended repeat area by the lower 18 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area b		
10101 1 kbyte specified as extended repeat area by the lower 10 bits of the address of the specified as extended repeat area by the lower 11 bits of the address of the specified as extended repeat area by the lower 12 bits of the address of the specified as extended repeat area by the lower 13 bits of the address of the specified as extended repeat area by the lower 14 bits of the address of the specified as extended repeat area by the lower 15 bits of the address of the specified as extended repeat area by the lower 15 bits of the address of the specified as extended repeat area by the lower 16 bits of the address of the specified as extended repeat area by the lower 17 bits of the address of the specified as extended repeat area by the lower 18 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 19 bits of the address of the specified as extended repeat area by the lower 20 bits of the address of the specified as extended repeat area by the lower 20 bits of the address of the address of the specified as extended repeat area by the lower 20 bits of the address of the address of the specified as extended repeat area by the lower 20 bits of the address of the address of the specified as extended repeat area by the lower 20 bits of the address of the address of the specified as extended repeat area by the lower 20 bits of the address of the address of the specified as extended repeat area by the lower 20 bits of the address of the	01000	256 bytes specified as extended repeat area by the lower 8 bits of the addre
2 kbytes specified as extended repeat area by the lower 11 bits of the address of the address of the specified as extended repeat area by the lower 12 bits of the address of the address of the specified as extended repeat area by the lower 13 bits of the address of the address of the specified as extended repeat area by the lower 14 bits of the address of the addr	01001	512 bytes specified as extended repeat area by the lower 9 bits of the addre
4 kbytes specified as extended repeat area by the lower 12 bits of the address specified as extended repeat area by the lower 13 bits of the address of the specified as extended repeat area by the lower 14 bits of the address specified as extended repeat area by the lower 14 bits of the address specified as extended repeat area by the lower 15 bits of the address specified as extended repeat area by the lower 16 bits of the address specified as extended repeat area by the lower 17 bits of the address specified as extended repeat area by the lower 18 bits of the address specified as extended repeat area by the lower 19 bits of the address specified as extended repeat area by the lower 19 bits of the address specified as extended repeat area by the lower 20 bits of the address specified as extended repeat area by the lower 20 bits of the address specified as extended repeat area by the lower 20 bits of the address specified as extended repeat area by the lower 20 bits of the address specified as extended repeat area by the lower 20 bits of the address specified as extended repeat area by the lower 20 bits of the address specified as extended repeat area by the lower 20 bits of the address specified as extended repeat area by the lower 20 bits of the address specified as extended repeat area by the lower 20 bits of the address specified as extended repeat area by the lower 19 bits of the address specified as extended repeat area by the lower 19 bits of the address specified as extended repeat area by the lower 19 bits of the address specified as extended repeat area by the lower 19 bits of the address specified as extended repeat area by the lower 19 bits of the address specified as extended repeat area by the lower 19 bits of the address specified as extended repeat area by the lower 19 bits of the address specified as extended repeat area by the lower 19 bits of the address specified as extended repeat area by the lower 19 bits of the address specified as extended repeat area by the lower 19 bits of the address	01010	1 kbyte specified as extended repeat area by the lower 10 bits of the addres
8 kbytes specified as extended repeat area by the lower 13 bits of the address of the specified as extended repeat area by the lower 14 bits of the add on 1111 32 kbytes specified as extended repeat area by the lower 15 bits of the add 1000 64 kbytes specified as extended repeat area by the lower 16 bits of the add 1000 128 kbytes specified as extended repeat area by the lower 17 bits of the add 1001 256 kbytes specified as extended repeat area by the lower 18 bits of the ad 1001 512 kbytes specified as extended repeat area by the lower 19 bits of the ad 1010 1 Mbyte specified as extended repeat area by the lower 20 bits of the address of the address of the specified as extended repeat area by the lower 20 bits of the address of the address of the specified as extended repeat area by the lower 20 bits of the address of the address of the specified as extended repeat area by the lower 20 bits of the address of the address of the specified as extended repeat area by the lower 20 bits of the address of the address of the specified as extended repeat area by the lower 20 bits of the address of the address of the address of the specified as extended repeat area by the lower 20 bits of the address of the add	01011	2 kbytes specified as extended repeat area by the lower 11 bits of the addre
10110 16 kbytes specified as extended repeat area by the lower 14 bits of the add 10111 32 kbytes specified as extended repeat area by the lower 15 bits of the add 10000 64 kbytes specified as extended repeat area by the lower 16 bits of the add 10001 128 kbytes specified as extended repeat area by the lower 17 bits of the add 10010 256 kbytes specified as extended repeat area by the lower 18 bits of the add 10011 512 kbytes specified as extended repeat area by the lower 19 bits of the add 10100 1 Mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended repeat area by the lower 20 bits of the address 10100 1 mbyte specified as extended rep	01100	4 kbytes specified as extended repeat area by the lower 12 bits of the addre
32 kbytes specified as extended repeat area by the lower 15 bits of the add 10000 64 kbytes specified as extended repeat area by the lower 16 bits of the add 10001 128 kbytes specified as extended repeat area by the lower 17 bits of the add 10010 256 kbytes specified as extended repeat area by the lower 18 bits of the add 10011 512 kbytes specified as extended repeat area by the lower 19 bits of the add 10100 1 Mbyte specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address t	01101	8 kbytes specified as extended repeat area by the lower 13 bits of the addre
10000 64 kbytes specified as extended repeat area by the lower 16 bits of the add 10001 128 kbytes specified as extended repeat area by the lower 17 bits of the ad 10010 256 kbytes specified as extended repeat area by the lower 18 bits of the ad 10011 512 kbytes specified as extended repeat area by the lower 19 bits of the ad 10100 1 Mbyte specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 19 bits of the address the specified as extended repeat area by the lower 19 bits of the address the specified as extended repeat area by the lower 19 bits of the address the specified as extended repeat area by the lower 19 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the specified as extended repeat area by the lower 20 bits of the address the sp	01110	16 kbytes specified as extended repeat area by the lower 14 bits of the add
10001 128 kbytes specified as extended repeat area by the lower 17 bits of the ad 10010 256 kbytes specified as extended repeat area by the lower 18 bits of the ad 10011 512 kbytes specified as extended repeat area by the lower 19 bits of the ad 10100 1 Mbyte specified as extended repeat area by the lower 20 bits of the address	01111	32 kbytes specified as extended repeat area by the lower 15 bits of the add
10010 256 kbytes specified as extended repeat area by the lower 18 bits of the ad 10011 512 kbytes specified as extended repeat area by the lower 19 bits of the ad 10100 1 Mbyte specified as extended repeat area by the lower 20 bits of the address	10000	64 kbytes specified as extended repeat area by the lower 16 bits of the add
10011 512 kbytes specified as extended repeat area by the lower 19 bits of the add 10100 1 Mbyte specified as extended repeat area by the lower 20 bits of the address of the address of the specified as extended repeat area by the lower 20 bits of the address of	10001	128 kbytes specified as extended repeat area by the lower 17 bits of the ad
10100 1 Mbyte specified as extended repeat area by the lower 20 bits of the address	10010	256 kbytes specified as extended repeat area by the lower 18 bits of the ad
	10011	512 kbytes specified as extended repeat area by the lower 19 bits of the ad
10101 2 Mbytes specified as extended repeat area by the lower 21 bits of the addr	10100	1 Mbyte specified as extended repeat area by the lower 20 bits of the addre
	10101	2 Mbytes specified as extended repeat area by the lower 21 bits of the addr

32 bytes specified as extended repeat area by the lower 5 bits of the addres

64 bytes specified as extended repeat area by the lower 6 bits of the address

128 bytes specified as extended repeat area by the lower 7 bits of the addre

00101

00110

00111

10110

10111

11000

11001

11010

11011

111××

[Legend] ×: Don't care

Setting prohibited

RENESAS

4 Mbytes specified as extended repeat area by the lower 22 bits of the addr

8 Mbytes specified as extended repeat area by the lower 23 bits of the addr

16 Mbytes specified as extended repeat area by the lower 24 bits of the add

32 Mbytes specified as extended repeat area by the lower 25 bits of the add

64 Mbytes specified as extended repeat area by the lower 26 bits of the add

128 Mbytes specified as extended repeat area by the lower 27 bits of the ac

10.4 Transfer Modes

Table 10.4 shows the DMAC transfer modes. The transfer modes can be specified to the individual channels.

Table 10.4 Transfer Modes

				Address R
Address Mode	Transfer mode	Activation Source	Common Function	Source
Dual address	 Normal transfer Repeat transfer Block transfer Repeat or block size 1 to 65,536 bytes, 1 to 65,536 words, or 1 to 65,536 longwords 	 Auto request (activated by CPU) On-chip module interrupt External request 	 Total transfer size: 1 to 4 Gbytes or not specified Offset addition Extended repeat area function 	DSAR
Single address	registers, data is of device using the \(\bar{\textsf{L}} \) • The same settings register setting (e.) • One transfer can be	Instead of specifying the source or destination address registers, data is directly transferred from/to the external device using the DACK pin The same settings as above are available other than address register setting (e.g., above transfer modes can be specified) One transfer can be performed in one bus cycle (the types of transfer modes are the same as those of dual address modes)		

RENESAS

address is specified in DDAR. A transfer at a time is performed in two bus cycles (wher bus width is less than the data access size or the access address is not aligned with the buthe data access size, the number of bus cycles are needed more than two because one budivided into multiple bus cycles).

In the first bus cycle, data at the transfer source address is read and in the next cycle, the is written to the transfer destination address.

The read and write cycles are not separated. Other bus cycles (bus cycle by other bus marefresh cycle, and external bus release cycle) are not generated between read and write of

The $\overline{\text{TEND}}$ signal output is enabled or disabled by the TENDE bit in DMDR. The $\overline{\text{TEND}}$ output in two bus cycles. When an idle cycle is inserted before the bus cycle, the $\overline{\text{TEND}}$ also output in the idle cycle. The $\overline{\text{DACK}}$ signal is not output.

Figure 10.2 shows an example of the signal timing in dual address mode and Figure 10.2 the operation in dual address mode.

Figure 10.2 Example of Signal Timing in Dual Address Mode




Figure 10.3 Operations in Dual Address Mode

(2) Single Address Mode

In single address mode, data between an external device and an external memory is direc transferred using the \overline{DACK} pin instead of DSAR or DDAR. A transfer at a time is perfo one bus cycle. In this mode, the data bus width must be the same as the data access size. I details on the data bus width, see section 9, Bus Controller (BSC).

The DMAC accesses an external device as the transfer source or destination by outputting strobe signal (\overline{DACK}) to the external device with \overline{DACK} and accesses the other transfer to outputting the address. Accordingly, the DMA transfer is performed in one bus cycle. Fig shows an example of a transfer between an external memory and an external device with \overline{DACK} pin. In this example, the external device outputs data on the data bus and the data to the external memory in the same bus cycle.

Rev. 2.00 Sep. 10, 2008 Page 302 of 1132

REJ09B0364-0200



also output in the fale cycle.

Figure 10.5 shows an example of timing charts in single address mode and Figure 10.6 sexample of operation in single address mode.




Figure 10.4 Data Flow in Single Address Mode

Rev. 2.00 Sep. 10, 2008 Page




Figure 10.5 Example of Signal Timing in Single Address Mode




Figure 10.6 Operations in Single Address Mode

Rev. 2.00 Sep. 10, 2008 Page 304 of 1132 REJ09B0364-0200

RENESAS

the operation in normal transfer mode.




Figure 10.7 Example of Signal Timing in Normal Transfer Mode

Rev. 2.00 Sep. 10, 2008 Page

Figure 10.8 Operations in Normal Transfer Mode

Repeat Transfer Mode (2)

In repeat transfer mode, one data access size of data is transferred at a single transfer requ to 4 Gbytes can be specified as a total transfer size by DTCR. The repeat size can be spec DBSR up to $65536 \times data$ access size.

The repeat area can be specified for the source or destination address side by bits ARS1 a in DACR. The address specified as the repeat area returns to the transfer start address wh repeat size of transfers is completed. This operation is repeated until the total transfer size specified in DTCR is completed. When H'00000000 is specified in DTCR, it is regarded free running mode and repeat transfer is continued until the DTE bit in DMDR is cleared

In addition, a DMA transfer can be stopped and a repeat size end interrupt can be request CPU or DTC when the repeat size of transfers is completed. When the next transfer is rec after completion of a 1-repeat size data transfer while the RPTIE bit is set to 1, the DTE I DMDR is cleared to 0 and the ESIF bit in DMDR is set to 1 to complete the transfer. At t an interrupt is requested to the CPU or DTC when the ESIE bit in DMDR is set to 1.

The timings of the TEND signals are the same as in normal transfer mode.

Figure 10.9 shows the operation in repeat transfer mode while dual address mode is set.

When the repeat area is specified as neither source nor destination address side, the opera the same as the normal transfer mode operation shown in Figure 10.8. In this case, a repe end interrupt can also be requested to the CPU when the repeat size of transfers is comple

Rev. 2.00 Sep. 10, 2008 Page 306 of 1132 REJ09B0364-0200



Operation when the repeat area is specified to the source side



Figure 10.9 Operations in Repeat Transfer Mode

(3) Block Transfer Mode

In block transfer mode, one block size of data is transferred at a single transfer request. Gbytes can be specified as total transfer size by DTCR. The block size can be specified up to $65536 \times \text{data}$ access size.

While one block of data is being transferred, transfer requests from other channels are so When the transfer is completed, the bus is released to the other bus master.

The block area can be specified for the source or destination address side by bits ARS1 in DACR. The address specified as the block area returns to the transfer start address whole block size of data is completed. When the block area is specified as neither source nor daddress side, the operation continues without returning the address to the transfer start a repeat size end interrupt can be requested.

The TEND signal is output every time 1-block data is transferred in the last DMA transf

When an interrupt request by an extended repeat area overflow is used in block transfer settings should be selected carefully. For details, see section 10.5.5, Extended Repeat A Function.



Rev. 2.00 Sep. 10, 2008 Page




Figure 10.10 Operations in Block Transfer Mode




Figure 10.11 Operation in Single Address Mode in Block Transfer Mode (Block Area Specified)




Figure 10.12 Operation in Dual Address Mode in Block Transfer Mode (Block Area Not Specified)

Rev. 2.00 Sep. 10, 2008 Page

DMDR starts a transfer. The bus mode can be selected from cycle stealing and burst mod

(2) Activation by On-Chip Module Interrupt

An interrupt request from an on-chip peripheral module (on-chip peripheral module interused as a transfer request. When a DMA transfer is enabled (DTE = 1), the DMA transfer started by an on-chip module interrupt.

The activation source of the on-chip module interrupt is selected by the DMA module received select register (DMRSR). The activation sources are specified to the individual channels. 10.5 is a list of on-chip module interrupts for the DMAC. The interrupt request selected a activation source can generate an interrupt request simultaneously to the CPU or DTC. For refer to section 7, Interrupt Controller.

The DMAC receives interrupt requests by on-chip peripheral modules independent of the controller. Therefore, the DMAC is not affected by priority given in the interrupt controll.

When the DMAC is activated while DTA = 1, the interrupt request flag is automatically of the controller.

a DMA transfer. If multiple channels use a single transfer request as an activation source.

the channel having priority is activated, the interrupt request flag is cleared. In this case, channels may not be activated because the transfer request is not held in the DMAC.

When the DMAC is activated while DTA = 0, the interrupt request flag is not cleared by DMAC and should be cleared by the CPU or DTC transfer.

When an activation source is selected while DTE = 0, the activation source does not requ transfer to the DMAC. It requests an interrupt to the CPU or DTC.

In addition, make sure that an interrupt request flag as an on-chip module interrupt source cleared to 0 before writing 1 to the DTE bit.



TXI2 (transmit data empty interrupt for SCI channel 2)	SCI_2
RXI3 (receive data full interrupt for SCI channel 3)	SCI_3
TXI3 (transmit data empty interrupt for SCI channel 3)	SCI_3
RXI4 (receive data full interrupt for SCI channel 4)	SCI_4
TXI4 (transmit data empty interrupt for SCI channel 4)	SCI_4
TGI6A (TGI6A input capture/compare match)	TPU_6
TGI7A (TGI7A input capture/compare match)	TPU_7
TGI8A (TGI8A input capture/compare match)	TPU_8
TGI9A (TGI9A input capture/compare match)	TPU_9
TGI10A (TGI10A input capture/compare match)	TPU_10
TGI11A (TGI11A input capture/compare match)	TPU_11
RXI5 (receive data full interrupt for SCI channel 5)	SCI_5
TXI5 (transmit data empty interrupt for SCI channel 5)	SCI_5
RXI6 (receive data full interrupt for SCI channel 6)	SCI_6
TXI6 (transmit data empty interrupt for SCI channel 6)	SCI_6
ADI1 (conversion end interrupt for A/D converter unit 1)	A/D_1

TGI5A (TGI5A input capture/compare match)

RXI0 (receive data full interrupt for SCI channel 0)

RXI1 (receive data full interrupt for SCI channel 1)

RXI2 (receive data full interrupt for SCI channel 2)

TXI0 (transmit data empty interrupt for SCI channel 0)

TXI1 (transmit data empty interrupt for SCI channel 1)



TPU_5

SCI_0

SCI_0

SCI_1

SCI_1

SCI_2

Rev. 2.00 Sep. 10, 2008 Page

ICR bit to 1 for the corresponding pin. For details, see section 12, I/O Ports.

10.5.4 Bus Access Modes

There are two types of bus access modes: cycle stealing and burst.

When an activation source is the auto request, the cycle stealing or burst mode is selected DTF0 in DMDR. When an activation source is the on-chip module interrupt or external rethe cycle stealing mode is selected.

(1) Cycle Stealing Mode

In cycle stealing mode, the DMAC releases the bus every time one unit of transfers (byte longword, or 1-block size) is completed. After that, when a transfer is requested, the DM obtains the bus to transfer 1-unit data and then releases the bus on completion of the transfer operation is continued until the transfer end condition is satisfied.

When a transfer is requested to another channel during a DMA transfer, the DMAC relea bus and then transfers data for the requested channel. For details on operations when a transfers data for the requested to multiple channels, see section 10.5.8, Priority of Channels.

RENESAS

REJ09B0364-0200

Bus released temporarily for the CPU

Figure 10.13 Example of Timing in Cycle Stealing Mode

(2) Burst Access Mode

the transfer end condition is satisfied. Even if a transfer is requested from another chann priority, the transfer is not stopped once it is started. The DMAC releases the bus in the after the transfer for the channel in burst mode is completed. This is similarly to operation stealing mode. However, setting the IBCCS bit in BCR2 of the bus controller makes the release the bus to pass the bus to another bus master.

In burst mode, once it takes the bus, the DMAC continues a transfer without releasing the

In block transfer mode, the burst mode setting is ignored (operation is the same as that i mode during one block of transfers). The DMAC is always operated in cycle stealing m

Clearing the DTE bit in DMDR stops a DMA transfer. A transfer requested before the E cleared to 0 by the DMAC is executed. When an interrupt by a transfer size error, a repe end, or an extended repeat area overflow occurs, the DTE bit is cleared to 0 and the transfer size error.

Figure 10.14 shows an example of timing in burst mode.




Figure 10.14 Example of Timing in Burst Mode



The extended repeat area on the source address is specified by bits SARA4 to SARA0 in The extended repeat area on the destination address is specified by bits DARA4 to DARADACR. The extended repeat area sizes for each side can be specified independently.

A DMA transfer is stopped and an interrupt by an extended repeat area overflow can be reto the CPU when the contents of the address register reach the end address of the extended area. When an overflow on the extended repeat area set in DSAR occurs while the SARII DACR is set to 1, the ESIF bit in DMDR is set to 1 and the DTE bit in DMDR is cleared stop the transfer. At this time, if the ESIE bit in DMDR is set to 1, an interrupt by an exterepeat area overflow is requested to the CPU. When the DARIE bit in DACR is set to 1, a overflow on the extended repeat area set in DDAR occurs, meaning that the destination starget. During the interrupt handling, setting the DTE bit in DMDR resumes the transfer.

RENESAS




Figure 10.15 Example of Extended Repeat Area Operation

When an interrupt by an extended repeat area overflow is used in block transfer mode, t following should be taken into consideration.

When a transfer is stopped by an interrupt by an extended repeat area overflow, the addregister must be set so that the block size is a power of 2 or the block size boundary is a the extended repeat area boundary. When an overflow on the extended repeat area occur transfer of one block, the interrupt by the overflow is suspended and the transfer overrun




Figure 10.16 Example of Extended Repeat Area Function in Block Transfer M




Figure 10.17 Address Update Method

In item (a), Address fixed, the transfer source or destination address is not updated indic same address.

In item (b), Increment or decrement by 1, 2, or 4, the transfer source or destination address incremented or decremented by the value according to the data access size at each transfer word, or longword can be specified as the data access size. The value of 1 for byte, 2 for 4 for longword is used for updating the address. This operation realizes the data transfer consecutive areas.

In item (c), Offset addition, the address update does not depend on the data access size. specified by DOFR is added to the address every time the DMAC transfers data of the d size.



Rev. 2.00 Sep. 10, 2008 Page




Figure 10.18 Operation of Offset Addition

In Figure 10.18, the offset addition is selected as the transfer source address update and in or decrement by 1, 2, or 4 is selected as the transfer destination address. The address updates that data at the address which is away from the previous transfer source address by the of read from. The data read from the address away from the previous address is written to the consecutive area in the destination side.

Rev. 2.00 Sep. 10, 2008 Page 318 of 1132 REJ09B0364-0200






Figure 10.19 XY Conversion Operation Using Offset Addition in Repeat Transf

In Figure 10.19, the source address side is specified to the repeat area by DACR and the

addition is selected. The offset value is set to $4 \times$ data access size (when the data access longword, H'00000010 is set in DOFR, as an example). The repeat size is set to $4 \times$ data size (when the data access size is longword, the repeat size is set to $4 \times 4 = 16$ bytes, as example). The increment or decrement by 1, 2, or 4 is specified as the transfer destination A repeat size end interrupt is requested when the RPTIE bit in DACR is set to 1 and the size of transfers is completed.




Figure 10.20 XY Conversion Flowchart Using Offset Addition in Repeat Transfe

Rev. 2.00 Sep. 10, 2008 Page 320 of 1132

REJ09B0364-0200



The DMAC registers are updated by a DMA transfer. The value to be updated differs ac

the other settings and transfer state. The registers to be updated are DSAR, DDAR, DTO BKSZH and BKSZ in DBSR, and the DTE, ACT, ERRF, ESIF, and DTIF bits in DMD

(1) DMA Source Address Register

When the transfer source address set in DSAR is accessed, the contents of DSAR are on then are updated to the next address.

The increment or decrement can be specified by bits SAT1 and SAT0 in DACR. When SAT0 = B'00, the address is fixed. When SAT1 and SAT0 = B'01, the address is added offset. When SAT1 and SAT0 = B'10, the address is incremented. When SAT1 and SAT1 the address is decremented. The size of increment or decrement depends on the data according to the address is decremented.

The data access size is specified by bits DTSZ1 and DTSZ0 in DMDR. When DTSZ1 a = B'00, the data access size is byte and the address is incremented or decremented by 1. DTSZ1 and DTSZ0 = B'01, the data access size is word and the address is incremented decremented by 2. When DTSZ1 and DTSZ0 = B'10, the data access size is longword at address is incremented or decremented by 4. Even if the access data size of the source at word or longword, when the source address is not aligned with the word or longword be the read bus cycle is divided into byte or word cycles. While data of one word or one longword, the size of increment or decrement is changing according to the actual data at for example, +1 or +2 for byte or word data. After one word or one longword of data is address when the read cycle is started is incremented or decremented by the value according SAT1 and SAT0.

(2) DMA Destination Address Register

When the transfer destination address set in DDAR is accessed, the contents of DDAR are and then are updated to the next address.

The increment or decrement can be specified by bits DAT1 and DAT0 in DACR. When I

and DAT0 = B'00, the address is fixed. When DAT1 and DAT0 = B'01, the address is ad the offset. When DAT1 and DAT0 = B'10, the address is incremented. When DAT1 and B'11, the address is decremented. The incrementing or decrementing size depends on the access size.

The data access size is specified by bits DTSZ1 and DTSZ0 in DMDR. When DTSZ1 and

= B'00, the data access size is byte and the address is incremented or decremented by 1. VDTSZ1 and DTSZ0 = B'01, the data access size is word and the address is incremented or decremented by 2. When DTSZ1 and DTSZ0 = B'10, the data access size is longword and address is incremented or decremented by 4. Even if the access data size of the destination is word or longword, when the destination address is not aligned with the word or longword boundary, the write bus cycle is divided into byte and word cycles. While one word or or longword of data is being written, the incrementing or decrementing size is changing accepted the actual data access size, for example, +1 or +2 for byte or word data. After the one word longword of data is written, the address when the write cycle is started is incremented or decremented by the value according to bits SAT1 and SAT0.

In block or repeat transfer mode, when the block or repeat size of data transfers is completed the block or repeat area is specified to the destination address side, the destination address to the transfer start address and is not affected by the address update.

When the extended repeat area is specified to the destination address side, operation followetting. The upper address bits are fixed and is not affected by the address update.

RENESAS

REJ09B0364-0200

While data is being transferred, all the bits of DTCR may be changed. DTCR must be aclongwords. If the upper word and lower word are read separately, incorrect data may be since the contents of DTCR during the transfer may be updated regardless of the access CPU. Moreover, DTCR for the channel being transferred must not be written to.

When a conflict occurs between the address update by DMA transfer and write access b the CPU has priority. When a conflict occurs between change from 1, 2, or 4 to 0 in DT write access by the CPU (other than 0), the CPU has priority in writing to DTCR. Howe transfer is stopped.

(4) DMA Block Size Register (DBSR)

DBSR is enabled in block or repeat transfer mode. Bits 31 to 16 in DBSR function as B bits 15 to 0 in DBSR function as BKSZ. The BKSZH bits (16 bits) store the block size a size and its value is not changed. The BKSZ bits (16 bits) function as a counter for the band repeat size and its value is decremented every transfer by 1. When the BKSZ value change from 1 to 0 by a DMA transfer, 0 is not stored but the BKSZH value is loaded in BKSZ bits.

Since the upper 16 bits of DBSR are not updated, DBSR can be accessed in words.

DBSR for the channel being transferred must not be written to.

- When a transfer is stopped by an NMI interrupt
- When a transfer is stopped by and address error
- Reset state
- Hardware standby mode
- When a transfer is stopped by writing 0 to the DTE bit

Writing to the registers for the channels when the corresponding DTE bit is set to 1 is pro-(except for the DTE bit). When changing the register settings after writing 0 to the DTE b confirm that the DTE bit has been cleared to 0.

Figure 10.21 show the procedure for changing the register settings for the channel being transferred.




Figure 10.21 Procedure for Changing Register Setting For Channel being Trans

bit is written to 0. The ACT bit retains 1 from writing 0 to the DTE bit to completion of transfer.

(7) ERRF Bit in DMDR

When an address error or an NMI interrupt occur, the DMAC clears the DTE bits for all channels to stop a transfer. In addition, it sets the ERRF bit in DMDR_0 to 1 to indicate address error or an NMI interrupt has occurred regardless of whether or not the DMAC operation.

However, when the DMAC is in the module stop state, the ERRF bit is not set to 1 for a errors or the NMI.

(8) ESIF Bit in DMDR

is requested, the ESIF bit in DMDR is set to 1. When both the ESIF and ESIE bits are so transfer escape interrupt is requested to the CPU or DTC.

When an interrupt by an transfer size error, a repeat size end, or an extended repeat area

The ESIF bit is set to 1 when the ACT bit in DMDR is cleared to 0 to stop a transfer after cycle of the interrupt source is completed.

The ESIF bit is automatically cleared to 0 and a transfer request is cleared if the transfer resumed by setting the DTE bit to 1 during interrupt handling.

For details on interrupts, see section 10.8, Interrupt Sources.



For details on interrupts, see section 10.8, Interrupt Sources.

10.5.8 Priority of Channels

The channels of the DMAC are given following priority levels: channel 0 > channel 1 > channel 2 > channel 3 > channel

Table 10.6 Priority among DMAC Channels

Channel	Pric
Channel 0	Higi
Channel 1	
Channel 2	
Channel 3	Low
· · · · · · · · · · · · · · · · · · ·	·

The channel having highest priority other than the channel being transferred is selected we transfer is requested from other channels. The selected channel starts the transfer after the being transferred releases the bus. At this time, when a bus master other than the DMAC the bus, the cycle for the bus master is inserted.

In a burst transfer or a block transfer, channels are not switched.




Figure 10.22 Example of Timing for Channel Priority




Figure 10.23 Example of Bus Timing of DMA Transfer

REJ09B0364-0200






Figure 10.24 Example of Transfer in Normal Transfer Mode by Cycle Stea

In figures 10.25 and 10.26, the $\overline{\text{TEND}}$ signal output is enabled and data is transferred in from the external 16-bit 2-state access space to the 16-bit 2-state access space in normal mode by cycle stealing.

In Figure 10.25, the transfer source (DSAR) is not aligned with a longword boundary ar transfer destination (DDAR) is aligned with a longword boundary.

In Figure 10.26, the transfer source (DSAR) is aligned with a longword boundary and the destination (DDAR) is not aligned with a longword boundary.



Rev. 2.00 Sep. 10, 2008 Page



Figure 10.25 Example of Transfer in Normal Transfer Mode by Cycle Steali (Transfer Source DSAR = Odd Address and Source Address Increment)




Figure 10.26 Example of Transfer in Normal Transfer Mode by Cycle Steali (Transfer Destination DDAR = Odd Address and Destination Address Decrem

Rev. 2.00 Sep. 10, 2008 Page 330 of 1132 REJ09B0364-0200






Figure 10.27 Example of Transfer in Normal Transfer Mode by Burst Acc

Rev. 2.00 Sep. 10, 2008 Page





Figure 10.28 Example of Transfer in Block Transfer Mode

Rev. 2.00 Sep. 10, 2008 Page 332 of 1132



receiving the next transfer request resumes and then a low level of the \overline{DREQ} signal is d. This operation is repeated until the transfer is completed.



After DMA transfer request is enabled, a low level of the DREQ signal is detected at the rising edge of the B request is held.
 [2][5] The DMAC is activated and the transfer request is cleared.


[3][6] A DMA cycle is started and sampling the DREQ signal at the rising edge of the B\(\phi\) signal is started to detect a high leve \(\overline{DREQ}\) signal.

[4][7] When a high level of the DREQ signal has been detected, transfer request enable is resumed after completion of the wr (A low level of the DREQ signal is detected at the rising edge of the B\$\phi\$ signal and a transfer request is held. This is the

Figure 10.29 Example of Transfer in Normal Transfer Mode Activated by $\overline{\text{DREQ}}$ Falling Edge

RENESAS Re

Rev. 2.00 Sep. 10, 2008 Page




- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started and sampling the DREQ signal at the rising edge of the Bφ signal is started to detect a high level of DREQ signal.
- [4][7] When a high level of the DREQ signal has been detected, transfer request enable is resumed after completion of the write (A low level of the DREQ signal is detected at the rising edge of the Bø signal and a transfer request is held. This is the sa

Figure 10.30 Example of Transfer in Block Transfer Mode Activated by $\overline{\text{DREQ}}$ Falling Edge

Rev. 2.00 Sep. 10, 2008 Page 334 of 1132






- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started.
- [3][5] A DMA cycle is started.
 [4][7] Transfer request enable is resumed after completion of the write cycle.
 - (A low level of the \overline{DREQ} signal is detected at the rising edge of the B ϕ signal and a transfer request is held. This is the

Figure 10.31 Example of Transfer in Normal Transfer Mode Activated by $\overline{\text{DREQ}}$ Low Level

RENESAS

Rev. 2.00 Sep. 10, 2008 Page



- request is held.
 2][5] The DMAC is activated and the transfer request is cleared.
- [2][5] The DMAC is activated a [3][6] A DMA cycle is started.
- [4][7] Transfer request enable is resumed after completion of the write cycle.
 - (A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the same as


Figure 10.32 Example of Transfer in Block Transfer Mode Activated by $\overline{\text{DREQ}}$ Low Level

Rev. 2.00 Sep. 10, 2008 Page 336 of 1132

REJ09B0364-0200

RENESAS

enabled, a transfer request is held in the DMAC. When the DMAC is activated, the transfer request is cleared. Receiving the next transfer request resumes after completion of the w and then a low level of the \overline{DREQ} signal is detected. This operation is repeated until the completed.



request is held.

51. The DMAC is activated and the transfer request is also as

[2][5] The DMAC is activated and the transfer request is cleared. [3][6] A DMA cycle is started.

[4][7] Transfer request enable is resumed one cycle after completion of the write cycle.

(A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the signal and a transfer request is held.

Figure 10.33 Example of Transfer in Normal Transfer Mode Activated by \overline{DREQ} Low Level with NRD = 1

RENESAS

Rev. 2.00 Sep. 10, 2008 Page




Figure 10.34 Example of Transfer in Single Address Mode (Byte Read)







Figure 10.35 Example of Transfer in Single Address Mode (Byte Write)

operation is repeated until the transfer is completed.



request is held. [2][5] The DMAC is activated and the transfer request is cleared.

[3][6] A DMA cycle is started and sampling the DREQ signal at the rising edge of the Bo signal is started to detect a high level of


[4][7] When a high level of the DREQ signal has been detected, transfer enable is resumed after completion of the write cycle. (A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the same

Figure 10.36 Example of Transfer in Single Address Mode Activated by DREO Falling Edge

Rev. 2.00 Sep. 10, 2008 Page 340 of 1132



1



- After DMA transfer request is enabled, a low level of the DREQ signal is detected at the rising edge of the Bφ signal and a request is held.
- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started.
- [4][7] Transfer request enable is resumed after completion of the single cycle.


(A low level of the DREQ signal is detected at the rising edge of the Bφ signal and a transfer request is held. This is the sa

Figure 10.37 Example of Transfer in Single Address Mode Activated by $\overline{\text{DREQ}}$ Low Level

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

enabled, a transfer request is held in the DMAC. When the DMAC is activated, the transf request is cleared. Receiving the next transfer request resumes after one cycle of the trans request duration inserted by NRD = 1 on completion of the single cycle and then a low le DREQ signal is detected. This operation is repeated until the transfer is completed.



- [2][5] The DMAC is activated and the transfer request is cleared.
- [3][6] A DMA cycle is started.
- [4][7] Transfer request enable is resumed one cycle after completion of the single cycle. (A low level of the DREQ signal is detected at the rising edge of the Bo signal and a transfer request is held. This is the sar

Figure 10.38 Example of Transfer in Single Address Mode Activated by \overline{DREO} Low Level with NRD = 1

Rev. 2.00 Sep. 10, 2008 Page 342 of 1132 REJ09B0364-0200



(2) Transfer End by Transfer Size Error Interrupt

size error occurs and a DMA transfer is terminated. At this time, the DTE bit in DMDR to 0 and the ESIF bit in DMDR is set to 1.

When the following conditions are satisfied while the TSEIE bit in DMDR is set to 1, a

- In normal transfer mode and repeat transfer mode, when the next transfer is requeste transfer is disabled due to the DTCR value less than the data access size
- In block transfer mode, when the next transfer is requested while a transfer is disable the DTCR value less than the block size

When the TSEIE bit in DMDR is cleared to 0, data is transferred until the DTCR value: A transfer size error is not generated. Operation in each transfer mode is shown below.

- In normal transfer mode and repeat transfer mode, when the DTCR value is less than access size, data is transferred in bytes
- In block transfer mode, when the DTCR value is less than the block size, the specific data in DTCR is transferred instead of transferring the block size of data. The transfer performed in bytes.

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

When an overflow on the extended repeat area occurs while the extended repeat area is spand the SARIE or DARIE bit in DACR is set to 1, an interrupt by an extended repeat area overflow is requested. When the interrupt is requested, the DMA transfer is terminated, the bit in DMDR is cleared to 0, and the ESIF bit in DMDR is set to 1.

In dual address mode, even if an interrupt by an extended repeat area overflow occurs duread cycle, the following write cycle is performed.

In block transfer mode, even if an interrupt by an extended repeat area overflow occurs d block transfer, the remaining data is transferred. The transfer is not terminated by an exterpeat area overflow interrupt unless the current transfer is complete.

(5) Transfer End by Clearing DTE Bit in DMDR

When the DTE bit in DMDR is cleared to 0 by the CPU, a transfer is completed after the DMA cycle and a DMA cycle in which the transfer request is accepted are completed.

In block transfer mode, a DMA transfer is completed after 1-block data is transferred.



transfer unit.

In single address mode, a DMA transfer is completed after completion of the bus cycle transfer unit.

(b) Block Transfer Mode

A DMA transfer is forced to stop. Since a 1-block size of transfers is not completed, open not guaranteed.

In dual address mode, the write cycle corresponding to the read cycle is performed. This to (a) in normal transfer mode.

(7) Transfer End by Address Error

When an address error occurs, the DTE bits for all the channels are cleared to 0 and the in DMDR_0 is set to 1. When an address error occurs during a DMA transfer, the transf forced to stop. To perform a DMA transfer after an address error occurs, clear the ERRI and then set the DTE bits for the channels.

The transfer end timing after an address error is the same as that after an NMI interrupt.

(8) Transfer End by Hardware Standby Mode or Reset

The DMAC is initialized by a reset and a transition to the hardware standby mode. A Ditransfer is not guaranteed.

The priority level of the CPU is specified by bits CPUP2 to CPUP0. The value of bits CPUP0 is updated according to the exception handling priority.

If the CPU priority control is enabled by the CPUPCE bit in CPUPCR, when the CPU has over the DMAC, a transfer request for the corresponding channel is masked and the transfer activated. When another channel has priority over or the same as the CPU, a transfer requireceived regardless of the priority between channels and the transfer is activated.

The transfer request masked by the CPU priority control function is suspended. When the channel is given priority over the CPU by changing priority levels of the CPU or channel transfer request is received and the transfer is resumed. Writing 0 to the DTE bit clears the suspended transfer request.

When the CPUPCE bit is cleared to 0, it is regarded as the lowest priority.

RENESAS

a DMA transfer.

In block transfer mode and an auto request transfer by burst access, bus cycles of the DM transfer are consecutively performed. For this duration, since the DMAC has priority ov CPU and DTC, accesses to the external space is suspended (the IBCCS bit in the bus co register 2 (BCR2) is cleared to 0).

When the bus is passed to another channel or an auto request transfer by cycle stealing, of the DMAC and on-chip bus master are performed alternatively.

When the arbitration function among the DMAC and on-chip bus masters is enabled by IBCCS bit in BCR2, the bus is used alternatively except the bus cycles which are not se For details, see section 9. Bus Controller (BSC).

A conflict may occur between external space access of the DMAC and an external bus recycle. Even if a burst or block transfer is performed by the DMAC, the transfer is stopped temporarily and a cycle of external bus release is inserted by the BSC according to the elbus priority (when the CPU external access and the DTC external access do not have pread a DMAC transfer, the transfers are not operated until the DMAC releases the bus).

In dual address mode, the DMAC releases the external bus after the external space write Since the read and write cycles are not separated, the bus is not released.

An internal space (on-chip memory and internal I/O registers) access of the DMAC and external bus release cycle may be performed at the same time.

DMTEND3	Transfer end interrupt by channel 3 transfer counter
DMEEND0	Interrupt by channel 0 transfer size error
	Interrupt by channel 0 repeat size end
	Interrupt by channel 0 extended repeat area overflow on source address
	Interrupt by channel 0 extended repeat area overflow on destination address
DMEEND1	Interrupt by channel 1 transfer size error
	Interrupt by channel 1 repeat size end
	Interrupt by channel 1 extended repeat area overflow on source address
	Interrupt by channel 1 extended repeat area overflow on destination address
DMEEND2	Interrupt by channel 2 transfer size error
	Interrupt by channel 2 repeat size end
	Interrupt by channel 2 extended repeat area overflow on source address
	Interrupt by channel 2 extended repeat area overflow on destination address
DMEEND3	Interrupt by channel 3 transfer size error
	Interrupt by channel 3 repeat size end
	Interrupt by channel 3 extended repeat area overflow on source address
	Interrupt by channel 3 extended repeat area overflow on destination address

Transfer end interrupt by channel 2 transfer counter

Interrupt Controller.

DMTEND2

Rev. 2.00 Sep. 10, 2008 Page 348 of 1132



channel. A DMTEND interrupt is generated by the combination of the DTIF and DTIE b DMDR. A DMEEND interrupt is generated by the combination of the ESIF and ESIE bit DMDR. The DMEEND interrupt sources are not distinguished. The priority among change decided by the interrupt controller and it is shown in Table 10.7. For details, see section 7 ESIF bit in DMDR is set to 1. The ESIF bit is set to 1 when the conditions are satisfied transfer while the enable bit is set to 1.

A transfer size error interrupt is generated when the next transfer cannot be performed b DTCR value is less than the data access size, meaning that the data access size of transfe be performed. In block transfer mode, the block size is compared with the DTCR value transfer error decision.


A repeat size end interrupt is generated when the next transfer is requested after comple repeat size of transfers in repeat transfer mode. Even when the repeat area is not specific address register, the transfer can be stopped periodically according to the repeat size. At when a transfer end interrupt by the transfer counter is generated, the ESIF bit is set to 1

An interrupt by an extended repeat area overflow on the source and destination addresse generated when the address exceeds the extended repeat area (overflow). At this time, w transfer end interrupt by the transfer counter, the ESIF bit is set to 1.

Figure 10.39 is a block diagram of interrupts and interrupt flags. To clear an interrupt, c DTIF or ESIF bit in DMDR to 0 in the interrupt handling routine or continue the transfer setting the DTE bit in DMDR after setting the register. Figure 10.40 shows procedure to the transfer by clearing an interrupt.



Figure 10.39 Interrupt and Interrupt Sources



- [1] Specify the values in the registers such as transfer counter and address register.
- [2] Set the DTE bit in DMDR to 1 to resume DMA operation. Setting the DTE bit to 1 automatically clears the [ESIF bit in DMDR to 0 and an interrupt source is cleared.
- [3] End the interrupt handling routine by the RTE instruction.
- [4] Read that the DTIF or the ESIF bit in DMDR = 1 and then write 0 to the bit.
- [5] Complete the interrupt handling routine and clear the interrupt mask.
- [6] Specify the values in the registers such as transfer counter and address register.
- [7] Set the DTE bit to 1 to resume DMA operation.

Figure 10.40 Procedure Example of Resuming Transfer by Clearing Interrupt S

Rev. 2.00 Sep. 10, 2008 Page 350 of 1132 RENESAS REJ09B0364-0200

enters the module stop state. However, when a transfer for a channel is enabled or w

interrupt is being requested, bit MSTPA13 cannot be set to 1. Clear the DTE bit to 0 DTIF or DTIE bit in DMDR to 0, and then set bit MSTPA13.

When the clock is stopped, the DMAC registers cannot be accessed. However, the fo register settings are valid in the module stop state. Disable them before entering the stop state, if necessary.

- TENDE bit in DMDR is 1 (the TEND signal output enabled)
- DACKE bit in DMDR is 1 (the DACK signal output enabled)
- 3. Activation by DREQ Falling Edge The DREQ falling edge detection is synchronized with the DMAC internal operation
 - A. Activation request waiting state: Waiting for detecting the \overline{DREQ} low level. A tr 2. is made. B. Transfer waiting state: Waiting for a DMAC transfer. A transition to 3. is made.
 - C. Transfer prohibited state: Waiting for detecting the DREQ high level. A transition made.
 - After a DMAC transfer enabled, a transition to 1. is made. Therefore, the $\overline{\text{DREQ}}$ signature of the sig
- sampled by low level detection at the first activation after a DMAC transfer enabled 4. Acceptation of Activation Source
- At the beginning of an activation source reception, a low level is detected regardless

low before setting DMDR, the low level is received as a transfer request. When the DMAC is activated, clear the DREQ signal of the previous transfer.

setting of DREQ falling edge or low level detection. Therefore, if the DREQ signal is

Rev. 2.00 Sep. 10, 2008 Page 352 of 1132



- Three transfer modes
 - Normal/repeat/block transfer modes selectable

Transfer source and destination addresses can be selected from increment/decrement

- Short address mode or full address mode selectable
 - Short address mode

Transfer information is located on a 3-longword boundary

The transfer source and destination addresses can be specified by 24 bits to selec Mbyte address space directly

— Full address mode

Transfer information is located on a 4-longword boundary

The transfer source and destination addresses can be specified by 32 bits to select Gbyte address space directly

- Size of data for data transfer can be specified as byte, word, or longword
 The bus cycle is divided if an odd address is specified for a word or longword transf
 The bus cycle is divided if address 4n + 2 is specified for a longword transfer.
- A CPU interrupt can be requested for the interrupt that activated the DTC
 A CPU interrupt can be requested after one data transfer completion
 - A CPU interrupt can be requested after the specified data transfer completion
- Read skip of the transfer information specifiable

 While the first of the firs
- Writeback skip executed for the fixed transfer source and destination addresses
 Module stop state specifiable




Figure 11.1 Block Diagram of DTC

Rev. 2.00 Sep. 10, 2008 Page 354 of 1132



These six registers MRA, MRB, SAR, DAR, CRA, and CRB cannot be directly accesse CPU. The contents of these registers are stored in the data area as transfer information. DTC activation request occurs, the DTC reads a start address of transfer information that in the data area according to the vector address, reads the transfer information, and transfer the data transfer, it writes a set of updated transfer information back to the data are

- DTC enable registers A to H (DTCERA to DTCERF)
- DTC control register (DTCCR)
- DTC vector base register (DTCVBR)

Rev. 2.00 Sep. 10, 2008 Page

008 Page REJ09

6	MD0	Undefined —	Specify DTC transfer mode. 00: Normal mode 01: Repeat mode 10: Block transfer mode 11: Setting prohibited
5	Sz1	Undefined —	DTC Data Transfer Size 1 and 0
4	Sz0	Undefined —	Specify the size of data to be transferred.
			00: Byte-size transfer
			01: Word-size transfer
			10: Longword-size transfer
			11: Setting prohibited
3	SM1	Undefined —	Source Address Mode 1 and 0
2	SM0	Undefined —	Specify an SAR operation after a data transfer
			0x: SAR is fixed
			(SAR writeback is skipped)
			10: SAR is incremented after a transfer
			(by 1 when Sz1 and Sz0 = B'00; by 2 wher Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10
			11: SAR is decremented after a transfer
			(by 1 when Sz1 and Sz0 = B'00; by 2 wher Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10
1, 0	_	Undefined —	Reserved
			The write value should always be 0.
[Legen	ıd]		
X: Don	't care		
Rev. 2.	00 Sep. 10, 2	2008 Page 356 of 1132	
REJ09E	30364-0200		RENESAS

Bit Name value R/W Description

Undefined — DTC Mode 1 and 0

BIT

MD1

			0: Disables the chain transfer
			1: Enables the chain transfer
6	CHNS	Undefined —	DTC Chain Transfer Select
			Specifies the chain transfer condition. If the transfer is a chain transfer, the completion c specified transfer count is not performed and source flag or DTCER is not cleared.
			0: Chain transfer every time
			1: Chain transfer only when transfer counter
5	DISEL	Undefined —	DTC Interrupt Select
			When this bit is set to 1, a CPU interrupt requestriated every time after a data transfer end this bit is set to 0, a CPU interrupt request is generated when the specified number of date ends.
4	DTS	Undefined —	DTC Transfer Mode Select
			Specifies either the source or destination as block area during repeat or block transfer m
			0: Specifies the destination as repeat or block
			1: Specifies the source as repeat or block a

BIT

7

Bit Name

CHNE

vaiue

Undefined

K/W

Description

DTC Chain Transfer Enable

selected by the CHNS bit.

Specifies the chain transfer. For details, see s 11.5.7, Chain Transfer. The chain transfer co



(by 1 when Sz1 and Sz0 = B'00; by 2 wher Sz0 = B'01; by 4 when Sz1 and Sz0 = B'10

The write value should always be 0.

1, 0 — Undefined — Reserved

[Legend]

X: Don't care

11.2.3 DTC Source Address Register (SAR)

SAR is a 32-bit register that designates the source address of data to be transferred by the

In full address mode, 32 bits of SAR are valid. In short address mode, the lower 24 bits o valid and bits 31 to 24 are ignored. At this time, the upper eight bits are filled with the va bit 23.

If a word or longword access is performed while an odd address is specified in SAR or if longword access is performed while address 4n + 2 is specified in SAR, the bus cycle is a into multiple cycles to transfer data. For details, see section 11.5.1, Bus Cycle Division.

SAR cannot be accessed directly from the CPU.

into multiple cycles to transfer data. For details, see section 11.5.1, Bus Cycle Division.

DAR cannot be accessed directly from the CPU.

11.2.5 DTC Transfer Count Register A (CRA)

CRA is a 16-bit register that designates the number of times data is to be transferred by

In normal transfer mode, CRA functions as a 16-bit transfer counter (1 to 65,536). It is

decremented by 1 every time data is transferred, and bit DTCEn (n = 15 to 0) correspon activation source is cleared and then an interrupt is requested to the CPU when the coun H'0000. The transfer count is 1 when CRA = H'0001, 65,535 when CRA = H'FFFF, and when CRA = H'0000.

In repeat transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and

eight bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8-transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, an contents of CRAH are sent to CRAL when the count reaches H'00. The transfer count is CRAH = CRAL = H'01, 255 when CRAH = CRAL = H'FF, and 256 when CRAH = CRAH

eight bits (CRAL). CRAH holds the block size while CRAL functions as an 8-bit block-counter (1 to 256 for byte, word, or longword). CRAL is decremented by 1 every time a (word or longword) data is transferred, and the contents of CRAH are sent to CRAL wh count reaches H'00. The block size is 1 byte (word or longword) when CRAH = CRAL

In block transfer mode, CRA is divided into two parts: the upper eight bits (CRAH) and

count reaches H'00. The block size is 1 byte (word or longword) when CRAH = CRAL 255 bytes (words or longwords) when CRAH = CRAL = H'FF, and 256 bytes (words or longwords) when CRAH = CRAL = H'00.

CRA cannot be accessed directly from the CPU.

H'00.



11.2.7 DTC enable registers A to H (DTCERA to DTCERF)

DTCER, which is comprised of eight registers, DTCERA to DTCERF, is a register that s DTC activation interrupt sources. The correspondence between interrupt sources and DT shown in Table 11.1. Use bit manipulation instructions such as BSET and BCLR to read DTCE bit. If all interrupts are masked, multiple activation sources can be set at one time the initial setting) by writing data after executing a dummy read on the relevant register.

Bit	15	14	13	12	11	10	9	
Bit Name	DTCE15	DTCE14	DTCE13	DTCE12	DTCE11	DTCE10	DTCE9	[
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name	DTCE7	DTCE6	DTCE5	DTCE4	DTCE3	DTCE2	DTCE1	[
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 10, 2008 Page 360 of 1132 REJ09B0364-0200

RENESAS

6	DTCE6	0	R/W	
5	DTCE5	0	R/W	
4	DTCE4	0	R/W	
3	DTCE3	0	R/W	
2	DTCE2	0	R/W	
1	DTCE1	0	R/W	
0	DTCF0	0	R/W	

11.2.8 DTC Control Register (DTCCR)

DTCCR specifies transfer information read skip.

Bit	7	6	5	4	3	2	1	
Bit Name	_	_	_	RRS	RCHNE	_	_	Γ
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R	R	

Note: * Only 0 can be written to clear the flag.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	_	All 0	R/W	Reserved
				These bits are always read as 0. The write va always be 0.

				0: Transfer read skip is not performed.
				 Transfer read skip is performed when the venumbers match.
3	RCHNE	0	R/W	Chain Transfer Enable After DTC Repeat Tran
				Enables/disables the chain transfer while transcounter (CRAL) is 0 in repeat transfer mode.
				In repeat transfer mode, the CRAH value is wr CRAL when CRAL is 0. Accordingly, chain tran not occur when CRAL is 0. If this bit is set to 1 chain transfer is enabled when CRAH is written CRAL.
				0: Disables the chain transfer after repeat trans
				1: Enables the chain transfer after repeat trans
2, 1	_	All 0	R	Reserved
				These are read-only bits and cannot be modifi
0	ERR	0	R/(W)*	Transfer Stop Flag
				Indicates that an address error or an NMI interoccurs. If an address error or an NMI interrupt the DTC stops.
				0: No interrupt occurs
				1: An interrupt occurs
				[Clearing condition]
				 When writing 0 after reading 1

RENESAS

Rev. 2.00 Sep. 10, 2008 Page 362 of 1132

Bit Name															
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R	R	R	R	R	R	R	R	R	R	

11.3 Activation Sources

The DTC is activated by an interrupt request. The interrupt source is selected by DTCEI activation source can be selected by setting the corresponding bit in DTCER; the CPU is source can be selected by clearing the corresponding bit in DTCER. At the end of a data (or the last consecutive transfer in the case of chain transfer), the activation source intercorresponding DTCER bit is cleared.

11.4 Location of Transfer Information and DTC Vector Table

located at the address that is a multiple of four (4n). Otherwise, the lower two bits are ig during access ([1:0] = B'00.) Transfer information can be located in either short address (three longwords) or full address mode (four longwords). The DTCMD bit in SYSCR speither short address mode (DTCMD = 1) or full address mode (DTCMD = 0). For detail section 3.2.2, System Control Register (SYSCR). Transfer information located in the dashown in Figure 11.2

Locate the transfer information in the data area. The start address of transfer information

The DTC reads the start address of transfer information from the vector table according activation source, and then reads the transfer information from the start address. Figure correspondences between the DTC vector address and transfer information.





Figure 11.2 Transfer Information on Data Area




Figure 11.3 Correspondence between DTC Vector Address and Transfer Inform

	IRQ15	79	H'53C
A/D_0	ADI0 (A/D_0 conversion end)	86	H'558
TPU_0	TGI0A	88	H'560
	TGI0B	89	H'564
	TGI0C	90	H'568
	TGI0D	91	H'56C
TPU_1	TGI1A	93	H'574
	TGI1B	94	H'578
TPU_2	TGI2A	97	H'584
	TGI2B	98	H'588
TPU_3	TGI3A	101	H'594
	TGI3B	102	H'598
	TGI3C	103	H'59C

TGI3D

IRQ5

IRQ6

IRQ7

IRQ8

IRQ9

IRQ10

IRQ11

IRQ12

IRQ13

IRQ14

69

70

71

72

73

74

75

76

77

78

104

H'514

H'518

H'51C

H'520

H'524

H'528

H'52C

H'530

H'534

H'538

DTCEA10

DTCEA9

DTCEA8

DTCEA7

DTCEA6

DTCEA5

DTCEA4

DTCEA3

DTCEA2

DTCEA1

DTCEB15

DTCEB13
DTCEB11
DTCEB10
DTCEB9
DTCEB8
DTCEB7
DTCEB6
DTCEB5
DTCEB4
DTCEB3

DTCEB2

REJ09

Rev. 2.00 Sep. 10, 2008 Page



H'5A0

DMAC	DMEEND0	136
	DMEEND1	137
	DMEEND2	138
	DMEEND3	139
SCI_0	RXI0	145
	TXI0	146
SCI_1	RXI1	149
	TXI1	150
SCI_2	RXI2	153
	TXI2	154
SCI_3	RXI3	157
	TXI3	158
SCI_4	RXI4	161
	TXI4	162

CMI2A

CMI2B

CMI3A

CMI3B

DMTEND0

DMTEND1

DMTEND2

DMTEND3

122

123

125

126

128

129

130

131

H'5E8

H'5EC

H'5F4

H'5F8

H'600

H'604

H'608

H'60C H'620

H'624

H'628

H'62C H'644

H'648

H'654

H'658

H'664

H'684 H'688 DICEC9

DTCEC8

DTCEC7 DTCEC6

DTCEC5

DTCEC4 DTCEC3

DTCEC2

DTCED13

DTCED12

DTCED11 DTCED10

DTCED5

DTCED4

DTCED3

DTCED2

DTCED1

DTCED0

DTCED15 DTCED14

DTCEE13

DTCEE12

L

TMR_2

TMR_3

DMAC

H'668 H'674 H'678

	TGI9B	178	H'6C8	DTCEE2
	TGI9C	179	H'6CC	DTCEE1
	TGI9D	180	H'6D0	DTCEE0
TPU_10	TGI10A	182	H'6D8	DTCEF15
	TGI10B	183	H'6DC	DTCEF14
	TGI10V	186	H'6E8	DTCEF11
TPU_11	TGI11A	188	H'6F0	DTCEF10
	TGI11B	189	H'6F4	DTCEF9
Note: * The	DTCE bits with no	correspondi	ng interrupt are rese	erved, and the write va

H'6C4

D1CEE3

I GI9A

120_9

Note: * The DTCE bits with no corresponding interrupt are reserved, and the write va always be 0. To leave software standby mode or all-module-clock-stop mode interrupt, write 0 to the corresponding DTCE bit. Table 11.2 shows the DTC transfer modes.

Table 11.2 DTC Transfer Modes

operation.

Transfer Mode	Size of Data Transferred at One Transfer Request	Memory Address Increment or Decrement C
Normal	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, 1 or fixed
Repeat*1	1 byte/word/longword	Incremented/decremented by 1, 2, or 4, 1 or fixed
Block*2	Block size specified by CRAH (1 to 256 bytes/words/longwords)	Incremented/decremented by 1, 2, or 4, 1 or fixed
Notes: 1.	Either source or destination is spe	cified to repeat area.

- 2. Either source or destination is specified to block area.
- 3. After transfer of the specified transfer count, initial state is recovered to continu

single activation (chain transfer). Setting the CHNS bit in MRB to 1 can also be made to chain transfer performed only when the transfer counter value is 0.

Setting the CHNE bit in MRB to 1 makes it possible to perform a number of transfers wi

Figure 11.4 shows a flowchart of DTC operation, and Table 11.3 summarizes the chain to conditions (combinations for performing the second and third transfers are omitted).

Rev. 2.00 Sep. 10, 2008 Page 368 of 1132




Figure 11.4 Flowchart of DTC Operation

				0	_	0	0*2	Ends at 2nd tra
				0	_	1		Interrupt reques
1	1	1	Not 0		_	_	_	Ends at 1st trar
								Interrupt reques
Notes:	1.	CRA in no mode	rmal mode to	ransfer, C	CRAL in	repeat t	ransfer m	ode, or CRB in block

0

2. When the contents of the CRAH is written to the CRAL in repeat transfer mode

0

Not 0

Ends at 1st trar

Ends at 2nd tra

11.5.1 **Bus Cycle Division**

1

1

1

1

0

Not 0

0*2

When the transfer data size is word and the SAR and DAR values are not a multiple of 2, cycle is divided and the transfer data is read from or written to in bytes.

access data size. Figure 11.5 shows the bus cycle division example.

Table 11.4 Number of Bus Cycle Divisions and Access Size

Specified Data Size

SAR and DAR Values	Byte (B)	Word (W)	Longword (L
Address 4n	1 (B)	1 (W)	1 (LW)
Address 2n + 1	1 (B)	2 (B-B)	3 (B-W-B)
Address 4n + 2	1 (B)	1 (W)	2 (W-W)

Table 11.4 shows the relationship among, SAR, DAR, transfer data size, bus cycle division

Rev. 2.00 Sep. 10, 2008 Page 370 of 1132




Figure 11.5 Bus Cycle Division Example

cleared to 0, the stored vector number is deleted, and the updated vector table and transfer information are read at the next activation.




Figure 11.6 Transfer Information Read Skip Timing

Rev. 2.00 Sep. 10, 2008 Page 372 of 1132

REJ09B0364-0200

RENESAS

SM1	DM1	SAR	DAR
0	0	Skipped	Skipped
0	1	Skipped	Written back
1	0	Written back	Skipped
1	1	Written back	Written back

11.5.4 Normal Transfer Mode

In normal transfer mode, one operation transfers one byte, one word, or one longword of From 1 to 65,536 transfers can be specified. The transfer source and destination address specified as incremented, decremented, or fixed. When the specified number of transfer interrupt can be requested to the CPU.

Table 11.6 lists the register function in normal transfer mode. Figure 11.7 shows the me in normal transfer mode.

Table 11.6 Register Function in Normal Transfer Mode

Register	Function	Written Back Value
SAR	Source address	Incremented/decremented/fixe
DAR	Destination address	Incremented/decremented/fixe
CRA	Transfer count A	CRA – 1
CRB	Transfer count B	Not updated

Note: * Transfer information writeback is skipped.



Rev. 2.00 Sep. 10, 2008 Page

Figure 11.7 Memory Map in Normal Transfer Mode

11.5.5 **Repeat Transfer Mode**

the DTS bit in MRB, either the source or destination can be specified as a repeat area. From 256 transfers can be specified. When the specified number of transfers ends, the transfer and address register specified as the repeat area is restored to the initial state, and transfer repeated. The other address register is then incremented, decremented, or left fixed. In retransfer mode, the transfer counter (CRAL) is updated to the value specified in CRAH when the counter (CRAL) is updated to the value specified in CRAH when the counter (CRAL) is updated to the value specified in CRAH when the counter (CRAL) is updated to the value specified in CRAH when the counter (CRAL) is updated to the value specified in CRAH when the counter (CRAL) is updated to the value specified in CRAH when the counter (CRAL) is updated to the value specified in CRAH when the counter (CRAL) is updated to the value specified in CRAH when the counter (CRAL) is updated to the value specified in CRAH when the counter (CRAL) is updated to the value specified in CRAH when the counter (CRAL) is updated to the value specified in CRAH when the counter (CRAL) is updated to the count CRAL becomes H'00. Thus the transfer counter value does not reach H'00, and therefore interrupt cannot be requested when DISEL = 0.

In repeat transfer mode, one operation transfers one byte, one word, or one longword of c

Table 11.7 lists the register function in repeat transfer mode. Figure 11.8 shows the memory in repeat transfer mode.

Rev. 2.00 Sep. 10, 2008 Page 374 of 1132 REJ09B0364-0200

RENESAS

CRAH	ranster count storage	СКАН	CRAH			
CRAL	Transfer count A	CRAL – 1	CRAH			
CRB	Transfer count B	Not updated	Not updated			
Note: *	Transfer information writeback is skipped.					




Figure 11.8 Memory Map in Repeat Transfer Mode (When Transfer Source is Specified as Repeat Area)

Table 11.8 lists the register function in block transfer mode. Figure 11.9 shows the memoin block transfer mode.

Table 11.8 Register Function in Block Transfer Mode

Register	Function	Written Back Value
SAR	Source address	DTS =0: Incremented/decremented/fixed*
		DTS = 1: SAR initial value
DAR	Destination address	DTS = 0: DAR initial value
		DTS =1: Incremented/decremented/fixed*
CRAH	Block size storage	CRAH
CRAL	Block size counter	CRAH
CRB	Block transfer counter	CRB – 1

Note: * Transfer information writeback is skipped.




Figure 11.9 Memory Map in Block Transfer Mode (When Transfer Destination is Specified as Block Area)

Rev. 2.00 Sep. 10, 2008 Page 376 of 1132

REJ09B0364-0200

RENESAS

In repeat transfer mode, setting the RCHNE bit in DTCCR and the CHNE and CHNS bit

to 1 enables a chain transfer after transfer with transfer counter = 1 has been completed.




Figure 11.10 Operation of Chain Transfer

Rev. 2.00 Sep. 10, 2008 Page




Figure 11.11 DTC Operation Timing (Example of Short Address Mode in Normal Transfer Mode or Repeat Transfer




Figure 11.12 DTC Operation Timing (Example of Short Address Mode in Block Transfer Mode with Block Size of

Rev. 2.00 Sep. 10, 2008 Page 378 of 1132

REJ09B0364-0200



Figure~11.13~~DTC~Operation~Timing~(Example~of~Short~Address~Mode~in~Chain




Figure 11.14 DTC Operation Timing
(Example of Full Address Mode in Normal Transfer Mode or Repeat Transfer

Block transfer	1	0*1	4*2	3*3	0*1	3* ^{2.3}	2*4	1*5	3•P* ⁶	2•P* ⁷	1•P	3•P* ⁶	2•P* ⁷	1•
[Legend]														
P: Block size (CRAH and CRAL value)														
Note:	Note: 1. When transfer information read is skipped													

when a longword is transferred while address 4n + 2 is specified

P: Note:

Repeat

- 2. In full address mode operation
 - 3. In short address mode operation 4. When the SAR or DAR is in fixed mode
 - 5. When the SAR and DAR are in fixed mode

 - 6. When a longword is transferred while an odd address is specified in the addre
 - register 7. When a word is transferred while an odd address is specified in the address re

RENESAS

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 380 of 1132

Word data read S _∟	1	1	4	2	2	4	4 + 2m	2
Longword data read S _⊾	1	1	8	4	2	8	12 + 4m	4
Byte data write S _м	1	1	2	2	2	2	3 + m	2
Word data write S _м	1	1	4	2	2	4	4 + 2m	2
Longword data write S _м	1	1	8	4	2	8	12 + 4m	4
Internal operation S _N						1		
nd]								

[Legen

m: Number of wait cycles 0 to 7 (For details, see section 9, Bus Controller (BSC).)

of all transfers activated by one activation event (the number in which the CHNE bit is splus 1).

The number of execution cycles is calculated from the formula below. Note that Σ mean

Number of execution cycles = $\mathbf{I} \cdot \mathbf{S}_{1} + \mathbf{\Sigma} (\mathbf{J} \cdot \mathbf{S}_{J} + \mathbf{K} \cdot \mathbf{S}_{K} + \mathbf{L} \cdot \mathbf{S}_{L} + \mathbf{M} \cdot \mathbf{S}_{M}) + \mathbf{N} \cdot \mathbf{S}_{M}$

11.5.10 DTC Bus Release Timing

The DTC requests the bus mastership to the bus arbiter when an activation request occu DTC releases the bus after a vector read, transfer information read, a single data transfer transfer information writeback. The DTC does not release the bus during transfer information writeback, single data transfer, or transfer information writeback.

11.5.11 DTC Priority Level Control to the CPU

The priority of the DTC activation sources over the CPU can be controlled by the CPU level specified by bits CPUP2 to CPUP0 in CPUPCR and the DTC priority level specific DTCP2 to DTCP0. For details, see section 7, Interrupt Controller.






Figure 11.15 DTC with Interrupt Activation

REJ09B0364-0200



- 2. Set the start address of the transfer information for an RXI interrupt at the DTC vect
 - 3. Set the corresponding bit in DTCER to 1.
 - 4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable th end (RXI) interrupt. Since the generation of a receive error during the SCI reception will disable subsequent reception, the CPU should be enabled to accept receive error
 - 5. Each time reception of one byte of data ends on the SCI, the RDRF flag in SSR is se RXI interrupt is generated, and the DTC is activated. The receive data is transferred to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag automatically cleared to 0.
 - 6. When CRA becomes 0 after the 128 data transfers have ended, the RDRF flag is hel DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. Termination processing should be performed in the interrupt handling routine.

11.7.2 Chain Transfer

interrupts.

An example of DTC chain transfer is shown in which pulse output is performed using the Chain transfer can be used to perform pulse output data transfer and PPG output trigger updating. Repeat mode transfer to the PPG's NDR is performed in the first half of the character, and normal mode transfer to the TPU's TGR in the second half. This is because of the activation source and interrupt generation at the end of the specified number of transfer.

restricted to the second half of the chain transfer (transfer when CHNE = 0).

- 4. Set the start address of the NDR transfer information to the DTC vector address. 5. Set the bit corresponding to the TGIA interrupt in DTCER to 1.

 - 6. Set TGRA as an output compare register (output disabled) with TIOR, and enable the
 - interrupt with TIER. 7. Set the initial output value in PODR, and the next output value in NDR. Set bits in DI NDER for which output is to be performed to 1. Using PCR, select the TPU compare

CPU. Termination processing should be performed in the interrupt handling routine.

- 8. Set the CST bit in TSTR to 1, and start the TCNT count operation.
- 9. Each time a TGRA compare match occurs, the next output value is transferred to ND
- set value of the next output trigger period is transferred to TGRA. The activation sour
- flag is cleared. 10. When the specified number of transfers are completed (the TPU transfer CRA value i TGFA flag is held at 1, the DTCE bit is cleared to 0, and a TGIA interrupt request is

be used as the output trigger.

11.7.3 Chain Transfer when Counter = 0

By executing a second data transfer and performing re-setting of the first data transfer on

Rev. 2.00 Sep. 10, 2008 Page 384 of 1132

An example is shown in which a 128-kbyte input buffer is configured. The input buffer is to have been set to start at lower address H'0000. Figure 11.16 shows the chain transfer w counter value is 0.

the counter value is 0, it is possible to perform 256 or more repeat transfers.

of the transfer source address for the first data transfer to H'21. The lower 16 bits of transfer destination address of the first data transfer and the transfer counter are H'00.

- 5. Next, execute the first data transfer the 65536 times specified for the first data transfer means of interrupts. When the transfer counter for the first data transfer reaches 0, the data transfer is started. Set the upper eight bits of the transfer source address for the transfer to H'20. The lower 16 bits of the transfer destination address of the first data and the transfer counter are H'0000.
- 6. Steps 4 and 5 are repeated endlessly. As repeat mode is specified for the second data no interrupt request is sent to the CPU.




Figure 11.16 Chain Transfer when Counter = 0

Operation of the DTC can be disabled or enabled using the module stop control register. initial setting is for operation of the DTC to be enabled. Register access is disabled by set module stop state. The module stop state cannot be set while the DTC is activated. For derefer to section 25, Power-Down Modes.

11.9.2 On-Chip RAM

Transfer information can be located in on-chip RAM. In this case, the RAME bit in SYSO not be cleared to 0.

11.9.3 **DMAC Transfer End Interrupt**

When the DTC is activated by a DMAC transfer end interrupt, the DTE bit of DMDR is a controlled by the DTC but its value is modified with the write data regardless of the trans counter value and DISEL bit setting. Accordingly, even if the DTC transfer counter value becomes 0, no interrupt request may be sent to the CPU in some cases.

When the DTC is activated by a DMAC transfer end interrupt, even if DISEL = 0, an aut clearing of the relevant activation source flag is not automatically cleared by the DTC. The write 1 to the DTE bit by the DTC transfer and clear the activation source flag to 0.

11.9.4 **DTCE Bit Setting**

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. If all in are disabled, multiple activation sources can be set at one time (only at the initial setting) writing data after executing a dummy read on the relevant register.

Rev. 2.00 Sep. 10, 2008 Page 386 of 1132



The transfer information start address to be specified in the vector table should be addre

address other than address 4n is specified, the lower 2 bits of the address are regarded as The source and destination addresses specified in SAR and DAR, respectively, will be to in the divided bus cycles depending on the address and data size.

11.9.7 Transfer Information Modification

When IBCCS = 1 and the DMAC is used, clear the IBCCS bit to 0 and then set to 1 aga modifying the DTC transfer information in the CPU exception handling routine initiated transfer end interrupt.

11.9.8 Endian Format

The DTC supports big and little endian formats. The endian formats used when transfer information is written to and when transfer information is read from by the DTC must b same.




Figure 11.17 Example of Procedures for Overwriting the DTCER

REJ09B0364-0200



Ports 2 and F include an open-drain control register (ODR) that controls on/off of the orbuffer PMOSs.

All of the I/O ports can drive a single TTL load with a capacitive component of up to 30 drive Darlington transistors when functioning as output ports.

Pins on ports 2, 3, J, and K have Schmitt-trigger inputs. Schmitt-trigger input is enabled other ports when they are used as IRQ, TPU, TMR, or IIC2 inputs.

Table 12.1 Port Functions

				Function		_	Input
Port	Description	Bit	I/O	Input	Output	Schmitt- Trigger Input* ¹	Pull-up MOS Function
Port 1 General I/O port function multiplexed with interrupt input, SCI I/O, DMAC I/O, A/D converter input, TPU input, and IIC2 I/O	7	P17/SCL0	IRQ7-A/ TCLKD-B/ ADTRG1-A	_	ĪRQ7-A, TCLKD-B, SCL0		
	6	P16/SDA0/ SCK3	ĪRQ6-A/ TCLKC-B	DACK1-A	ĪRQ6-A, TCLKC-B, SDA0		
	5	P15/SCL1	IRQ5-A/ TCLKB-B/ RxD3	TEND1-A	ĪRQ5-A, TCLKB-B, SCL1		
		4	P14/SDA1	DREQ1-A/ IRQ4-A/ TCLKA-B	TxD3	ĪRQ4-A, TCLKA-B, SDA1	
		3	P13	ADTRG0-A/ IRQ3-A	_	IRQ3-A	

Port 2	General I/O port function	7	P27/ TIOCB5	TIOCA5/ IRQ15-A	PO7	All input — functions	
	multiplexed with interrupt input, PPG output, TPU	6	P26/ TIOCA5	IRQ14-A	PO6/TMO1/ TxD1	All input functions	
	I/O, TMR I/O, and SCI I/O	5	P25/ TIOCA4	TMCI1/ RxD1/ IRQ13-A	PO5	P25, TIOCA4, TMCI1, IRQ13-A	
		4	P24/ TIOCB4/ SCK1	TIOCA4/ TMRI1/ IRQ12-A	PO4	P24, TIOCB4, TIOCA4, TMRI1, IRQ12-A	
		3	P23/ TIOCD3	IRQ11-A/ TIOCC3	PO3	All input functions	
		2	P22/ TIOCC3	ĪRQ10-A	PO2/TMO0/ TxD0	All input functions	
		1	P21/ TIOCA3	TMCI0/ RxD0/ IRQ9-A	PO1	P21, TIOCA3, TMCI0, IRQ9-A	
		0	P20/ TIOCB3/ SCK0	TIOCA3/ TMRIO/ IRQ8-A	PO0	P20, TIOCB3, TIOCA3, TMRI0,	



ĪRQ8-A

		3	P33/ TIOCD0	TIOCCO/ TCLKB-A/ DREQ1-B	PO11	All input functions	
		2	P32/ TIOCC0	TCLKA-A	PO10/ DACK0-B	All input functions	
		1	P31/ TIOCB0	TIOCA0	PO9/ TEND0-B	All input functions	
	0	P30/ TIOCA0	DREQ0-B	PO8	All input functions		
Port 5 General input port function	7	_	P57/AN7/ IRQ7-B	DA1	ĪRQ7-B	_	
	multiplexed with interrupt input, A/D converter	6	_	P56/AN6/ IRQ6-B	DA0	ĪRQ6-B	
	input, and D/A converter output	5	_	P55/AN5/ IRQ5-B	_	ĪRQ5-B	
		4	_	P54/AN4/ IRQ4-B	_	ĪRQ4-B	
		3	_	P53/AN3/ IRQ3-B	_	ĪRQ3-B	-
		2	_	P52/AN2/ IRQ2-B	_	ĪRQ2-B	-
		1	_	P51/AN1/ IRQ1-B	_	ĪRQ1-B	

TEND1-B

functions

TIOCA1

P50/AN0/ IRQ0-B

0 —

ĪRQ0-B

				TMS			
		2	P62/SCK4	IRQ10-B/ TRST	TMO2/ DACK2	IRQ10-B, TRST	_
		1	P61	TMCI2/ RxD4/ IRQ9-B	TEND2	TMCI2, IRQ9-B	
		0	P60	TMRI2/ DREQ2/ IRQ8-B	TxD4	TMRI2, IRQ8-B	
functior multiple		7	_	PA7	Вф	_	_
	function multiplexed with system clock	6	PA6	_	AS/AH/ BS-B	_	
	output and bus	5	PA5	_	RD	_	
	control I/O	4	PA4	_	LHWR/LUB	_	
		3	PA3	_	LLWR/LLB	_	
	2	PA2	BREQ/ WAIT	_	_		
	1	PA1	_	BACK/ (RD/WR)			
	0	PA0	_	BREQO/ BS-A			



					CS7-B			
		0	PB0	_	CS0/ CS4-A/ CS5-B	_		
Port	General I/O port	7	PD7	_	A7	_	0	
D*3	function multiplexed with	6	PD6	_	A6			
	address output	5	PD5	_	A 5			
		4	PD4	_	A4			
		3	PD3	_	A3			
	2	PD2	_	A2				
	1	PD1	_	A1				
		0	PD0	_	A0			
Port	General I/O port	7	PE7	_	A15		0	
E*3	function multiplexed with	6	PE6	_	A14			
	address output	5	PE5	_	A13			
		4	PE4	_	A12			
		3	PE3	_	A11			
	2	PE2	_	A10				
		1	PE1	_	A9			
		0	PE0	_	A8			

				IrTXD/ CS5-D			
	4	PF4	_	A20	_		
	3	PF3	_	A19	_		
	2	PF2	_	A18	_		
	1	PF1	_	A17	_		
	0	PF0	_	A16	_		
Port H General I/O port function multiplexed with bi-directional data bus	7	PH7/D7*2	_	_	_	0	
	6	PH6/D6*2	_	_	- - -		
	5	PH5/D5*2	_	_			
	4	PH4/D4*2	_	_			
	3	PH3/D3*2	_	_			
	2	PH2/D2*2	_	_	_		
	1	PH1/D1*2	_	_	_		
	0	PH0/D0*2	_	_	_		
General I/O port	7	PI7/D15*2	_	_	_	0	
	6	PI6/D14*2	_	_	_		
bi-directional data	5	PI5/D13*2	_	_	_		
bus	4	PI4/D12*2	_	_	_		
	3	PI3/D11*2	_	_	-		
	2	PI2/D10*2			_		
	1	PI1/D9* ²	_	_	_		
	function multiplexed with bi-directional data bus General I/O port function multiplexed with bi-directional data	3 2 1 0 0	3	3	4	A	PF4

0



PI0/D8*² —

3	PJ3/ TIOCD6	TIOCC6/ TCLKF	PO19	All input functions	_
2	PJ2/ TIOCC6	TCLKE	PO18	All input functions	_
1	PJ1/ TIOCB6	TIOCA6	PO17	All input functions	_
0	PJ0/ TIOCA6	_	PO16	All input functions	_
7	PK7/ TIOCB11	TIOCA11	PO31	All input functions	0
6	PK6/ TIOCA11	_	PO30	All input functions	_
5	PK5/ TIOCB10	TIOCA10	PO29	All input functions	_
4	PK4/ TIOCA10	_	PO28	All input functions	_
3	PK3/ TIOCD9	TIOCC9	PO27	All input functions	
2	PK2/ TIOCC9	_	PO26	All input functions	
1	PK1/ TIOCB9	TIOCA9	PO25	All input functions	_
	2 1 0 7 6 5 4 3	TIOCD6 2	TIOCD6 TCLKF 2 PJ2/ TCLKE TIOCC6 1 PJ1/ TIOCA6 TIOCB6 0 PJ0/ TIOCA6 7 PK7/ TIOCA11 TIOCB11 6 PK6/ TIOCA11 5 PK5/ TIOCA10 TIOCB10 4 PK4/ — TIOCA10 3 PK3/ TIOCC9 TIOCD9 2 PK2/ TIOCC9 1 PK1/ TIOCA9	TIOCD6 TCLKF 2 PJ2/ TCLKE PO18 TIOCC6 1 PJ1/ TIOCA6 PO17 TIOCB6 0 PJ0/ — PO16 TIOCA6 7 PK7/ TIOCA11 PO31 TIOCB11 6 PK6/ — PO30 TIOCA11 5 PK5/ TIOCA10 PO29 TIOCB10 4 PK4/ — PO28 TIOCA10 3 PK3/ TIOCC9 PO27 TIOCD9 2 PK2/ — PO26 TIOCC9 1 PK1/ TIOCA9 PO25	TIOCD6 TCLKF functions 2 PJ2/ TIOCC6 TCLKE PO18 All input functions 1 PJ1/ TIOCB6 TIOCA6 PO17 All input functions 0 PJ0/ TIOCA6 — PO16 All input functions 7 PK7/ TIOCA11 TIOCA11 PO31 All input functions 6 PK6/ TIOCA11 — PO30 All input functions 5 PK5/ TIOCB10 TIOCA10 PO29 All input functions 4 PK4/ TIOCA10 — PO28 All input functions 3 PK3/ TIOCD9 TIOCC9 PO27 All input functions 2 PK2/ TIOCC9 — PO26 All input functions 1 PK1/ TIOCA9 PO25 All input

TIOCA7

1. Pins without Schmitt-trigger input buffer have CMOS input buffer.

2. Addresses are also output when accessing to the address/data multiplexed I/O space.

PK0/

TIOCA9

- 3. Ports D and E are disabled when PCJKE = 1.
- 4. Ports J and K are disabled when PCJKE = 0.

0

Notes:



Rev. 2.00 Sep. 10, 2008 Page REJ09

All input

functions

PO24

functions

Port I	8	0	0	0	0					
Port J*	² 8	0	0	0	0					
Port K	*2 8	0	0	0	0					
[Legen	d]									
O:	Register exis	Register exists								
—:	No register exists									
Note:	te: 1. Do not access port D or E registers when PCJKE = 1.									
	2. Do not a	ccess port J or	K registers	when PCJKI	$\Xi = 0.$					

Rev. 2.00 Sep. 10, 2008 Page 396 of 1132

RENESAS

O

U

О

C

Port 3

Port 5

Port 6

Port A Port B

Port D*1

Port E*1

Port F

Port H

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7DDR	Pn6DDR	Pn5DDR	Pn4DDR	Pn3DDR	Pn2DDR	Pn1DDR	
Initial Value	0	0	0	0	0	0	0	
R/W	W	W	W	W	W	W	W	

Notes: The lower 6 bits of port 6 registers are effective while the upper two bits are reserved.

The lower four bits of port B registers are effective while the upper four bits are reserved.

Do not access port J or port K registers when PCJKE = 0.

Do not access port D or port E registers when PCJKE = 1.

Table 12.3 Startup Mode and Initial Value

	Star	Startup Mode					
Port	External Extended Mode	Single-Chip Mode					
Port A	H'80	H'00					
Other ports	H'00	H'00					

Notes: The lower six bits of port 6 registers are effective while the upper two bits are reserved.

The lower four bits for port B registers are effective while the upper four bits are reserved.

Do not access port J or port K registers when PCJKE = 0.

Do not access port D or port E registers when PCJKE = 1.

12.1.3 Port Register (PORTn) (n = 1, 2, 3, 5, 6, A, B, D, E, F, and H to K)

PORT is an 8-bit read-only register that reflects the port pin state. A write to PORT is inv When PORT is read, the DR bits that correspond to the respective DDR bits set to 1 are r the status of each pin whose corresponding DDR bit is cleared to 0 is also read regardless ICR value.

The initial value of PORT is undefined and is determined based on the port pin state.

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7	Pn6	Pn5	Pn4	Pn3	Pn2	Pn1	
Initial Value	Undefined	Ur						
R/W	R	R	R	R	R	R	R	

Notes: The lower six bits of port 6 registers are effective while the upper two bits are reserved.

The lower four bits for port B registers are effective while the upper four bits are reserved.

Do not access port J or port K registers when PCJKE = 0.

Do not access port D or port E registers when PCJKE = 1.

REJ09B0364-0200



When PORT is read, the pin state is always read regardless of the ICR value. When the is cleared to 0 at this time, the read pin state is not reflected in a corresponding on-chip module.

If ICR is modified, an internal edge may occur depending on the pin state. Accordingly, should be modified when the corresponding input pins are not used. For example, an \overline{IR} modify ICR while the corresponding interrupt is disabled, clear the IRQF flag in ISR of interrupt controller to 0, and then enable the corresponding interrupt. If an edge occurs a ICR setting, the edge should be cancelled.

The initial value of ICR is H'00.

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7ICR	Pn6ICR	Pn5ICR	Pn4ICR	Pn3ICR	Pn2ICR	Pn1ICR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Notes: The lower six bits of port 6 registers are effective while the upper two bits are reserved.

The lower four bits for port B registers are effective while the upper four bits are reserved.

Do not access port J or port K registers when PCJKE = 0. Do not access port D or port E registers when PCJKE = 1.

Reset

Hardware

Software

Standby Mode Standby Mode

Ot

Op

Table 12.4 Input Pull-Up MOS State

Pin State

Port

Port D	Address output	OFF	OFF	OFF	OF
	Port output	OFF	OFF	OFF	OF
	Port input	OFF	OFF	ON/OFF	10
Port E	Address output	OFF	OFF	OFF	OF
	Port output	OFF	OFF	OFF	OF
	Port input	OFF	OFF	ON/OFF	10
Port F	Address output	OFF	OFF	OFF	OF
	Peripheral module output	OFF	OFF	OFF	OF
	Port output	OFF	OFF	OFF	OF
	Port input	OFF	OFF	ON/OFF	10
Port H	Data input/output	OFF	OFF	OFF	OF
	Port output	OFF	OFF	OFF	OF
	Port input	OFF	OFF	ON/OFF	10
Port I	Data input/output	OFF	OFF	OFF	OF
	Port output	OFF	OFF	OFF	OF
	Port input	OFF	OFF	ON/OFF	10
Port J	Peripheral module output	OFF	OFF	OFF	OF
	Port output	OFF	OFF	OFF	OF
	Port input	OFF	OFF	ON/OFF	10

Rev. 2.00 Sep. 10, 2008 Page 400 of 1132 REJ09B0364-0200



12.1.6 Open-Drain Control Register (PnODR) (n = 2 and F)

ODR is an 8-bit readable/writable register that selects the open-drain output function.

If a bit in ODR is set to 1, the pin corresponding to that bit in ODR functions as an NMO drain output. If a bit in ODR is cleared to 0, the pin corresponding to that bit in ODR fur a CMOS output.

The initial value of ODR is H'00.

Bit	7	6	5	4	3	2	1	
Bit Name	Pn7ODR	Pn6ODR	Pn5ODR	Pn4ODR	Pn3ODR	Pn2ODR	Pn1ODR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

12.2 Output Buffer Control

This section describes the output priority of each pin.

indicates whether the output of the corresponding function is valid (1) or if another setti specified (0). Table 12.5 lists each port output signal's valid setting. For details on the corresponding output signals, see the register description of each peripheral module. If to feach peripheral module pin is followed by A or B, the pin function can be modified by function control register (PFCR). For details, see section 12.3, Port Function Controller.

The name of each peripheral module pin is followed by "_OE". This (for example: TIO

For a pin whose initial value changes according to the activation mode, "Initial value E" the initial value when the LSI is started up in external extended mode and "Initial value indicates the initial value when the LSI is started in single-chip mode.



Rev. 2.00 Sep. 10, 2008 Page

I/O port	P17 output	0	1
	P17 input (initial setting)	0	0

P16/DACK1-A/IRQ6-A/TCLKC-B/SDA0/SCK3

The pin function is switched as shown below according to the combination of the DMAC and IIC2 register setting and P16DDR bit setting.

		Setting				
		DMAC	SCI	IIC2	I/O Po	
Module Name	Pin Function	DACK1A_OE	SCK3_OE	SDA0_OE	P16DI	
DMAC	DACK1-A output	1			_	
SCI	SCK3 output	0	1		_	
IIC2	SDA0 input/output	0	0	1	_	
I/O port	P16 output	0	0	0	1	
	P16 input (initial setting)	0	0	0	0	

Rev. 2.00 Sep. 10, 2008 Page 402 of 1132



P15 input (initial setting)	0	0	0

(4) P14/TxD3/DREQ1-A/IRQ4-A/TCLKA-B/SDA1

The pin function is switched as shown below according to the combination of the SCI at register setting and P14DDR bit setting.

		Setting		
		SCI	IIC2	I/O Port
Module Name	Pin Function	TxD3_OE	SDA1_OE	P14DDF
SCI	TxD3 output	1	_	_
IIC2	SDA1 input/output	0	1	_
I/O port	P14 output	0	0	1
	P14 input (initial setting)	0	0	0

REJ09

(6) P12/SCK2/DACK0-A/IRQ2-A

The pin function is switched as shown below according to the combination of the DMAC register settings and P12DDR bit setting.

		Setting		
		DMAC	SCI	I/O Port
Module Name	Pin Function	DACK0A_OE	SCK2_OE	P12DDR
DMAC	DACK0-A output	1	_	_
SCI	SCK2 output	0	1	_
I/O port	P12 output	0	0	1
	P12 input (initial setting)	0	0	0

Rev. 2.00 Sep. 10, 2008 Page 404 of 1132

REJ09B0364-0200



(initial setting)

$P10/TxD2/\overline{DREQ0}-A/\overline{IRQ0}-A$

The pin function is switched as shown below according to the combination of the SCI resetting and P10DDR bit setting.

		Setting		
		SCI	I/O Port	
Module Name	Pin Function	TxD2_OE	P10DDR	
SCI	TxD2 output	1		
I/O port	P10 output	0	1	
	P10 input (initial setting)	0	0	

TPU	HOCB5 output	1	-	_
PPG	PO7 output	0	1	_
I/O port	P27 output	0	0	1
	P27 input (initial setting)	0	0	0

$(2) \quad P26/PO6/TIOCA5/TMO1/TxD1/\overline{IRQ14}-A$

The pin function is switched as shown below according to the combination of the TPU, T SCI, and PPG register settings and P26DDR bit setting.

		Setting					
		TPU	TMR	SCI	PPG	I	
Module Name	Pin Function	TIOCA5_OE	TMO1_OE	TxD1_OE	PO6_OE	F	
TPU	TIOCA5 output	1	_	_	_	_	
TMR	TMO1 output	0	1	_	_	_	
SCI	TxD1 output	0	0	1	_	_	
PPG	PO6 output	0	0	0	1	_	
I/O port	P26 output	0	0	0	0	1	
	P26 input (initial setting)	0	0	0	0	(

Rev. 2.00 Sep. 10, 2008 Page 406 of 1132

I/O port	P25 output	U	U	I
	P25 input (initial setting)	0	0	0

$(4) \quad P24/PO4/TIOCA4/TIOCB4/TMRI1/SCK1/\overline{IRQ12}\text{-}A$

The pin function is switched as shown below according to the combination of the TPU, PPG register settings and P24DDR bit setting.

		Setting			
		TPU	SCI	PPG	I/O
Module Name	Pin Function	TIOCB4_OE	SCK1_OE	PO4_OE	P24
TPU	TIOCB4 output	1	_		_
SCI	SCK1 output	0	1	_	_
PPG	PO4 output	0	0	1	_
I/O port	P24 output	0	0	0	1
	P24 input (initial setting)	0	0	0	0

I/O port	P23 output	Ü	U	l
	P23 input (initial setting)	0	0	0

(6) P22 /PO2/TIOCC3/TMO0/TxD0/<u>IRQ10</u>-A

The pin function is switched as shown below according to the combination of the TPU, T SCI, and PPG register settings and P22DDR bit setting.

				Setting		
		TPU	TMR	SCI	PPG	I,
Module Name	Pin Function	TIOCC3_OE	TMO0_OE	TxD0_OE	PO2_OE	F
TPU	TIOCC3 output	1	_	_	_	-
TMR	TMO0 output	0	1	_	_	-
SCI	TxD0 output	0	0	1	_	-
PPG	PO2 output	0	0	0	1	-
I/O port	P22 output	0	0	0	0	1
	P22 input (initial setting)	0	0	0	0	(

Rev. 2.00 Sep. 10, 2008 Page 408 of 1132

I/O port	P21 output	Ü	0	l
	P21 input (initial setting)	0	0	0

(8) P20/PO0/TIOCA3/TIOCB3/TMRI0/SCK0/IRQ8-A

The pin function is switched as shown below according to the combination of the TPU, PPG register settings and P20DDR bit setting.

		Setting			
		TPU	SCI	PPG	I/O
Module Name	Pin Function	TIOCB3_OE	SCK0_OE	PO0_OE	P2
TPU	TIOCB3 output	1	_	_	_
SCI	SCK0 output	0	1	_	_
PPG	PO0 output	0	0	1	_
I/O port	P20 output	0	0	0	1
	P20 input (initial setting)	0	0	0	0

11-0	1100bz output	1	_	_
PPG	PO15 output	0	1	_
I/O port	P37 output	0	0	1
	P37 input (initial setting)	0	0	0

(2) **P36/PO14/TIOCA2**

The pin function is switched as shown below according to the combination of the TPU arregister settings and P36DDR bit setting.

		Setting		
		TPU	PPG	I/O Port
Module Name	Pin Function	TIOCA2_OE	PO14_OE	P36DDR
TPU	TIOCA2 output	1	_	_
PPG	PO14 output	0	1	_
I/O port	P36 output	0	0	1
	P36 input (initial setting)	0	0	0

Rev. 2.00 Sep. 10, 2008 Page 410 of 1132

I/O port	P35 output	0	0	0	-
	P35 input (initial setting)	0	0	0	(
(4) P34/PC	012/TIOCA1/TEND1-	В			

U

PO 13 output

PPG

The pin function is switched as shown below according to the combination of the DMA and PPG register settings and P34DDR bit setting.

		Setting			
		DMAC	TPU	PPG	I/O
Module Name	Pin Function	TEND1B_OE	TIOCA1_OE	PO12_OE	P34
DMAC	TEND1-B output	1	_	_	_
TPU	TIOCA1 output	0	1	_	_
PPG	PO12 output	0	0	1	_
I/O port	P34 output	0	0	0	1
	P34 input (initial setting)	0	0	0	0

I/O port	P33 output	U	U	
	P33 input (initial setting)	0	0	0

(6) P32/PO10/TIOCC0/TCLKA-A/\overline{DACK0}-B

The pin function is switched as shown below according to the combination of the DMAC and PPG register settings and P32DDR bit setting.

		Setting			
		DMAC	TPU	PPG	I/O F
Module Name	Pin Function	DACK0B_OE	TIOCC0_OE	PO10_OE	P32I
DMAC	DACK0-B output	1	_	_	_
TPU	TIOCC0 output	0	1	_	_
PPG	PO10 output	0	0	1	_
I/O port	P32 output	0	0	0	1
	P32 input (initial setting)	0	0	0	0



PPG	PO9 output	0	U	ı	
I/O port	P31 output	0	0	0	1
	P31 input (initial setting)	0	0	0	0

(8) P30/PO8/TIOCA0/DREQ0-B

The pin function is switched as shown below according to the combination of the TPU a register settings and P33DDR bit setting.

			Setting	
		TPU	PPG	I/O Port
Module Name	Pin Function	TIOCA0_OE	PO8_OE	P30DDI
TPU	TIOCA0 output	1	_	_
PPG	PO8 output	0	1	
I/O port	P30 output	0	0	1
	P30 input (initial setting)	0	0	0

D/A Conventer

12.2.5 Port 6

P65/TMO3/DACK3/TCK/SCK6/IRQ13-B

The pin function is switched as shown below according to the combination of operating r DMAC, TMR, and SCI register settings and P65DDR bit setting.

				Setting		
		MCU	SCI	DMAC	TMR	I/C
Module Name	Pin Function	Operating Mode	SCK6_OE	DACK3_OE	TMO3_OE	P6
SCI	SCK6 output	Modes other	1	_	_	_
DMAC	DACK3 output	than the boundary scan	0	1	_	_
TMR	TMO3 output	enabled	0	0	1	_
I/O port	P65 output	mode*	0	0	0	1
	P65 input (initial setting)	_	0	0	0	0

These pins are boundary scan dedicated input pins during boundary scan ena Note: mode.

(initial setting)

Note: * These pins are boundary scan dedicated input pins during boundary scan en mode.

$(3) P63/TMRI3/\overline{DREQ3}/\overline{IRQ11}-B/TxD6/TMS$

The pin function is switched as shown below according to the combination of operating SCI register setting and P63DDR bit setting.

		Setting		
		MCU Operating	SCI	I/O Port
Module Name	Pin Function	Mode	TxD6_OE	P63DDR
SCI	TxD6 output	Modes other than	1	_
I/O port	P63 output	the boundary scan enabled	0	1
	P63 input (initial setting)	mode*	0	0

Note: * These pins are boundary scan dedicated input pins during boundary scan en mode.



REJ09

I/O port	P62 output	mode.	0	0	0	
	P62 input (initial setting)		0	0	0	(
Note: *	These pins are b mode.	oundary scan (dedicated input	t pins during bo	undary scan e	∍na

scan enabled 0

0

1

(5) $P61/TMCI2/RxD4/\overline{TEND2}/\overline{IRQ9}-B$

SCK4 output

SCI

The pin function is switched as shown below according to the combination of the DMAC setting and P61DDR bit setting.

			Setting
		DMAC	I/O Port
Module Name	Pin Function	TEND2_OE	P61DDR
DMAC	TEND2 output	1	_
I/O port	P61 output	0	1
	P61 input (initial setting)	0	0



P60 input	U	
(initial setting)		

12.2.6 Port A

(1) PA7/B\$

The pin function is switched as shown below according to the PA7DDR bit setting.

		Setting
		I/O Port
Module Name	Pin Function	PA7DDR
I/O port	B∳ output (initial setting E)	1
	PA7 input (initial setting S)	0

[Legend]

Initial setting E: Initial setting in external extended mode Initial setting S: Initial setting in single-chip mode

REJ09

	AS output* (initial setting E	0 <u>=</u>)	0	1	_
I/O port	PA6 output	0	0	0	1
	PA6 input (initial setting S	0 S)	0	0	0
[Legend]					

[Legena]

Initial setting E: Initial setting in external extended mode Initial setting S: Initial setting in single-chip mode

Note: * Valid in external extended mode (EXPE = 1)

(3) PA5/ \overline{RD}

The pin function is switched as shown below according to the combination of operating r EXPE bit, and the PA5DDR bit settings.

		Setting		
		MCU Operating Mode	I/O Port	
Module Name	Pin Function	EXPE	PA5DDR	
Bus controller	RD output* (Initial setting E)	1	_	
I/O port	PA5 output	0	1	
	PA5 input (initial setting S)	0	0	
[Legend]				

Initial setting E: Initial setting in external extended mode

Initial setting S: Initial setting in single-chip mode

Note: * Valid in external extended mode (EXPE = 1)

Rev. 2.00 Sep. 10, 2008 Page 418 of 1132

REJ09B0364-0200

RENESAS

	(initial setting E)			
I/O port	PA4 output	0	0	1
	PA4 input (initial setting S)	0	0	0
[Legend]				

Initial setting E: Initial setting in external extended mode

Initial setting S: Initial setting in single-chip mode

LHWR output.

Notes: 1. Valid in external extended mode (EXPE = 1)

2. When the byte control SRAM space is accessed while the byte control SRAM specified or while LHWR_OE = 1, this pin functions as the LUB output; other

RENESAS

I/O port	PA3 output	0	0	1
	PA3 input (initial setting S)	0	0	0
[Legend]				

Initial setting E: Initial setting in external extended mode

Initial setting S: Initial setting in single-chip mode

Notes: 1. Valid in external extended mode (EXPE = 1)

2. If the byte control SRAM space is accessed, this pin functions as the $\overline{\text{LLB}}$ outpotherwise, the $\overline{\text{LLWR}}$.

(6) PA2/BREQ/WAIT

The pin function is switched as shown below according to the combination of the bus corregister setting and the PA2DDR bit setting.

		Setting			
		Bus	Controller	I/O Port	
Module Name	Pin Function	BCR_BRLE	BCR_WAITE	PA2DDR	
Bus controller	BREQ input	1	_	_	
	WAIT input	0	1	_	
I/O port	PA2 output	0	0	1	
	PA2 input (initial setting)	0	0	0	

REJ09B0364-0200



Bus controller	BACK output *	1	_	_	
	RD/WR output *	0	1	_	_
		0	0	1	_
I/O port	PA1 output	0	0	0	1
	PA1 input (initial setting)	0	0	0	0
Note: * Valid in external extended mode (EXPE = 1)					

(8) PA0/BREQO/BS-A

The pin function is switched as shown below according to the combination of operating EXPE bit, bus controller register, port function control register (PFCR), and the PAODE settings.

		Setting			
		I/O Port	Bus Controller	I/O Port	
Module Name	Pin Function	BS-A_OE	BREQO_OE	PA0DDI	
Bus controller	BS-A output*	1	_	_	
	BREQO output*	0	1	_	
I/O port	PA0 output	0	0	1	
	PA0 input (initial setting)	0	0	0	

Note: * Valid in external extended mode (EXPE = 1)



Rev. 2.00 Sep. 10, 2008 Page REJ09

Bus controller	CS3 output*	1	_	_
	CS7-A output*	_	1	_
I/O port	PB3 output	0	0	1
	PB3 input (initial setting)	0	0	0
Note: * Valid in external extended mode (EXPE = 1)				

`

(2) $PB2/\overline{CS2}-A/\overline{CS6}-A$

The pin function is switched as shown below according to the combination of operating r EXPE bit, bus controller register, port function control register (PFCR), and the PB2DDF

settings.					
			Setting		
		Bus	Controller	I/O Port	
Module Name	Pin Function	CS2A_OE	CS6A_OE	PB2DDR	
Bus controller	CS2-A output*	1		_	
	CS6-A output*	_	1	_	
I/O port	PB2 output	0	0	1	
	PB2 input (initial setting)	0	0	0	

Note: * Valid in external extended mode (EXPE = 1)



	CS6-B output*	_	_	_	1	_
	CS7-B output*	_	_	_	_	1
I/O port	PB1 output	0	0	0	0	0
	PB1 input (initial setting)	0	0	0	0	0
Note: * Valid in external extended mode (EXPE = 1)						

CS5-A output*

(4) $PB0/\overline{CS0}/\overline{CS4}-A/\overline{CS5}-B$


The pin function is switched as shown below according to the combination of operating

			Set	tting	
			I/O	Port	
Module Name	Pin Function	CS0_OE	CS4A_OE	CS5B_OE	Р
Bus controller	CSO output (initial setting E)	1	_	_	
	CS4 output	_	1	_	
	CS5-B output	_	_	1	
I/O port	PB0 output	0	0	0	1
	PB0 input (initial setting S)	0	0	0	0

[Legend] Initial setting E:

Initial setting S: Initial setting in other modes

Rev. 2.00 Sep. 10, 2008 Page RENESAS



Initial setting in on-chip ROM disabled external extended mode

REJ09

EXPE bit, and the PDnDDR bit settings.

		Setting		
			I/O Port	
Module Name	Pin Function	MCU Operating Mode	PDnDDF	
Bus controller	Address output	On-chip ROM disabled extended mode	_	
		On-chip ROM enabled extended mode	1	
I/O port	PDn output	Single-chip mode*	1	
	PDn input (initial setting)	Modes other than on-chip ROM disabled extended mode	0	

[Legend]

n: 0 to 7

Note: * A

Address output is enabled by setting PDnDDR = 1 in external extended mode (EXPE = 1)



		Setting		
			I/O Por	
Module Name	Pin Function	MCU Operating Mode	PEnDD	
Bus controller	Address output	On-chip ROM disabled extended mode	_	
		On-chip ROM enabled extended mode	1	
I/O port	PEn output	Single-chip mode*	1	
	PEn input (initial setting)	Modes other than on-chip ROM disabled extended mode	0	

[Legend]

n: 0 to 7

Note: * Address output is enabled by setting PDnDDR = 1 in external extended mode (EXPE = 1)

REJ09

Bus controller	A23 output*	0	1	_	_	_	_
	CS4-C output*	0	0	1	_	_	_
	CS5-C output*	0	0	_	1	_	_
	CS6-C output*	0	0	_	_	1	_
	CS7-C output*	0	0	_	_	_	1
I/O port	PF7 output	0	0	0	0	0	0
	PF7 input (Initial setting)	0	0	0	0	0	0

Note: * Valid in external extended mode (EXPE = 1)

$(2) \quad PF6/A22/\overline{CS6}-D/RxD5/IrRXD$

The pin function is switched as shown below according to the combination of the port function register (PFCR), SCI register, and the PF6DDR bit settings.

	Setting			
		I/O Port		
Pin Function	A22_OE	CS6D_OE	PF6DDR	
A22 output*	1	_	_	
CS6-D output*	0	1	_	
PF6 output	0	0	1	
PF6 input (initial setting)	0	0	0	
	A22 output* CS6-D output* PF6 output PF6 input	A22 output* 1 CS6-D output* 0 PF6 output 0 PF6 input 0	I/O Port Pin Function A22_OE CS6D_OE A22 output* 1 — CS6-D output* 0 1 PF6 output 0 0 PF6 input 0 0	

Note: * Valid in external extended mode (EXPE = 1)

Rev. 2.00 Sep. 10, 2008 Page 426 of 1132

RENESAS

I/O port		CS5-D output*	0	0	0	1
		PF5 output	0	0	0	0
		PF5 input (initial setting)	0	0	0	0
Note: *	Valid in	external extend	led mode (E	XPE = 1)		

(4) **PF4/A20**

The pin function is switched as shown below according to the combination of operating EXPE bit, port function control register (PFCR), and the PF4DDR bit settings.

				Setting
MCU			I/O Port	I/O Port
Operating Mode	Module Name	Pin Function	A20_OE	PF4DDR
On-chip ROM disabled extended mode	Bus controller	A20 output	_	_
Modes other than on-chip ROM disabled extended mode	Bus controller	A20 output*	1	_
	I/O port	PF4 output	0	1
	·	PF4 input (initial setting)	0	0

Note: * Valid in external extended mode (EXPE = 1)

Modes other than on-chip ROM disabled extended	Bus controller	A19 output*	1	_
	I/O port	PF3 output	0	1
mode		PF3 input (initial setting)	0	0
Note: * Valid in external extended mode (EXPE = 1)				

PF2/A18

The pin function is switched as shown below according to the combination of operating r EXPE bit, port function control register (PFCR), and the PF2DDR bit settings.

		Setting		
		I/O Port	I/O Port	
Module Name	Pin Function	A18_OE	PF2DDR	
Bus controller	A18 output	_	_	
Bus controller	A18 output*	1	_	
I/O port	PF2 output	0	1	
	PF2 input (initial setting)	0	0	
	Bus controller	Bus controller A18 output Bus controller A18 output* I/O port PF2 output PF2 input	Module Name Pin Function A18_OE Bus controller A18 output — Bus controller A18 output* 1 I/O port PF2 output 0 PF2 input 0	

* Valid in external extended mode (EXPE = 1) Note:

Modes other than on-chip ROM disabled extended	Bus controller	A17 output*	1	_
	I/O port	PF1 output	0	1
mode	PF1 input (initial setting)	0	0	
Note: * Valid in external extended mode (EXPE = 1)				

(8) PF0/A16

The pin function is switched as shown below according to the combination of operating EXPE bit, port function control register (PFCR), and the PF0DDR bit settings.

				Setting
MCU			I/O Port	I/O Port
Operating Mode	Module Name	Pin Function	A16_OE	PF0DDR
On-chip ROM disabled extended mode	Bus controller	A16 output		_
Modes other than on-chip ROM disabled extended	Bus controller	A16 output*	1	_
	I/O port	PF0 output	0	1
mode		PF0 input (initial setting)	0	0

Note: * Valid in external extended mode (EXPE = 1)

Bus controller	(initial setting E)	I	_
I/O port	PHn output	0	1
	PHn input (initial setting S)	0	0
[Legend]			

Initial setting in external extended mode Initial setting E:

Initial setting S: Initial setting in single-chip mode 0 to 7

n:

Note: * Valid in external extended mode (EXPE = 1)



	(initial setting E)		
I/O port	PIn output	0	1
	PIn input (initial setting S)	0	0
[Logond]	_	<u> </u>	_

[Legend]

Initial setting E: Initial setting in external extended mode

Initial setting S: Initial setting in single-chip mode

n: 0 to 7

Note: * Valid in external extended mode (EXPE = 1)

REJ09

TPU register, port function control register (PFCR), and PJ7DDR bit settings.

		Setting		
		PPG	TPU	I/O Port
Module Name	Pin Function	PO23_OE	TIOCB8_OE	PD7DDR
PPG	PO23 output*	1	_	
TPU	TIOCB8 output*	0	1	_
I/O port	PJ7 output*	0	0	1
	PJ7 input*	0	0	0

Note: * Valid when PCJKE = 1

(2) **PJ6/TIOCA8/PO22**

The pin function is switched as shown below according to the combination of the PPG re TPU register, port function control register (PFCR), and the PJ6DDR bit settings.

		Setting		
		PPG	TPU	I/O Port
Module Name	Pin Function	PO22_OE	TIOCA8_OE	PJ6DDR
PPG	PO22 output*	1	_	
TPU	TIOCA8 output*	0	1	_
I/O port	PJ6 output*	0	0	1
	PJ6 input*	0	0	0

Note: * Valid when PCJKE = 1

Rev. 2.00 Sep. 10, 2008 Page 432 of 1132

REJ09B0364-0200

RENESAS

., o po	. oo oanpan	•	•	•
	PJ5 input*	0	0	0

(4) **PJ4/TIOCA7/PO20**

The pin function is switched as shown below according to the combination of the PPG r TPU register, port function control register (PFCR), and the PJ4DDR bit settings.

		Setting		
		PPG	TPU	I/O Port
Module Name	Pin Function	PO20_OE	TIOCA7_OE	PJ4DDF
PPG	PO20 output*	1	_	_
TPU	TIOCA7 output*	0	1	_
I/O port	PJ4 output*	0	0	1
	PJ4 input*	0	0	0

Note: * Valid when PCJKE = 1

1/O pc	Лι	1 00 output	U	U	1
		PJ3 input*	0	0	0
Note:	*	Valid when PCJKE = 1			

(6) PJ2/PO18/TIOCC6/TCLKE

The pin function is switched as shown below according to the combination of the PPG re TPU register, port function control register (PFCR), and the PJ2DDR bit settings.

		Setting		
		PPG	TPU	I/O Port
Module Name	Pin Function	PO18_OE	TIOCC6_OE	PJ2DDR
PPG	PO18 output*	1	_	_
TPU	TIOCC6 output*	0	1	_
I/O port	PJ2 output*	0	0	1
	PJ2 input*	0	0	0

Note: * Valid when PCJKE = 1

Rev. 2.00 Sep. 10, 2008 Page 434 of 1132

., o po	. o. oatpat	•	•	•
	PJ1 input*	0	0	0

(8) PJ0/PO16/TIOCA6

The pin function is switched as shown below according to the combination of the PPG r TPU register, port function control register (PFCR), and the PJODDR bit settings.

		Setting		
		PPG	TPU	I/O Port
Module Name	Pin Function	PO16_OE	TIOCA6_OE	PJ0DDF
PPG	PO16 output*	1	_	_
TPU	TIOCA6 output*	0	1	_
I/O port	PJ0 output*	0	0	1
	PJ0 input*	0	0	0

Note: * Valid when PCJKE = 1

TPU register, port function control register (PFCR), and the PK7DDR bit settings.

		Setting		
		PPG	TPU	I/O Port
Module Name	Pin Function	PO31_OE	TIOCB11_OE	PK7DDR
PPG	PO31 output*	1	_	
TPU	TIOCB11 output*	0	1	_
I/O port	PK7 output*	0	0	1
	PK7 input*	0	0	0

* Valid when PCJKE = 1 Note:

PK6/PO30/TIOCA11 **(2)**

The pin function is switched as shown below according to the combination of the PPG re TPU register, port function control register (PFCR), and the PK6DDR bit settings.

		Setting		
		PPG	TPU	I/O Port
Module Name	Pin Function	PO30_OE	TIOCA11_OE	PK6DDR
PPG	PO30 output*	1	_	_
TPU	TIOCA11 output*	0	1	_
I/O port	PK6 output*	0	0	1
	PK6 input*	0	0	0

Valid when PCJKE = 1 Note:

Rev. 2.00 Sep. 10, 2008 Page 436 of 1132 REJ09B0364-0200



., o po	to catpat	· ·	ū	-
	PK5 input*	0	0	0

(4) PK4/PO28/TIOCA10

The pin function is switched as shown below according to the combination of the PPG r TPU register, port function control register (PFCR), and the PK4DDR bit settings.

		Setting			
		PPG	TPU	I/O Port	
Module Name	Pin Function	PO28_OE	TIOCA10_OE	PK4DDI	
PPG	PO28 output*	1	_	_	
TPU	TIOCA10 output*	0	1	_	
I/O port	PK4 output*	0	0	1	
	PK4 input*	0	0	0	

Note: * Valid when PCJKE = 1

I/O port	PN3 output*	U	U	Į
	PK3 input*	0	0	0
Note: *	Valid when PC IKE - 1			

PK2/PO26/TIOCC9

The pin function is switched as shown below according to the combination of the PPG re TPU register, port function control register (PFCR), and the PK2DDR bit settings.

		Setting		
		PPG	TPU	I/O Port
Module Name	Pin Function	PO26_OE	TIOCC9_OE	PK2DDR
PPG	PO26 output*	1	_	_
TPU	TIOCC9 output*	0	1	_
I/O port	PK2 output*	0	0	1
	PK2 input*	0	0	0

Valid when PCJKE = 1 Note:

1/O po	/I L	1 KT Output	U	U	ı
		PK1 input*	0	0	0
Noto	* Valida	uban DC IVE 1			

e: * Valid when PCJKE = 1

(8) **PK0/PO24/TIOCA9**

The pin function is switched as shown below according to the combination of the PPG r TPU register, port function control register (PFCR), and the PK0DDR bit settings.

			Setting			
		PPG	TPU	I/O Port		
Module Name	Pin Function	PO24_OE	TIOCA9_OE	PK0DDI		
PPG	PO24 output*	1	_	_		
TPU	TIOCA9 output*	0	1	_		
I/O port	PK0 output*	0	0	1		
	PK0 input*	0	0	0		

Note: * Valid when PCJKE = 1

				SCR.TE = 1 or SCR.RE = 1 while SMR.C/A = 0, SCR.CKE[1,0] = 01 SMR.C/A = 1, SCR.CKE1 = 0
	SDA0_OE	SDA0		ICCRA.ICE = 1
5	TEND1A_OE	TEND1	PFCR7.DMAS1[A,B] = 00	DMDR_1.TENDE = 1
	SCL1_OE	SCL1		ICCRA.ICE = 1
4	TxD3_OE	TxD3		SCR.TE = 1
	SDA1_OE	SDA1		ICCRA.ICE = 1
3	_	_	_	_
2	DACK0A_OE	DACK0	PFCR7.DMAS0[A,B] = 00	DMAC.DACR_0.AMS = 1, DMDR_0.DACKE = 1
	SCK2_OE	SCK2		When SCMR.SMIF = 1: SCR.TE = 1 or SCR.RE = 1 while

PFCR7.DMAS0[A,B] = 00

When SCMR.SMIF = 0:

SMR.GM = 0, SCR.CKE[1, 0] = 01

SCR.TE = 1 or SCR.RE = 1 while SMR.C/A = 0, SCR.CKE[1, 0] = 0SMR.C/A = 1, SCR.CKE1 = 0

 $TPU.TIOR_5.IOB[1,0] = 01/10/11$

SMR.GM = 1

SCR.TE = 1

When SCMR.SMIF = 0:

 $DMDR_0.TENDE = 1$

 $TPU.TIOR_5.IOB3 = 0$,

NDERL.NDER7 = 1

P2 7 TIOCB5_OE TIOCB5 PO7_OE PO7

TEND0

TxD2

TEND0A_OE

TxD2_OE

RENESAS

1

0

			SMR.GM = 0, SCR.CKE [1, 0] = 0 SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 while SMR.C/A = 0, SCR.CKE [1, 0] = SMR.C/A = 1, SCR.CKE 1 = 0
	PO4_OE	PO4	NDERL.NDER4 = 1
3	TIOCD3_OE	TIOCD3	TPU.TMDR.BFB = 0, TPU.TIORL_3.IOD3 = 0, TPU.TIORL_3.IOD[1,0] = 01/10/1
	PO3_OE	PO3	NDERL.NDER3 = 1
2	TIOCC3_OE	TIOCC3	TPU.TMDR.BFA = 0, TPU.TIORL_3.IOC3 = 0, TPU.TIORL_3.IOD[1,0] = 01/10/1
	TMO0_OE	TMO0	TMR.TCSR_0.OS[3,2] = 01/10/1 TMR.TCSR_0.OS[1,0] = 01/10/1
	TxD0_OE	TxD0	SCR.TE = 1
	PO2_OE	PO2	NDERL.NDER2 = 1
			Rev. 2.00 Sep. 10, 2008 Page

PO5_OE

TIOCB4_OE

SCK1_OE

PO5

TIOCB4

SCK1

REJ09


NDERL.NDER5 = 1

 $TPU.TIOR_4.IOB3 = 0,$ TPU.TIOR_4.IOB[1,0] = 01/10/11

When SCMR.SMIF = 1: SCR.TE = 1 or SCR.RE = 1 while

					When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 while SMR.C/A = 0, SCR.CKE [1, 0] = 0 SMR.C/A = 1, SCR.CKE 1 = 0
		PO0_OE	PO0		NDERL.NDER0 = 1
P3	7	TIOCB2_OE	TIOCB2		TPU.TIOR_2.IOB3 = 0, TPU.TIOR_2.IOB[1,0] = 01/10/11
		PO15_OE	PO15		NDERH.NDER15 = 1
	6	TIOCA2_OE	TIOCA2		TPU.TIOR_2.IOA3 = 0, TPU.TIOR2IOA[1,0] = 01/10/11
		PO14_OE	PO14		NDERH.NDER14 = 1
	5	DACK1B_OE	DACK1	PFCR7.DMAS1[A,B] = 01	DMAC.DACR.AMS = 1, DMDR_1.DACKE = 1
		TIOCB1_OE	TIOCB1		TPU.TIOR_1.IOB3 = 0, TPU.TIOR_1.IOB[1,0] = 01/10/11
		PO13_OE	PO13		NDERH.NDER13 = 1
	4	TEND1B_OE	TEND1	PFCR7.DMAS1[A,B] = 01	DMDR_1.TENDE = 1
		TIOCA1_OE	TIOCA1		TPU.TIOR_1.IOA3 = 0, TPU.TIOR_1.IOA[1,0] = 01/10/11
		PO12_OE	PO12		NDERH.NDER12 = 1
	3	TIOCD0_OE	TIOCD0		TPU.TMDR.BFB = 0, TPU.TIORL_0.IOD3 = 0, TPU.TIORL_0.IOD[1,0] = 01/10/1
		PO11_OE	PO11		NDERH.NDER11 = 1

SMR.GM = 1





	TMO3_OE	ТМОЗ		TMR.TCSR_3.OS[3,2] = 01/10/1 TMR.TCSR_3.OS[1,0] = 01/10/1
	SCK6_OE	SCK6		When SCMR.SMIF = 1: SCR.TE = 1 or SCR.RE = 1 while SMR.GM = 0, SCR.CKE[1,0] = 0 SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE SCR.RE = 1 while SMR.C/A = 0, SCR.CKE[1,0] = 01 or while SMR SCR.CKE1 = 0
4	TEND3_OE	TEND3	PFCR7.DMAS3[A,B] = 01	DMDR_3.TENDE = 1
3	TxD6_OE	TxD6		SCR.TE = 1
2	DACK2_OE	DACK2	PFCR7.DMAS2[A,B] = 01	DMAC.DACR_2.AMS = 1, DMDR.DACKE = 1
	TMO2_OE	TMO2		TMR.TCSR_2.OS[3,2] = 01/10/1 TMR.TCSR_2.OS[1,0] = 01/10/1

DACK3 PFCR7.DMAS3[A,B] = 01

PO9_OE

PO8_OE

DACK3_OE

TIOCA0_OE

0

P6

PO9

PO8

TIOCA0

 $TPU.TIORH_0.IOB[1,0] = 01/10/$

NDERH.NDER9 = 1

NDERH.NDER8 = 1

 $TPU.TIORH_0.IOA3 = 0$, $TPU.TIOH_0.IOA[1,0] = 01/10/11$

 $DMAC.DACR_3.AMS = 1$, DMDR_3.DACKE = 1

PA	7	Bφ_OE	Вφ		PADDR.PA7DDR = 1
	6	ĀH_OE	ĀH		SYSCR.EXPE = 1, MPXCR.MPXEn (n = 7 to 3) = 1
		BSB_OE	BS	PFCR2.BSS = 1	SYSCR.EXPE = 1, PFCR2.BSE =
		AS_OE	ĀS		SYSCR.EXPE = 1, PFCR2.ASOE
	5	RD_OE	RD		SYSCR.EXPE = 1
	4	LUB_OE	LUB		SYSCR.EXPE = 1, PFCR6.LHWR SRAMCR.BCSELn = 1
		LHWR_OE	LHWR		SYSCR.EXPE = 1, PFCR6.LHWR
	3	LLB_OE	LLB		SYSCR.EXPE = 1, SRAMCR.BCS
		LLWR_OE	LLWR		SYSCR.EXPE = 1
	2	_	_	_	_
	1	BACK_OE	BACK		SYSCR.EXPE = 1,BCR1.BRLE =
		(RD/WR)_OE	RD/WR		SYSCR.EXPE = 1, PFCR2.REWR SRAMCR.BCSELn = 1
	0	BSA_OE	BS	PFCR2.BSS = 0	SYSCR.EXPE = 1, PFCR2.BSE =
		BREQO_OE	BREQO		SYSCR.EXPE = 1, BCR1.BRLE = BCR1.BREQOE = 1
РВ	3	CS3_OE	CS3		SYSCR.EXPE = 1, PFCR0.CS3E
		CS7A_OE	CS7	PFCR1.CS7S[A,B] = 00	SYSCR.EXPE = 1, PFCR0.CS7E
	2	CS2A_OE	CS2	PFCR2.CS2S = 0	SYSCR.EXPE = 1, PFCR0.CS2E
		CS6A_OE	CS6	PFCR1.CS6S[A,B] = 00	SYSCR.EXPE = 1, PFCR0.CS6E
	1	CS1_OE	CS1		SYSCR.EXPE = 1, PFCR0.CS1E
		CS2B_OE	CS2	PFCR2.CS2S = 1	SYSCR.EXPE = 1, PFCR0.CS2E
		Sep. 10, 2008 F	Page 444 (of 1132 RENESAS	5
nEJU	iad()	904-02UU		- (=:	_

SCR.TE = 1

0

TxD4_OE

TxD4

					,
	3	A3_OE	АЗ		SYSCR.EXPE = 1, PDDDR.PD3
	2	A2_OE	A2		SYSCR.EXPE = 1, PDDDR.PD2
	1	A1_OE	A1		SYSCR.EXPE = 1, PDDDR.PD1
	0	A0_OE	A0		SYSCR.EXPE = 1, PDDDR.PD0
PE	7	A15_OE	A15		SYSCR.EXPE = 1, PEDDR.PE7
	6	A14_OE	A14		SYSCR.EXPE = 1, PEDDR.PE6
	5	A13_OE	A13		SYSCR.EXPE = 1, PEDDR.PE5I
	4	A12_OE	A12		SYSCR.EXPE = 1, PEDDR.PE4I
	3	A11_OE	A11		SYSCR.EXPE = 1, PEDDR.PE3I
	2	A10_OE	A10		SYSCR.EXPE = 1, PEDDR.PE2I
	1	A9_OE	A9		SYSCR.EXPE = 1, PEDDR.PE10
	0	A8_OE	A8		SYSCR.EXPE = 1, PEDDR.PE0I
PF	7	A23A_OE	A23		SYSCR.EXPE = 1, PFCR4.A23E
		SCK5_OE	SCK5		When SCMR.SMIF = 1:
					SCR.TE = 1 or SCR.RE = 1 while SMR.GM = 0, SCR.CKE[1,0] = 0 SMR.GM = 1 When SCMR.SMIF = 0: SCR.TE = 1 or SCR.RE = 1 while SMR.C/A = 0, SCR.CKE[1,0] = 0 SMR.C/A = 1, SCR.CKE1 = 0
		CS4C_OE	CS4	PFCR1.CS4S[A,B] = 10	SYSCR.EXPE = 1, PFCR0.CS4E
		CS5C_OE	CS5	PFCR1.CS5S[A,B] = 10	SYSCR.EXPE = 1, PFCR0.CS5E
				RENESA	Rev. 2.00 Sep. 10, 2008 Page REJ0

6

A6_OE

A5_OE

A4_OE

A6

Α5

Α4

SYSCR.EXPE = 1, PDDDR.PD6

SYSCR.EXPE = 1, PDDDR.PD5 SYSCR.EXPE = 1, PDDDR.PD4

	2	A18_OE	A18	
	1	A17_OE	A17	
	0	A16_OE	A16	
PH	7	D7_E	D7	
	6	D6_E	D6	
	5	D5_E	D5	
	4	D4_E	D4	
	3	D3_E	D3	
	2	D2_E	D2	
	1	D1_E	D1	
	0	D0_E	D0	
ΡI	7	D15_E	D15	
	6	D14_E	D14	
	5	D13_E	D13	
	4	D12_E	D12	
	3	D11_E	D11	
	2	D10_E	D10	
	1	D9_E	D9	
	0	D8_E	D8	

CS5*3

A20

A19

PFCR1.CS5S[A,B] = 11

SYSCR.EXPE = 1, PFCR0.CS5E

SYSCR.EXPE = 1, PFCR4.A20E :

SYSCR.EXPE = 1, PFCR4.A19E : SYSCR.EXPE = 1, PFCR4.A18E : SYSCR.EXPE = 1, PFCR4.A17E : SYSCR.EXPE = 1, PFCR4.A16E :

SYSCR.EXPE = 1, ABWCR.ABW SYSCR.EXPE = 1, ABWCR.ABW

SYSCR.EXPE = 1 SYSCR.EXPE = 1

CS5D_OE

A20_OE

A19_OE

				TPU.TIORL_6.IOD[1,0] = 01/10/1
		PO19_OE	PO19	NDERL_1.NDER19 = 1
	2	TIOCC6_OE	TIOCC6	TPU.TMDR_6.BFA = 0, TPU.TIORL_6.IOC3 = 0, TPU.TIORL_6.IOC[1,0] = 01/10/1
		PO18_OE	PO18	NDERL_1.NDER18 = 1
	1	TIOCB6_OE	TIOCB6	TPU.TIORH_6.IOB3 = 0, TPU.TIORH_6.IOB[1,0] = 01/10/
	_	PO17_OE	PO17	NDERL_1.NDER17 = 1
	0	TIOCA6_OE	TIOCA6	TPU.TIORH_6.IOA3 = 0, TPU.TIORH_6.IOA[1,0] = 01/10/
		PO16_OE	PO16	NDERL_1.NDER16 = 1
-				

PO21_OE

PO20_OE

TIOCD6_OE

TIOCA7_OE

4

3

PO21

PO20

TIOCD6

TIOCA7

 $NDERL_1.NDER21 = 1$

 $TPU.TIOR_7.IOA3 = 0$, $TPU.TIOR_{7.IOA[1,0]} = 01/10/11$

NDERL_1.NDER20 = 1

 $TPU.TMDR_6.BFB = 0$, $TPU.TIORL_6.IOD3 = 0$,

_			TPU.TIORL $_9$.IOC3 = 0, TPU.TIORL $_9$.IOC[1,0] = 01/10/
г	PO26_OE	PO26	NDERH_1.NDER26 = 1
1 7	TIOCB9_OE	TIOCB9	TPU.TIORH_9.IOB3 = 0, TPU.TIORH_9.IOB[1,0] = 01/10/
F	PO25_OE	PO25	NDERH_1.NDER25 = 1
) 7	TIOCA9_OE	TIOCA9	TPU.TIORH_9.IOA3 = 0, TPU.TIORH_9.IOA[1,0] = 01/10/
F	PO24_OE	PO24	NDERH_1.NDER24 = 1

PO29

PO28

PO27

TIOCC9

TIOCD9

TIOCA10

PO29_OE

PO28_OE

PO27_OE

TIOCC9_OE

TIOCD9_OE

TIOCA10_OE

4

3

2





 $NDERH_1.NDER29 = 1$

 $TPU.TIOR_10.IOA3 = 0$, $TPU.TIOR_10.IOA[1,0] = 01/10/11$

 $NDERH_1.NDER28 = 1$

 $TPU.TMDR_9.BFB = 0$, TPU.TIORL 9.IOD3 = 0, $TPU.TIORL_9.IOD[1,0] = 01/10/17$

 $NDERH_1.NDER27 = 1$

 $TPU.TMDR_9.BFA = 0,$

- Port function control register o (PPCRO)
- Port function control register 7 (PFCR7)
- Port function control register 9 (PFCR9)
- Port function control register A (PFCRA)
- Port function control register B (PFCRB)
- Port function control register C (PFCRC)
- Port function control register D (PFCRD)

REJ09

		Initial		
Bit	Bit Name	Value	R/W	Description
7	CS7E	0	R/W	CS7 to CS0 Enable
6	CS6E	0	R/W	These bits enable/disable the corresponding \overline{C}
5	CS5E	0	R/W	output.
4	CS4E	0	R/W	0: Pin functions as I/O port
3	CS3E	0	R/W	1: Pin functions as CSn output pin
2	CS2E	0	R/W	-(n = 7 to 0)
1	CS1E	0	R/W	_
0	CS0E	Undefined*	R/W	_

Note: * 1 in external extended mode, 0 in other modes.

12.3.2 Port Function Control Register 1 (PFCR1)

PFCR1 selects the \overline{CS} output pins.

Bit	7	6	5	4	3	2	1	
Bit Name	CS7SA	CS7SB	CS6SA	CS6SB	CS5SA	CS5SB	CS4SA	0
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 10, 2008 Page 450 of 1132

REJ09B0364-0200



				enabled (CS5E = 1)
				00: Specifies pin PB1 as CS5-A output
				01: Specifies pin PB0 as CS5-B output
				10: Specifies pin PF7 as CS5-C output
				11: Specifies pin PF5 as CS5-D output
1	CS4SA*	0	R/W	CS4 Output Pin Select
0	CS4SB*	0	R/W	Selects the output pin for $\overline{CS4}$ when $\overline{CS4}$ output enabled (CS4E = 1)
				00: Specifies pin PB0 as CS4-A output
				01: Setting prohibited
				10: Specifies pin PF7 as CS4-C output
				11: Setting prohibited
Note:	•			cified to a single pin according to the \overline{CSn} outpoored to a signal are output from the pin. For details

section 9.5.3, Chip Select Signals.

R/W

R/W

3

2

CS5SA*

CS5SB*

Rev. 2.00 Sep. 10, 2008 Page

ocicols the output pin for oco when oco out

Selects the output pin for $\overline{\text{CS5}}$ when $\overline{\text{CS5}}$ out

00: Specifies pin PB2 as CS6-A output 01: Specifies pin PB1 as CS6-B output 10: Specifies pin PF7 as CS6-C output 11: Specifies pin PF6 as CS6-D output

enabled (CS6E = 1)

CS5 Output Pin Select

_	0	R	Reserved
			This bit is always read as 0. The write value shalways be 0.
CS2S*1	0	R/W	CS2 Output Pin Select
			Selects the output pin for $\overline{CS2}$ when $\overline{CS2}$ output enabled (CS2E = 1)
			0: Specifies pin PB2 as CS2-A output pin
			1: Specifies pin PB1 as CS2-B output pin
BSS	0	R/W	BS Output Pin Select
			Selects the BS output pin
			0: Specifies pin PA0 as $\overline{\text{BS}}\text{-A}$ output pin
			1: Specifies pin PA6 as \overline{BS} -B output pin
BSE	0	R/W	BS Output Enable
			Enables/disables the $\overline{\mbox{BS}}$ output
			0: Disables the $\overline{\rm BS}$ output
			1: Enables the $\overline{\rm BS}$ output
_	0	R	Reserved
			This bit is always read as 0. The write value shalways be 0.
RDWRE*2	0	R/W	RD/WR Output Enable
			Enables/disables the RD/WR output
			0: Disables the RD/WR output
			1: Enables the RD/WR output

Initial

Value

Bit Name

R/W

Description

Bit

7

6

5

4

3

2

Rev. 2.00 Sep. 10, 2008 Page 452 of 1132



- select bit (n = 2, 3), multiple \overline{CS} signals are output from the pin. For details, s 9.5.3, Chip Select Signals.
 - 2. If an area is specified as a byte control SDRAM space, the pin functions as F output regardless of the RDWRE bit value.

12.3.4 Port Function Control Register 4 (PFCR4)

PFCR4 enables or disables the address output.

Bit	7	6	5	4	3	2	1	
Bit Nam	e A23E	A22E	A21E	A20E	A19E	A18E	A17E	
Initial Va	alue 0	0	0	0/1*	0/1*	0/1*	0/1*	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Bit Name	Initial Value	R/W	Descriptio	n			
7	A23E	0	R/W	Address A2	23 Enable			
				Enables/dis	sables the	address ou	tput (A23)	
				0: Disables	the A23 o	utput		
				1: Enables	the A23 ou	ıtput		
6	A22E	0	R/W	Address A2	22 Enable			
				Enables/dis	sables the	address ou	tput (A22)	
				0: Disables	the A22 o	utput		

REJ09

1: Enables the A22 output

				0: Disables the A19 output
				1: Enables the A19 output
	1.105	0/4.5	D 0.47	•
2	A18E	0/1*	R/W	Address A18 Enable
				Enables/disables the address output (A18)
				0: Disables the A18 output
				1: Enables the A18 output
1	A17E	0/1*	R/W	Address A17 Enable
				Enables/disables the address output (A17)
				0: Disables the A17 output
				1: Enables the A17 output
0	A16E	0/1*	R/W	Address A16 Enable
				Enables/disables the address output (A16)
				0: Disables the A16 output
				1: Enables the A16 output
Note:	* The in	itial value ch	anges dep	ending on the operating mode.
	The in		1 when the	on-chip ROM is disabled, and 0 when the on-ch

3

A19E

0/1*

R/W

Address A19 Enable

Enables/disables the address output (A19)

Rev. 2.00 Sep. 10, 2008 Page 454 of 1132 REJ09B0364-0200

				0: Specifies pin PA4 as I/O port
				1: Specifies pin PA4 as LHWR output pin
5	_	1	R/W	Reserved
				This bit is always read as 1. The write value s always be 1.
4	_	0	R	Reserved
				This is a read-only bit and cannot be modified
3	TCLKS	0	R/W	TPU External Clock Input Pin Select
				Selects the TPU external clock input pins.
				0: Specifies pins P32, P33, P35, and P37 as clock input pins.
				 Specifies pins P14 to P17 as external cloc pins.
2 to 0	_	All 0	R/W	Reserved
				These bits are always read as 0. The write values always be 0.

DIT

7

6

Dit Name

LHWROE 1

value

IK/VV

R/W

R/W

Description

always be 1.

LHWR Output Enable

extended mode).

This bit is always read as 1. The write value s

Enables/disables LHWR output (valid in exter

Reserved



		-	,	
6	DMAS3B	0	R/W	Selects the I/O port to control DMAC_3.
				00: Setting invalid
				01: Specifies pins P63 to P65 as DMAC contr
				10: Setting prohibited
				11: Setting prohibited
5	DMAS2A	0	R/W	DMAC control pin select
4	DMAS2B	0	R/W	Selects the I/O port to control DMAC_2.
				00: Setting invalid
				01: Specifies pins P60 to P62 as DMAC contr
				10: Setting prohibited
				11: Setting prohibited
3	DMAS1A	0	R/W	DMAC control pin select
2	DMAS1B	0	R/W	Selects the I/O port to control DMAC_1.
				00: Specifies pins P14 to P16 as DMAC cont
				01: Specifies pins P33 to P35 as DMAC cont
				10: Setting prohibited
				11: Setting prohibited
1	DMAS0A	0	R/W	DMAC control pin select
0	DMAS0B	0	R/W	Selects the I/O port to control DMAC_0.
				00: Specifies pins P10 to P12 as DMAC cont
				01: Specifies pins P30 to P32 as DMAC cont
				10: Setting prohibited
				11: Setting prohibited

DIT

7

Dit ivame

DMAS3A

value

0

IK/VV

R/W

Description

DMAC control pin select



		-		Tro I/O T III Manapiox T anotion Coloct
				Selects TIOCA4 function
				0: Specifies P25 as output compare output ar capture
				1: Specifies P24 as input capture input and P output compare
5	TPUMS3A	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCA3 function
				0: Specifies P21 as output compare output ar capture
				Specifies P20 as input capture input and P output compare
4	TPUMS3B	0	R/W	TPU I/O Pin Multiplex Function Select
				Selects TIOCC3 function
				0: Specifies P22 as output compare output ar capture
				1: Specifies P23 as input capture input and P output compare

Dit maine

TPUMS5

TPUMS4

6

value

K/VV

R/W

R/W

Description

capture

TPU I/O Pin Multiplex Function Select

TPU I/O Pin Multiplex Function Select

0: Specifies pin P26 as output compare output

1: Specifies P27 as input capture input and P2

Selects TIOCA5 function

output compare



			 Specifies P35 as input capture input and P3 output compare
1	TPUMS0A 0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCA0 function
			Specifies P30 as output compare output and capture
			 Specifies P31 as input capture input and P3 output compare
0	TPUMS0B 0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCC0 function

capture

capture

output compare

0: Specifies P32 as output compare output and

1: Specifies P33 as input capture input and P3

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 458 of 1132

RENESAS

			 Specifies PK7 as input capture input and Pk output compare
6	TPUMS10 0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCA10 function
			0: Specifies PK4 as output compare output and capture
			 Specifies PK5 as input capture input and Pk output compare
5	TPUMS9A 0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCA9 function
			0: Specifies PK0 as output compare output and capture
			 Specifies PK1 as input capture input and Pk output compare
4	TPUMS9B 0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCC9 function
			0: Specifies PK2 as output compare output and capture

Description

capture

TPU I/O Pin Multiplex Function Select

0: Specifies PK6 as output compare output and

Selects TIOCA11 function

Initial

Value

0

R/W

R/W

Bit Name

TPUMS11

Bit

7

output compare

1: Specifies PK3 as input capture input and Pk

			 Specifies PJ5 as input capture input and PJ- output compare
1	TPUMS6A 0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCA6 function
			Specifies PJ0 as output compare output and capture
			 Specifies PJ1 as input capture input and PJ0 output compare
0	TPUMS6B 0	R/W	TPU I/O Pin Multiplex Function Select
			Selects TIOCC6 function

capture

capture

output compare

0: Specifies PJ2 as output compare output and

1: Specifies PJ3 as input capture input and PJ

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 460 of 1132

RENESAS

H8SX/1638 Group

Bit	Bit Name	Initial Value	R/W	Description
7, 6	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value always be 0.

• H8SX/1638L Group

		Initial		
Bit	Bit Name	Value	R/W	Description
7	_	0	R	Reserved
				These bits are always read as 0. The write va always be 0.
6	ITS14	0	R/W*	LVD Interrupt / IRQ14 Interrupt Select*
				Selects whether the $\overline{\text{LVD}}$ interrupt or $\overline{\text{IRQ14}}$ in to be used.
				0: Selects pin P26 as IRQ14-A
				1: Selects LVD interrupt
5	ITS13	0	R/W	IRQ13 Pin Select
				Selects an input pin for $\overline{\text{IRQ13}}$.
				0: Selects pin P25 as IRQ13-A input
				1: Selects pin P65 as IRQ13-B input

Rev. 2.00 Sep. 10, 2008 Page REJ09

2	ITS10	0	R/W	IRQ10 Pin Select
				Selects an input pin for IRQ10.
				0: Selects pin P22 as IRQ10-A input
				1: Selects pin P62 as IRQ10-B input
1	ITS9	0	R/W	IRQ9 Pin Select
				Selects an input pin for IRQ9.
				0: Selects pin P21 as IRQ9-A input
				1: Selects pin P61 as IRQ9-B input
0	ITS8	0	R/W	IRQ8 Pin Select
				Selects an input pin for IRQ8.
				0: Selects pin P20 as IRQ8-A input
				1: Selects pin P60 as IRQ8-B input
Note:	* Suppor	ted only by	the H8SX/	1638L Group.



REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 462 of 1132

				•
				1: Selects pin P56 as IRQ6-B input
5	ITS5	0	R/W	IRQ5 Pin Select
				Selects an input pin for IRQ5.
				0: Selects pin P15 as IRQ5-A input
				1: Selects pin P55 as IRQ5-B input
4	ITS4	0	R/W	IRQ4 Pin Select
				Selects an input pin for $\overline{\text{IRQ4}}$.
				0: Selects pin P14 as IRQ4-A input
				1: Selects pin P54 as IRQ4-B input
3	ITS3	0	R/W	IRQ3 Pin Select
				Selects an input pin for $\overline{\text{IRQ3}}$.
				0: Selects pin P13 as IRQ3-A input
				1: Selects pin P53 as IRQ3-B input
2	ITS2	0	R/W	IRQ2 Pin Select
				Selects an input pin for $\overline{IRQ2}$.
				0: Selects pin P12 as IRQ2-A input
				1: Selects pin P52 as IRQ2-B input

R/W

R/W

Dit maine

ITS7

ITS6

7

6

value

0

0



Description

IRQ7 Pin Select

IRQ6 Pin Select

Selects an input pin for $\overline{\mbox{IRQ7}}$.

0: Selects pin P17 as $\overline{\mbox{IRQ7}}$ -A input

1: Selects pin P57 as $\overline{\mbox{IRQ7}}$ -B input

Selects an input pin for IRQ6.

0: Selects pin P16 as IRQ6-A input

12.3.11 Port Function Control Register D (PFCRD)

PFCRD enables or disables the port J and port K pin functions.

Bit	7	6	5	4	3	2	1	
Bit Name	PCJKE	_		_	_	_	_	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PCJKE*	0	R/W	Ports J and K Enable
				Enables or disables the port J and K pin function
				0: Ports J and K are disabled.
				 Port s J and K are enabled (ports D and E a disabled).
6 to 0	_	0	R/W	Reserved
				These bits are always read as 0 and cannot be

Note: * This bit is only effective in single-chip mode. In other modes, do not change the value of this bit.

Rev. 2.00 Sep. 10, 2008 Page 464 of 1132

REJ09B0364-0200



3. When a pin is used as an output, data to be output from the pin will be latched as the if the input function corresponding to the pin is enabled. To use the pin as an output, the input function for the pin by setting ICR.

12.4.2 Notes on Port Function Control Register (PFCR) Settings

- 1. Port function controller controls the I/O port.
 - Before enabling a port function, select the input/output destination.
- 2. When changing input pins, this LSI may malfunction due to the internal edge general pin level difference before and after the change.
- To change input pins, the following procedure must be performed.
 - A. Disable the input function by the corresponding on-chip peripheral module settinB. Select another input pin by PFCR
- C. Enable its input function by the corresponding on-chip peripheral module setting

 3. If a pin function has both a select bit that modifies the input/output destination and a
- bit that enables the pin function, first specify the input/output destination by the sele and then enable the pin function by the enable bit.4. The value of the PCJKE bit must be set during the initial setting immediately after a
- The value of the PCJKE bit must be set during the initial setting immediately af Set the PCJKE bit first and then set other bits in PFCR as required.
- 5. Do not change the value of the PCJKE bit once it has been set.

REJ09

Rev. 2.00 Sep. 10, 2008 Page 466 of 1132

REJ09B0364-0200



3.1 Features

- Maximum 16-pulse input/output
- Selection of eight counter input clocks for each channel
- The following operations can be set for each channel:
 - Waveform output at compare match
 - Input capture function
 - Counter clear operation
 - Synchronous operations:
 - Multiple timer counters (TCNT) can be written to simultaneously
 - Simultaneous clearing by compare match and input capture possible
 - Simultaneous input/output for registers possible by counter synchronous open

Maximum of 15-phase PWM output possible by combination with synchronous

- operation
- Buffer operation settable for channels 0 and 3
- Phase counting mode settable independently for each of channels 1, 2, 4, and 5
- Cascaded operation
- Fast access via internal 16-bit bus
- 26 interrupt sources
- Automatic transfer of register data
- Programmable pulse generator (PPG) output trigger can be generated (unit 0 only)
- Conversion start trigger for the A/D converter can be generated (unit 0 only)
- Module stop state can be set



Rev. 2.00 Sep. 10, 2008 Page

REJ09

		compare match or input capture	compare match or input capture	compare match or input capture
Compare	0 output	0	0	0
match output	1 output	0	0	0
output	Toggle output	0	0	0
Input capti	ure function	0	0	0
Synchrono operation	ous	0 0		0
PWM mod	le	0	0	0
Phase cou	ınting mode	_	0	0
Buffer ope	ration	0	_	_
DTC activation		TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture

TGRB_0

TGRC_0

TGRD_0

TIOCA0

TIOCB0

TIOCC0

TIOCD0

TGR

TGRB_1

TIOCA1

TIOCB1

TGR

TGRB_2

TIOCA2

TIOCB2

TGR

TGRB_3

TGRC_3

TGRD_3

TIOCA3

TIOCB3

TIOCC3

TIOCD3

compare

match or

TGR

input

0

0

0

0

0

0

O TGR

compare

match or

capture

input

capture

TGRB_4

TIOCA4

TIOCB4

TGR

input

0

0

0

0

0

0

TGR

input

capture

compare

match or

compare

match or

capture

T

ΤI

ΤI

TO

CC

m

in

ca

0

0

0

0

0

0

TO

CC

m

in

ca

(TGR)

I/O pins

General registers/

Counter clear function

buffer registers

Rev. 2.00 Sep. 10, 2008 Page 468 of 1132 REJ09B0364-0200



	Compare match or input capture 0A	Compare match or input capture 1A	Compare match or input capture 2A	Compare match or input capture 3A	Compare match or input capture 4A
	Compare match or input capture 0B	Compare match or input capture 1B	Compare match or input capture 2B	Compare match or input capture 3B	Compare match or input capture 4B
	Compare match or input capture 0C	Overflow Underflow	Overflow Underflow	Compare match or input capture 3C	Overflow Underflow
	Compare match or input capture 0D			Compare match or input capture 3D	
	Overflow			Overflow	
[heppe]]					

RENESAS

1 01 1/ __ 1/

TGRB_1

compare

match or

input

capture

4 sources

TGRB_2

compare

match or

capture

4 sources

input

1 01 1/ 1_0/

TGRB_3

compare

match or input

capture

5 sources

4 sources

Possible

Interrupt sources

REJ09

Rev. 2.00 Sep. 10, 2008 Page

[Legend]

1 01 17 1_07

TGRB_0

compare match or

input

capture

5 sources

O: -: Not possible

		input capture	input capture	input capture
Compare	0 output	0	0	0
match output	1 output	0	0	0
output	Toggle output	0	0	0
Input capti	ure function	0	0	0
Synchronous operation		0	0	0
PWM mode		0	0	0
Phase counting mode		_	0	0
Buffer operation		0	_	_
DTC activation		TGR compare match or input capture	TGR compare match or input capture	TGR compare match or input capture

TGRB_6

TGRC_6

TGRD_6

TIOCA6

TIOCB6

TIOCC6

TIOCD6

compare

match or

TGR

TGRB_7

TIOCA7

TIOCB7

TGR

compare

match or

TGRB_8

TIOCA8

TIOCB8

TGR

compare

match or

TGRB_9

TGRC_9

TGRD_9

TIOCA9

TIOCB9

TIOCC9

TIOCD9

compare

match or

TGR

input

0

0

0

0

0

0

O TGR

compare

match or

capture

input

capture

TGRB_10

TIOCA₁₀

TIOCB10

TGR

input

0

0

0

0

0

0

TGR

input

capture

compare

match or

capture

compare

match or

ΤI

ΤI

TO

CC

m

in

ca

0

0

0

0

0

0

TO

CC

m

in

ca

Rev. 2.00 Sep. 10, 2008 Page 470 of 1132 REJ09B0364-0200



(TGR)

I/O pins

General registers/

Counter clear function

buffer registers

	Compare match or input capture 6A	Compare match or input capture 7A	Compare match or input capture 8A	Compare match or input capture 9A	Compare match or input capture	n ir
	Compare match or input capture 6B	Compare match or input capture 7B	Compare match or input capture 8B	Compare match or input capture 9B	10A Compare match or input	1 C n ir
	Compare	Overflow	Overflow	Compare	capture 10B	c 1
	match or input capture 6C	Underflow	Underflow	match or input capture 9C	Overflow Underflow	C
	Compare match or input capture 6D			Compare match or input capture 9D		
	Overflow			Overflow		
[Legend] O: Possible: Not possible						

5 sources 4 sources 4 sources

Interrupt sources



Rev. 2.00 Sep. 10, 2008 Page RENESAS REJ09

5 sources 4 sources




Figure 13.1 Block Diagram of TPU (Unit 0)

Rev. 2.00 Sep. 10, 2008 Page 472 of 1132

REJ09B0364-0200






Figure 13.2 Block Diagram of TPU (Unit 1)

2	2	TIOCA2	I/O	TGRA_2 input capture input/output compare output/PWM o
		TIOCB2	I/O	TGRB_2 input capture input/output compare output/PWM o
3	3	TIOCA3	I/O	TGRA_3 input capture input/output compare output/PWM o
		TIOCB3	I/O	TGRB_3 input capture input/output compare output/PWM o
		TIOCC3	I/O	TGRC_3 input capture input/output compare output/PWM o
		TIOCD3	I/O	TGRD_3 input capture input/output compare output/PWM o
4	,	TIOCA4	I/O	TGRA_4 input capture input/output compare output/PWM o
		TIOCB4	I/O	TGRB_4 input capture input/output compare output/PWM o
5	5	TIOCA5	I/O	TGRA_5 input capture input/output compare output/PWM o
		TIOCB5	I/O	TGRB_5 input capture input/output compare output/PWM o

TCLKC

TCLKD

TIOCA0

TIOCB0

TIOCC0

TIOCD0

TIOCA1

TIOCB1

0

1

Input

Input

I/O

I/O

I/O

I/O

I/O

I/O



(Channel 1 and 5 phase counting mode 5 phase input)

(Channel 2 and 4 phase counting mode A phase input)

(Channel 2 and 4 phase counting mode B phase input)

TGRA 0 input capture input/output compare output/PWM o

TGRB_0 input capture input/output compare output/PWM o

TGRC_0 input capture input/output compare output/PWM of

TGRD 0 input capture input/output compare output/PWM of

TGRA_1 input capture input/output compare output/PWM o

TGRB 1 input capture input/output compare output/PWM o

External clock C input pin

External clock D input pin

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 474 of 1132

TIOCB9 I/O TGRB_9 input capture input/output compare output/I TIOCC9 I/O TGRC_9 input capture input/output compare output/I TIOCD9 I/O TGRD_9 input capture input/output compare output/I TIOCA10 I/O TGRA_10 input capture input/output compare output/I TIOCB10 I/O TGRB_10 input capture input/output compare output				
TIOCC9 I/O TGRC_9 input capture input/output compare output/output compare output/output/output compare output/outpu	9	TIOCA9	I/O	TGRA_9 input capture input/output compare output/PWM
TIOCD9 I/O TGRD_9 input capture input/output compare output/ 10 TIOCA10 I/O TGRA_10 input capture input/output compare output TIOCB10 I/O TGRB_10 input capture input/output compare output		TIOCB9	I/O	TGRB_9 input capture input/output compare output/PWM
10 TIOCA10 I/O TGRA_10 input capture input/output compare output TIOCB10 I/O TGRB_10 input capture input/output compare output		TIOCC9	I/O	TGRC_9 input capture input/output compare output/PWN
TIOCB10 I/O TGRB_10 input capture input/output compare output		TIOCD9	I/O	TGRD_9 input capture input/output compare output/PWN
	10	TIOCA10	I/O	TGRA_10 input capture input/output compare output/PWI
		TIOCB10	I/O	TGRB_10 input capture input/output compare output/PWI
11 TIOCA11 I/O TGRA_11 input capture input/output compare output	11	TIOCA11	I/O	TGRA_11 input capture input/output compare output/PWI
TIOCB11 I/O TGRB_11 input capture input/output compare output		TIOCB11	I/O	TGRB_11 input capture input/output compare output/PWI

6

7

8

TIOCA6

TIOCB6

TIOCC6

TIOCD6

TIOCA7

TIOCB7

TIOCA8

TIOCB8

I/O

I/O

I/O

I/O

I/O

I/O

I/O

I/O



Rev. 2.00 Sep. 10, 2008 Page

TGRA_6 input capture input/output compare output/PWM

TGRB_6 input capture input/output compare output/PWM

TGRC 6 input capture input/output compare output/PWM

TGRD 6 input capture input/output compare output/PWM

TGRA_7 input capture input/output compare output/PWM

TGRB 7 input capture input/output compare output/PWM

TGRA_8 input capture input/output compare output/PWM

TGRB_8 input capture input/output compare output/PWM

— Timer mode register_0 (TMDR_0) — Timer I/O control register H_0 (TIORH_0) — Timer I/O control register L_0 (TIORL_0) — Timer interrupt enable register_0 (TIER_0) — Timer status register_0 (TSR_0) — Timer counter_0 (TCNT_0) — Timer general register A_0 (TGRA_0) — Timer general register B_0 (TGRB_0) — Timer general register C_0 (TGRC_0) — Timer general register D_0 (TGRD_0) Channel 1 — Timer control register_1 (TCR_1) — Timer mode register_1 (TMDR_1) — Timer I/O control register _1 (TIOR_1) — Timer interrupt enable register_1 (TIER_1) — Timer status register_1 (TSR_1) — Timer counter_1 (TCNT_1) — Timer general register A_1 (TGRA_1)

— Timer general register B_1 (TGRB_1)

Rev. 2.00 Sep. 10, 2008 Page 476 of 1132

RENESAS

- Channel 3 — Timer control register_3 (TCR_3) — Timer mode register_3 (TMDR_3) — Timer I/O control register H_3 (TIORH_3) — Timer I/O control register L_3 (TIORL_3) — Timer interrupt enable register_3 (TIER_3) — Timer status register 3 (TSR 3) — Timer counter 3 (TCNT 3) — Timer general register A_3 (TGRA_3)

 - Timer general register B_3 (TGRB_3)
 - Timer general register C_3 (TGRC_3) — Timer general register D_3 (TGRD_3)
 - Channel 4
 - - Timer control register_4 (TCR_4) — Timer mode register_4 (TMDR_4)
 - Timer I/O control register _4 (TIOR_4)
 - Timer interrupt enable register_4 (TIER_4)
 - Timer status register_4 (TSR_4)
 - Timer counter_4 (TCNT_4)
 - Timer general register A_4 (TGRA_4) — Timer general register B_4 (TGRB_4)

REJ09

- Common Registers
 - Timer start register (TSTR)
 - Timer synchronous register (TSYR)

Unit 1

- Channel 6
 - Timer control register_6 (TCR_6)
 - Timer mode register_6 (TMDR_6)
 - Timer I/O control register H_6 (TIORH_6)
 - Timer I/O control register L_6 (TIORL_6)
 - Timer interrupt enable register_6 (TIER_6)
 - Timer status register_6 (TSR_6)
 - Timer counter_6 (TCNT_6)
 - Timer general register A_6 (TGRA_6)
 - Timer general register B_6 (TGRB_6)
 - Timer general register C_6 (TGRC_6)
 - Timer general register D_6 (TGRD_6)

- Channel 8 — Timer control register_8 (TCR_8) — Timer mode register_8 (TMDR_8) — Timer I/O control register_8 (TIOR_8) — Timer interrupt enable register_8 (TIER_8) — Timer status register_8 (TSR_8) — Timer counter 8 (TCNT 8) — Timer general register A_8 (TGRA_8) — Timer general register B_8 (TGRB_8) Channel 9 — Timer control register_9 (TCR_9) — Timer mode register_9 (TMDR_9) — Timer I/O control register H_9 (TIORH_9) — Timer I/O control register L_9 (TIORL_9)
- - Timer interrupt enable register_9 (TIER_9)
 - Timer status register_9 (TSR_9)
 - Timer counter_9 (TCNT_9)
 - Timer general register A_9 (TGRA_9)
 - Timer general register B_9 (TGRB_9)
 - Timer general register C_9 (TGRC_9)
 - Timer general register D_9 (TGRD_9)

REJ09

- Channel 11
 - Timer control register_11 (TCR_11)
 - Timer mode register_11 (TMDR_11)
 - Timer I/O control register_11 (TIOR_11)
 - Timer interrupt enable register_11 (TIER_11)
 - Timer status register_11 (TSR_11)
 - Timer counter_11 (TCNT_11)
 - Timer general register A_11 (TGRA_11)
 - Timer general register B_11 (TGRB_11)
- Common Registers
 - Timer start register (TSTRB)
 - Timer synchronous register (TSYRB)

				edges, the input clock period is halved (e.g. $P(q)$ edges = $P(q)$ /2 rising edge). If phase counting mused on channels 1, 2, 4, and 5, this setting is and the phase counting mode setting has prior clock edge selection is valid when the input cloor slower. This setting is ignored if the input cloor when overflow/underflow of another channel selected.
2	TPSC2	0	R/W	Timer Prescaler 2 to 0
1	TPSC1	0	R/W	These bits select the TCNT counter clock. The
0	TPSC0	0	R/W	source can be selected independently for each See tables 13.7 to 13.12 for details. To select t clock as the clock source, the DDR bit and ICF corresponding pin should be set to 0 and 1, res For details, see section 12, I/O Ports.

Initial

Value

0

0

0

0

0

Bit Name

CCLR2

CCLR1

CCLR0

CKEG1

CKEG0

Bit

7

6

4

3

R/W

R/W

R/W

R/W

R/W

R/W

Description

Counter Clear 2 to 0

Clock Edge 1 and 0

tables 13.4 and 13.5 for details.

These bits select the TCNT counter clearing so

These bits select the input clock edge. For deta table 13.6. When the input clock is counted using

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

REJ09

				-
	1	0	1	TCNT cleared by TGRC compare capture*2
	1	1	0	TCNT cleared by TGRD compare capture*2
	1	1	1	TCNT cleared by counter clearing channel performing synchronous c synchronous operation* ¹
Notes: 1.	Synchro	nous operati	on is selecte	d by setting the SYNC bit in TSYR to 1.

0

1

Bit 7

0

0

Channel

1, 2, 4, 5

Reserved*2

2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared becau buffer register setting has priority, and compare match/input capture does not

Bit 5

0

1

CCLR0

0

Table 13.5 CCLR2 to CCLR0 (Channels 1, 2, 4, and 5) Bit 6

CCLR1

0

0

				capture
	0	1	0	TCNT cleared by TGRB compare mate capture
	0	1	1	TCNT cleared by counter clearing for a channel performing synchronous cleari synchronous operation*1
Notes:	1. Synchro	onous operati	on is selecte	d by setting the SYNC bit in TSYR to 1.
	2 Pit 7 ic	reconned in a	hannole 1 2	1 and 5 It is always road as 0 and cannot b

2. Bit 7 is reserved in channels 1, 2, 4, and 5. It is always read as 0 and cannot be

modified.



synchronous operation*

TCNT clearing disabled

TCNT clearing disabled

Description

TCNT cleared by TGRC compare mate

TCNT cleared by TGRD compare mate

TCNT cleared by counter clearing for a channel performing synchronous cleari

TCNT cleared by TGRA compare mate

Rev. 2.00 Sep. 10, 2008 Page 482 of 1132

			-
0	0	0	Internal clock: counts on P∳/1
0	0	1	Internal clock: counts on Pφ/4
0	1	0	Internal clock: counts on P∳/16
0	1	1	Internal clock: counts on Pφ/64
1	0	0	External clock: counts on TCLKA pin in
1	0	1	External clock: counts on TCLKB pin in
1	1	0	External clock: counts on TCLKC pin i
1	1	1	External clock: counts on TCLKD pin i

Bit 0

0

1

0

1

TPSC0

Bit 0

TPSC0

Description

Description

Internal clock: counts on Po/1

Internal clock: counts on P_{\$\phi\$}/4

Internal clock: counts on Po/16

Internal clock: counts on P6/64

Table 13.8 TPSC2 to TPSC0 (Channel 1)

Bit 1

0

0

1

1

TPSC1

Bit 2

0

0

0

0

TPSC2

Table 15.7 TrSC2 to TrSC0 (Channel 0)

Bit 1

TPSC1

Bit 2

TPSC2

Channel

Channel

1

	1	0	0	External clock: counts on TCLKA pin i			
	1	0	1	External clock: counts on TCLKB pin i			
	1	1	0	Internal clock: counts on Pφ/256			
	1	1	1	Counts on TCNT2 overflow/underflow			
Note:	This setting is ignored when channel 1 is in phase counting mode.						

RENESAS

ESAS REJOS

Rev. 2.00 Sep. 10, 2008 Page

1	1	0	External clock: counts on TCLKC pin in
1	1	1	Internal clock: counts on Pφ/1024

Note: This setting is ignored when channel 2 is in phase counting mode.

Table 13.10 TPSC2 to TPSC0 (Channel 3)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
3	0	0	0	Internal clock: counts on Pφ/1
	0	0	1	Internal clock: counts on Pφ/4
	0	1	0	Internal clock: counts on Pφ/16
	0	1	1	Internal clock: counts on P
	1	0	0	External clock: counts on TCLKA pin in
	1	0	1	Internal clock: counts on Pφ/1024
	1	1	0	Internal clock: counts on P
	1	1	1	Internal clock: counts on Pφ/4096





<u>'</u>	ı	U	internal clock. Counts on F \psi 1024
 1	1	1	Counts on TCNT5 overflow/underflow

Note: This setting is ignored when channel 4 is in phase counting mode.

Table 13.12 TPSC2 to TPSC0 (Channel 5)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
5	0	0	0	Internal clock: counts on Pφ/1
	0	0	1	Internal clock: counts on Pφ/4
	0	1	0	Internal clock: counts on Pφ/16
	0	1	1	Internal clock: counts on Pφ/64
	1	0	0	External clock: counts on TCLKA pin i
	1	0	1	External clock: counts on TCLKC pin i
	1	1	0	Internal clock: counts on Pφ/256
	1	1	1	External clock: counts on TCLKD pin i

Note: This setting is ignored when channel 5 is in phase counting mode.

		-		- a p
				Specifies whether TGRB is to normally operate, and TGRD are to be used together for buffer ope When TGRD is used as a buffer register, TGRD capture/output compare is not generated.
				In channels 1, 2, 4, and 5, which have no TGRD reserved. It is always read as 0 and cannot be m
				0: TGRB operates normally
				1: TGRB and TGRD used together for buffer ope
	BFA	0	R/W	Buffer Operation A
				Specifies whether TGRA is to normally operate, and TGRC are to be used together for buffer ope When TGRC is used as a buffer register, TGRC capture/output compare is not generated.
				In channels 1, 2, 4, and 5, which have no TGRC reserved. It is always read as 0 and cannot be m
				0: TGRA operates normally
				1: TGRA and TGRC used together for buffer ope
3	MD3	0	R/W	Modes 3 to 0
2	MD2	0	R/W	Set the timer operating mode.
	MD1	0	R/W	MD3 is a reserved bit. The write value should alw
)	MD0	0	R/W	0. See table 13.13 for details.

Initial

Value

All 1

0

R/W

R/W

Description

Buffer Operation B

These bits are always read as 1 and cannot be r

Reserved

Bit Name

BFB

Bit

7, 6

5

4

3 2

1

Rev. 2.00 Sep. 10, 2008 Page 486 of 1132

0	1	1	0	Phase counting mode 3	,
0	1	1	1	Phase counting mode 4	
1	Х	Х	Х	_	
[Lege	nd]				

X: Don't care

- Notes: 1. MD3 is a reserved bit. The write value should always be 0.
 - 2. Phase counting mode cannot be set for channels 0 and 3. In this case, 0 sho be written to MD2.

To designate the input capture pin in TIOR, the DDR bit and ICR bit for the corresponding should be set to 0 and 1, respectively. For details, see section 12, I/O Ports.

• TIORH_0, TIOR_1, TIOR_2, TIORH_3, TIOR_4, TIOR_5

Bit	7	6	5	4	3	2	1	
Bit Name	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

• TIORL_0, TORL_3

Bit	7	6	5	4	3	2	1	
Bit Name	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

13.29.

• TIORL_0, TIORL_3

		Initial		
Bit	Bit Name	Value	R/W	Description
7	IOD3	0	R/W	I/O Control D3 to D0
6	IOD2	0	R/W	Specify the function of TGRD.
5	IOD1	0	R/W	For details, see tables 13.15, and 13.19
4	IOD0	0	R/W	
3	IOC3	0	R/W	I/O Control C3 to C0
2	IOC2	0	R/W	Specify the function of TGRC.
1	IOC1	0	R/W	For details, see tables 13.23, and 13.27.
0	IOC0	0	R/W	

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0	_	Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB0 pin
				capture — register	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCB0 pin
					Input capture at falling edge
1	0	1	x		Capture input source is TIOCB0 pin
					Input capture at both edges
1	1	х	х		Capture input source is channel 1/count
					Input capture at TCNT_1 count-up/count
[Lege	nd]				

X: Don't care

Note: * When bits TPSC2 to TPSC0 in TCR_1 are set to B'000 and Pφ/1 is used as the

TCNT_1 count clock, this setting is invalid and input capture is not generated.

RENESAS

Initial output is 0 output

Toggle output at compare match

Rev. 2.00 Sep. 10, 2008 Page 490 of 1132

0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCD0 pin
				capture — register*²	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCD0 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCD0 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 1/coun
					Input capture at TCNT_1 count-up/cour
[Lege	nd]				
X:	Don't o	care			
Notes	: 1. Wh	en bits T	PSC2 to 7	TPSC0 in TCR	_1 are set to B'000 and P ϕ /1 is used as t

Output disabled

Toggle output at compare match

0

0

0

1

1

0

1

0

setting is invalid and input capture/output compare is not generated.



TCNT_1 count clock, this setting is invalid and input capture is not generated 2. When the BFB bit in TMDR_0 is set to 1 and TGRD_0 is used as a buffer reg

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB1 pin
				capture	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCB1 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCB1 pin
					Input capture at both edges
1	1	Х	Х		TGRC_0 compare match/input capture
					Input capture at generation of TGRC_0 or match/input capture
[Lege	end]				
X:	Don't c	are			

Rev. 2.00 Sep. 10, 2008 Page 492 of 1132

RENESAS

Initial output is 0 output

Toggle output at compare match

REJ09B0364-0200

1	0	0		Output disabled
1	0	1		Initial output is 1 output
				0 output at compare match
1	1	0		Initial output is 1 output
				1 output at compare match
1	1	1		Initial output is 1 output
				Toggle output at compare match
Х	0	0	Input	Capture input source is TIOCB2 pin
			capture ——— register	Indui cadiule ai nsing edge
Х	0	1	register	Capture input source is TIOCB2 pin
				Input capture at falling edge
Х	1	Х		Capture input source is TIOCB2 pin
				Input capture at both edges
gend]				
Doi	n't care			

Toggle output at compare match

[Lege X:

0

)	1	0	0		Output disabled
)	1	0	1		Initial output is 1 output
					0 output at compare match
)	1	1	0		Initial output is 1 output
					1 output at compare match
)	1	1	1		Initial output is 1 output
					Toggle output at compare match
	0	0	0	Input	Capture input source is TIOCB3 pin
				capture — register	Input capture at rising edge
	0	0	1	— register	Capture input source is TIOCB3 pin
					Input capture at falling edge
	0	1	х		Capture input source is TIOCB3 pin
					Input capture at both edges
	1	х	х		Capture input source is channel 4/count
					Input capture at TCNT_4 count-up/count
eger	ıd]				

X: Don't care

Note:

REJ09B0364-0200



count clock, this setting is invalid and input capture is not generated.

Initial output is 0 output

Toggle output at compare match

Rev. 2.00 Sep. 10, 2008 Page 494 of 1132

					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCD3 pin
				capture —— register*²	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCD3 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCD3 pin
					Input capture at both edges
1	1	х	х		Capture input source is channel 4/coun
					Input capture at TCNT_4 count-up/cou
[Lege	nd]				
X:	Don't c	are			
Notes	s: 1. Wh	en bits T	PSC2 to	TPSC0 in TCR	_4 are set to B'000 and P∮/1 is used as t

0

1

1

0

0

0

1

0

0

setting is invalid and input capture/output compare is not generated.

TCNT_4 count clock, this setting is invalid and input capture is not generated 2. When the BFB bit in TMDR_3 is set to 1 and TGRD_3 is used as a buffer reg

Initial output is 0 output

Initial output is 1 output

Output disabled

Toggle output at compare match



0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCB4 pin
				capture	Input capture at rising edge
1	0	0	1	—— register	Capture input source is TIOCB4 pin
					Input capture at falling edge
1	0	1	х		Capture input source is TIOCB4 pin
					Input capture at both edges
1	1	х	х		Capture input source is TGRC_3 compa match/input capture
					Input capture at generation of TGRC_3 match/input capture
[Lege	end]				
X:	Don't o	care			

Rev. 2.00 Sep. 10, 2008 Page 496 of 1132



Initial output is 0 output

Toggle output at compare match

REJ09B0364-0200

1	0	0		Output disabled
1	0	1		Initial output is 1 output
				0 output at compare match
1	1	0		Initial output is 1 output
				1 output at compare match
1	1	1		Initial output is 1 output
				Toggle output at compare match
Х	0	0	Input	Capture input source is TIOCB5 pin
			capture — register	Input capture at rising edge
х	0	1	Tegistei	Capture input source is TIOCB5 pin
				Input capture at falling edge
Х	1	х		Capture input source is TIOCB5 pin
				Input capture at both edges
gend]				
Don't	care			

Toggle output at compare match

0

[Lege X:

Rev. 2.00 Sep. 10, 2008 Page

				<u></u>	
)	1	0	0	_	Output disabled
)	1	0	1	_	Initial output is 1 output
					0 output at compare match
)	1	1	0	_	Initial output is 1 output
					1 output at compare match
)	1	1	1	_	Initial output is 1 output
					Toggle output at compare match
l	0	0	1	Input	Capture input source is TIOCA0 pin
				capture — register	Input capture at rising edge
	0	0	0	– register	Capture input source is TIOCA0 pin
					Input capture at falling edge
ı	0	1	Χ	_	Capture input source is TIOCA0 pin
					Input capture at both edges
l	1	Х	Х	_	Capture input source is channel 1/count
					Input capture at TCNT_1 count-up/count
Legen	d]				

X: Don't care

When the bits TPSC2 to TPSC0 in TCR_1 are set to B'000 and P\psi/1 is used a Note: count clock of TCNT_1, this setting is invalid and input capture is not generate

REJ09B0364-0200



Initial output is 0 output

Toggle output at compare match

Rev. 2.00 Sep. 10, 2008 Page 498 of 1132

0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCC0 pin
	capture	capture — register*²	Input capture at rising edge		
1	0	0	1	register	Capture input source is TIOCC0 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCC0 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is channel 1/coun
					Input capture at TCNT_1 count-up/cour
[Leger	nd]				
X:	Don't o	are			
Note:					CR_1 are set to B'000 and P∳/1 is used is invalid and input capture is not generat

Initial output is 1 output 0 output at compare match

Output disabled

Toggle output at compare match

0

0

0

0

0

1

1

0

1



2. When the BFA bit in TMDR_0 is set to 1 and TGRC_0 is used as a buffer reg setting is invalid and input capture/output compare is not generated.

0	1	0	0		Output disabled
0	1	0	1		Initial output is 1 output
					0 output at compare match
0	1	1	0		Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCA1 pin
				capture	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCA1 pin
					Input capture at falling edge
1	0	1	Х		Capture input source is TIOCA1 pin
					Input capture at both edges
1	1	Х	Х	_	Capture input source is TGRA_0 compa match/input capture
					Input capture at generation of channel 0, compare match/input capture
[Lege	end]				
X:	Don't c	care			

Rev. 2.00 Sep. 10, 2008 Page 500 of 1132

RENESAS

Initial output is 0 output

Toggle output at compare match

1	0	0		Output disabled
1	0	1		Initial output is 1 output
				0 output at compare match
1	1	0		Initial output is 1 output
				1 output at compare match
1	1	1		Initial output is 1 output
				Toggle output at compare match
Х	0	0	Input	Capture input source is TIOCA2 pin
			capture register	Input capture at rising edge
Х	0	1	register	Capture input source is TIOCA2 pin
				Input capture at falling edge
Х	1	Х		Capture input source is TIOCA2 pin
				Input capture at both edges
gend]				
Dor	n't care			

Toggle output at compare match

[Lege X:

0

)	1	0	0		Output disabled
)	1	0	1		Initial output is 1 output
					0 output at compare match
)	1	1	0		Initial output is 1 output
					1 output at compare match
)	1	1	1		Initial output is 1 output
					Toggle output at compare match
	0	0	0	Input	Capture input source is TIOCA3 pin
				capture — register	Input capture at rising edge
	0	0	1	— register	Capture input source is TIOCA3 pin
					Input capture at falling edge
	0	1	Х	_	Capture input source is TIOCA3 pin
					Input capture at both edges
	1	Х	Х		Capture input source is channel 4/count
					Input capture at TCNT_4 count-up/count
eaer	ndl				

X: Don't care

When the bits TPSC2 to TPSC0 in TCR_4 are set to B'000 and Pφ/1 is used a Note: count clock of TCNT_4, this setting is invalid and input capture is not generate

REJ09B0364-0200



Initial output is 0 output

Toggle output at compare match

Rev. 2.00 Sep. 10, 2008 Page 502 of 1132

					·		
					1 output at compare match		
0	1	1	1	_	Initial output is 1 output		
					Toggle output at compare match		
1	0	0	0	Input	Capture input source is TIOCC3 pin		
•	capture —— register*²	Input capture at rising edge					
1	0	0	1	— register	Capture input source is TIOCC3 pin		
					Input capture at falling edge		
1	0	1	Х		Capture input source is TIOCC3 pin		
					Input capture at both edges		
1	1	Х	Х		Capture input source is channel 4/cour		
					Input capture at TCNT_4 count-up/cou		
[Lege	nd]						
X:	Don't c	are					
Note:	Note: 1. When the bits TPSC2 to TPSC0 in TCR_4 are set to B'000 and Pφ/1 is used count clock of TCNT_4, this setting is invalid and input capture is not generat						

Initial output is 1 output 0 output at compare match

Initial output is 1 output

Output disabled

Toggle output at compare match

0

0

0

0

1

1

1

1

0

0

1

1

0

1

0

2. When the BFA bit in TMDR_3 is set to 1 and TGRC_3 is used as a buffer reg setting is invalid and input capture/output compare is not generated.

Rev. 2.00 Sep. 10, 2008 Page

0	1	0	0		Output disabled
0	1	0	1	_	Initial output is 1 output
					0 output at compare match
0	1	1	0	_	Initial output is 1 output
					1 output at compare match
0	1	1	1		Initial output is 1 output
					Toggle output at compare match
1	0	0	0	Input	Capture input source is TIOCA4 pin
				capture	Input capture at rising edge
1	0	0	1	— register	Capture input source is TIOCA4 pin
					Input capture at falling edge
1	0	1	Х	_	Capture input source is TIOCA4 pin
					Input capture at both edges
1	1	Х	Х		Capture input source is TGRA_3 compa match/input capture
					Input capture at generation of TGRA_3 on match/input capture
[Lege	nd]				
X:	Don't c	care			

Toggle output at compare match

Rev. 2.00 Sep. 10, 2008 Page 504 of 1132

RENESAS

REJ09B0364-0200

	1	0	0		Output disabled
	1	0	1	_	Initial output is 1 output
					0 output at compare match
	1	1	0	_	Initial output is 1 output
					1 output at compare match
	1	1	1	_	Initial output is 1 output
					Toggle output at compare match
	Χ	0	0	Input	Input capture source is TIOCA5 pin
				capture - register	Input capture at rising edge
	Χ	0	1	- register	Input capture source is TIOCA5 pin
					Input capture at falling edge
	Χ	1	Х	_	Input capture source is TIOCA5 pin
					Input capture at both edges
gend]					
С	on't care)			

Toggle output at compare match

0

[Lege X:

Rev. 2.00 Sep. 10, 2008 Page

Initial

Bit	Bit Name	value	R/W	Description
7	TTGE*	0	R/W	A/D Conversion Start Request Enable
				Enables/disables generation of A/D conversion requests by TGRA input capture/compare match
				0: A/D conversion start request generation disab
				1: A/D conversion start request generation enab
6		1		Reserved
				This bit is always read as 1 and cannot be modi-
5	TCIEU	0	R/W	Underflow Interrupt Enable
				Enables/disables interrupt requests (TCIU) by the flag when the TCFU flag in TSR is set to 1 in charge, 4, and 5.
				In channels 0 and 3, bit 5 is reserved. It is alway 0 and cannot be modified.
				0: Interrupt requests (TCIU) by TCFU disabled
				1: Interrupt requests (TCIU) by TCFU enabled
4	TCIEV	0	R/W	Overflow Interrupt Enable
				Enables/disables interrupt requests (TCIV) by the flag when the TCFV flag in TSR is set to 1.
				0: Interrupt requests (TCIV) by TCFV disabled
				1: Interrupt requests (TCIV) by TCFV enabled

Rev. 2.00 Sep. 10, 2008 Page 506 of 1132

			In channels 1, 2, 4, and 5, bit 2 is reserved. It is alwa 0 and cannot be modified.
			0: Interrupt requests (TGIC) by TGFC bit disabled
			1: Interrupt requests (TGIC) by TGFC bit enabled
TGIEB	0	R/W	TGR Interrupt Enable B
			Enables/disables interrupt requests (TGIB) by the TG when the TGFB bit in TSR is set to 1.
			0: Interrupt requests (TGIB) by TGFB bit disabled
			1: Interrupt requests (TGIB) by TGFB bit enabled
TGIEA	0	R/W	TGR Interrupt Enable A
			Enables/disables interrupt requests (TGIA) by the TG when the TGFA bit in TSR is set to 1.

when the TGFC bit in TSR is set to 1 in channels 0 a

0: Interrupt requests (TGIA) by TGFA bit disabled 1: Interrupt requests (TGIA) by TGFA bit enabled

0

R/(W)*

13.3.5 Timer Status Register (TSR)

The bit 7 in TIER of unit 1 is a reserved bit This bit is always read as 0 and th

1

R

value should not be changed.

1

1

0

Note:

Initial Value

R/W

TSR indicates the status of each channel. The TPU has six TSR registers, one for each c

Bit 7 6 5 3 2 1 TCFU Bit Name **TCFD TCFV** TGFD **TGFC TGFB**

0

R/(W)*

0

R/(W)*

Note: * Only 0 can be written to bits 5 to 0, to clear flags.

0

R/(W)*

0

R/(W)*



5	TCFU	0	R/(W)*	Underflow Flag
				Status flag that indicates that a TCNT underflow has when channels 1, 2, 4, and 5 are set to phase counti
				In channels 0 and 3, bit 5 is reserved. It is always rea and cannot be modified.
				[Setting condition]
				When the TCNT value underflows (changes from H'CH'FFFF)
				[Clearing condition]
				When a 0 is written to TCFU after reading TCFU = 1
				(When the CPU is used to clear this flag by writing 0 corresponding interrupt is enabled, be sure to read the after writing 0 to it.)
4	TCFV	0	R/(W)*	Overflow Flag
				Status flag that indicates that a TCNT overflow has o
				[Setting condition]
				When the TCNT value overflows (changes from H'FF H'0000)
				[Clearing condition]
				When a 0 is written to TCFV after reading TCFV = 1
				(When the CPU is used to clear this flag by writing 0 corresponding interrupt is enabled, be sure to read the

Rev. 2.00 Sep. 10, 2008 Page 508 of 1132



RENESAS

after writing 0 to it.)

				 When 0 is written to TGFD after reading TO (When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
2	TGFC	0	R/(W)*	Input Capture/Output Compare Flag C
				Status flag that indicates the occurrence of TG capture or compare match in channels 0 and 3
				In channels 1, 2, 4, and 5, bit 2 is reserved. It i read as 0 and cannot be modified.
				[Setting conditions]
				• When TCNT = TGRC while TGRC is functioutput compare register
				 When TCNT value is transferred to TGRC capture signal while TGRC is functioning a capture register
				[Clearing conditions]
				 When DTC is activated by a TGIC interrupt DISEL bit in MRB of DTC is 0
				• When 0 is written to TGFC after reading TC
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)

capture signal while TGRD is functioning as

When DTC is activated by a TGID interrupt

DISEL bit in MRB of DTC is 0

capture register [Clearing conditions]

[Clearing conditions]

• When DTC is activated by a TGIB interrupt w
DISEL bit in MRB of DTC is 0

• When 0 is written to TGFB after reading TGF
(When the CPU is used to clear this flag by w
while the corresponding interrupt is enabled,
to read the flag after writing 0 to it.)

0 TGFA 0 R/(W)* Input Capture/Output Compare Flag A
Status flag that indicates the occurrence of TGR

capture register

capture or compare match.

output compare register

DISEL bit in MRB of DTC is 0

[Setting conditions]

capture register [Clearing conditions]

the DTA bit in DMDR of DTC is 1
 When 0 is written to TGFA after r

Only 0 can be written to clear the flag.

When 0 is written to TGFA after reading TGF (When the CPU is used to clear this flag by while the corresponding interrupt is enabled,

to read the flag after writing 0 to it.)

When TCNT = TGRA while TGRA is function

When DTC is activated by a TGIA interrupt v

When DMAC is activated by a TGIA interrupt

 When TCNT value is transferred to TGRA by capture signal while TGRA is functioning as

Note:

Rev. 2.00 Sep. 10, 2008 Page 510 of 1132

Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

13.3.7 Timer General Register (TGR)

TGR is a 16-bit readable/writable register with a dual function as output compare and in capture registers. The TPU has 16 TGR registers, four each for channels 0 and 3 and two channels 1, 2, 4, and 5. TGRC and TGRD for channels 0 and 3 can also be designated for operation as buffer registers. The TGR registers cannot be accessed in 8-bit units; they realways be accessed in 16-bit units. TGR and buffer register combinations during buffer are TGRA–TGRC and TGRB–TGRD.

Bit	15	14	13	12	11	10	9	
Bit Name								
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								Π
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 10, 2008 Page

	alue F		Description Reserved
A	'II O -		Reserved
			i lesei veu
			The write value should always be 0.
5 0	F	R/W	Counter Start 5 to 0
4 0	F	R/W	These bits select operation or stoppage for TCN
3 0	F		If 0 is written to the CST bit during operation with
2 0	F	M/ V V	TIOC pin designated for output, the counter stop TIOC pin output compare output level is retained
1 0	F		is written to when the CST bit is cleared to 0, the
0 0	F	R/W	output level will be changed to the set initial outp
			0: TCNT_5 to TCNT_0 count operation is stoppe
			1: TCNT_5 to TCNT_0 performs count operation
	4 0 3 0 2 0 1 0	4 0 F 3 0 F 2 0 F 1 0 F	4 0 R/W 3 0 R/W 2 0 R/W 1 0 R/W 0 0 R/W

Rev. 2.00 Sep. 10, 2008 Page 512 of 1132

			The write value should always be 0.
SYNC5	0	R/W	Timer Synchronization 5 to 0
SYNC4	0	R/W	These bits select whether operation is independ
SYNC3	0	R/W	synchronized with other channels.
SYNC2	0	R/W	When synchronous operation is selected, syncl presetting of multiple channels, and synchronous
SYNC1	0	R/W	through counter clearing on another channel ar
SYNC0	0	R/W	To set synchronous operation, the SYNC bits for two channels must be set to 1. To set synchron clearing, in addition to the SYNC bit, the TCNT source must also be set by means of bits CCLF CCLR0 in TCR.
			0: TCNT_5 to TCNT_0 operate independently (presetting/clearing is unrelated to other chan
			 TCNT_5 to TCNT_0 perform synchronous or (TCNT synchronous presetting/synchronous possible)

Initial

value

All 0

R/W

R/W

Description

Reserved

Bit Name

Bit

7, 6

5 4

3

2

1

0

Rev. 2.00 Sep. 10, 2008 Page

When one of bits CST0 to CST5 is set to 1 in TSTR, the TCNT counter for the correspondent channel starts counting. TCNT can operate as a free-running counter, periodic counter, at

(a) Example of count operation setting procedure

Figure 13.3 shows an example of the count operation setting procedure.




Figure 13.3 Example of Counter Operation Setting Procedure




Figure 13.4 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the channel performs periodic count operation. The TGR register for setting the period is deas an output compare register, and counter clearing by compare match is selected by me CCLR2 to CCLR0 in TCR. After the settings have been made, TCNT starts count-up of a periodic counter when the corresponding bit in TSTR is set to 1. When the count value the value in TGR, the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests a After a compare match, TCNT starts counting up again from H'0000.

Rev. 2.00 Sep. 10, 2008 Page

Figure 13.5 Periodic Counter Operation

(2) Waveform Output by Compare Match

The TPU can perform 0, 1, or toggle output from the corresponding output pin using a comatch.

(a) Example of setting procedure for waveform output by compare match

Figure 13.6 shows an example of the setting procedure for waveform output by a compar




Figure 13.6 Example of Setting Procedure for Waveform Output by Compare M




Figure 13.7 Example of 0-Output/1-Output Operation

Figure 13.8 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing by compare match B), and settings have been made so that output is toggled by both commatch A and compare match B.




Figure 13.8 Example of Toggle Output Operation

Rev. 2.00 Sep. 10, 2008 Page

Example of setting procedure for input capture operation

Figure 13.9 shows an example of the setting procedure for input capture operation.




Figure 13.9 Example of Setting Procedure for Input Capture Operation







Figure 13.10 Example of Input Capture Operation

Figure 13.11 shows an example of the synchronous operation setting procedure.



- [2] When the TCNT counter of any of the channels designated for synchronous operation is written to, the same value is simultaneously written to the other TCNT counters.
- [3] Use bits CCLR2 to CCLR0 in TCR to specify TCNT clearing by input capture/output compare, etc.
- [4] Use bits CCLR2 to CCLR0 in TCR to designate synchronous clearing for the counter clearing source.
- [5] Set the CST bits in TSTR for the relevant channels to 1, to start the count operation.

Figure 13.11 Example of Synchronous Operation Setting Procedure

Rev. 2.00 Sep. 10, 2008 Page 520 of 1132



For details on PWM modes, see section 13.4.5, PWM Modes.




Figure 13.12 Example of Synchronous Operation

Rev. 2.00 Sep. 10, 2008 Page

Channel	Timer General Register	Buffer Register
0	TGRA_0	TGRC_0
	TGRB_0	TGRD_0
3	TGRA_3	TGRC_3
	TGRB_3	TGRD_3

• When TGR is an output compare register

When a compare match occurs, the value in the buffer register for the corresponding of transferred to the timer general register.

This operation is illustrated in Figure 13.13.




Figure 13.13 Compare Match Buffer Operation



Figure 13.14 Input Capture Buffer Operation

(1) Example of Buffer Operation Setting Procedure

Figure 13.15 shows an example of the buffer operation setting procedure.




Figure 13.15 Example of Buffer Operation Setting Procedure

Rev. 2.00 Sep. 10, 2008 Page

For details on PWM modes, see section 13.4.5, PWM Modes.

TCNT value

TGRB_0

H'0200

H'0200

TGRC_0

H'0200

H'0450

H'0450

H'0450

TGRA_0

H'0450

TIOCA

Figure 13.16 Example of Buffer Operation (1)






Figure 13.17 Example of Buffer Operation (2)

Rev. 2.00 Sep. 10, 2008 Page

Note: When phase counting mode is set for channel 1 or 4, the counter clock setting is and the counter operates independently in phase counting mode.

Table 13.31 Cascaded Combinations

Combination	Upper 16 Bits	Lower 16 Bits
Channels 1 and 2	TCNT_1	TCNT_2
Channels 4 and 5	TCNT_4	TCNT_5

(1) Example of Cascaded Operation Setting Procedure

Figure 13.18 shows an example of the setting procedure for cascaded operation.




Figure 13.18 Cascaded Operation Setting Procedure




Figure 13.19 Example of Cascaded Operation (1)

Figure 13.20 illustrates the operation when counting upon TCNT_2 overflow/underflow set for TCNT_1, and phase counting mode has been designated for channel 2.

TCNT_1 is incremented by TCNT_2 overflow and decremented by TCNT_2 underflow




Figure 13.20 Example of Cascaded Operation (2)

Rev. 2.00 Sep. 10, 2008 Page

There are two PWM modes, as described below.

1. PWM mode 1

TGRC with TGRD. The outputs specified by bits IOA3 to IOA0 and IOC3 to IOC0 in are output from the TIOCA and TIOCC pins at compare matches A and C, respective outputs specified by bits IOB3 to IOB0 and IOD3 to IOD0 in TIOR are output at commatches B and D, respectively. The initial output value is the value set in TGRA or T the set values of paired TGRs are identical, the output value does not change when a match occurs.

PWM output is generated from the TIOCA and TIOCC pins by pairing TGRA with T

In PWM mode 1, a maximum 8-phase PWM output is possible.

2. PWM mode 2

PWM output is generated using one TGR as the cycle register and the others as duty of registers. The output specified in TIOR is performed by means of compare matches. I counter clearing by a synchronous register compare match, the output value of each p initial value set in TIOR. If the set values of the cycle and duty cycle registers are ide

output value does not change when a compare match occurs. In PWM mode 2, a maximum 15-phase PWM output is possible by combined use wit synchronous operation.

The correspondence between PWM output pins and registers is shown in table 13.32.

	TGRD_3		TIOCD3
4	TGRA_4	TIOCA4	TIOCA4
	TGRB_4		TIOCB4
5	TGRA_5	TIOCA5	TIOCA5
	TGRB_5		TIOCB5
Note:	In PWM mode 2, PWM output is no	t possible for the TGR i	register in which the cy

TIOCA2

TIOCA3

TIOCC3

TIOCA2

TIOCB2

TIOCA3

TIOCB3

TIOCC3

TGRA_2

TGRB_2

TGRA_3

TGRB_3

TGRC_3

2

3




Figure 13.21 Example of PWM Mode Setting Procedure

(1) Examples of PWM Mode Operation

Figure 13.22 shows an example of PWM mode 1 operation.

In this example, TGRA compare match is set as the TCNT clearing source, 0 is set for the initial output value and output value, and 1 is set as the TGRB output value.

In this case, the value set in TGRA is used as the cycle, and the value set in TGRB registed duty cycle.

In this example, synchronous operation is designated for channels 0 and 1, TGRB_1 commatch is set as the TCNT clearing source, and 0 is set for the initial output value and 1 foutput value of the other TGR registers (TGRA_0 to TGRD_0, TGRA_1), to output a 5 PWM waveform.

In this case, the value set in TGRB_1 is used as the cycle, and the values set in the other the duty cycle.




Figure 13.23 Example of PWM Mode Operation (2)




Figure 13.24 Example of PWM Mode Operation (3)



This can be used for two-phase encoder pulse input.

When overflow occurs while TCNT is counting up, the TCFV flag in TSR is set; when a occurs while TCNT is counting down, the TCFU flag is set.

The TCFD bit in TSR is the count direction flag. Reading the TCFD flag provides an inwhether TCNT is counting up or down.

Table 13.33 shows the correspondence between external clock pins and channels.

Table 13.33 Clock Input Pins in Phase Counting Mode

	External Clock Pi		
Channels	A-Phase	B-Phase	
When channel 1 or 5 is set to phase counting mode	TCLKA	TCLKB	
When channel 2 or 4 is set to phase counting mode	TCLKC	TCLKD	

<Phase counting mode>

Figure 13.25 Example of Phase Counting Mode Setting Procedure

Rev. 2.00 Sep. 10, 2008 Page 534 of 1132






Figure 13.26 Example of Phase Counting Mode 1 Operation

Table 13.34 Up/Down-Count Conditions in Phase Counting Mode 1

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	<u>_</u>	Up-count
Low level	¥	
<u>_</u>	Low level	
₹_	High level	
High level	¥.	Down-count
Low level	<u>_</u>	
<u>_</u>	High level	
₹_	Low level	
[Legend]		

☐: Rising edge

L: Falling edge



Rev. 2.00 Sep. 10, 2008 Page




Figure 13.27 Example of Phase Counting Mode 2 Operation

Table 13.35 Up/Down-Count Conditions in Phase Counting Mode 2

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	<u>_</u>	Don't care
Low level	₹_	Don't care
<u></u>	Low level	Don't care
₹.	High level	Up-count
High level	₹_	Don't care
Low level	<u>_</u>	Don't care
<u></u>	High level	Don't care
₹_	Low level	Down-count
F1 13		_

[Legend]

L: Falling edge




Figure 13.28 Example of Phase Counting Mode 3 Operation

Table 13.36 Up/Down-Count Conditions in Phase Counting Mode 3

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level		Don't care
Low level	¥	Don't care
<u>_</u>	Low level	Don't care
₹_	High level	Up-count
High level	¥	Down-count
Low level		Don't care
<u>_</u>	High level	Don't care
₹_	Low level	Don't care
[Legend]		

L: Falling edge

Rev. 2.00 Sep. 10, 2008 Page




Figure 13.29 Example of Phase Counting Mode 4 Operation

Table 13.37 Up/Down-Count Conditions in Phase Counting Mode 4

TCLKA (Channels 1 and 5) TCLKC (Channels 2 and 4)	TCLKB (Channels 1 and 5) TCLKD (Channels 2 and 4)	Operation
High level	<u>_</u>	Up-count
Low level	Ŧ_	
<u></u>	Low level	Don't care
₹	High level	
High level	Ŧ_	Down-count
Low level		
<u></u>	High level	Don't care
₹	Low level	
[Legend]		

- **√**: Rising edge

L: Falling edge

in buffer mode. The channel 1 counter input clock is designated as the TGRB_0 input casource, and the pulse width of 2-phase encoder 4-multiplication pulses is detected.

TGRA_1 and TGRB_1 for channel 1 are designated for input capture, channel 0 TGRA_TGRC_0 compare matches are selected as the input capture source, and the up/down-covalues for the control cycles are stored.

This procedure enables accurate position/speed detection to be achieved.




Figure 13.30 Phase Counting Mode Application Example



Rev. 2.00 Sep. 10, 2008 Page

channel is fixed. For details, see section 7, Interrupt Controller. Rev. 2.00 Sep. 10, 2008 Page 540 of 1132 RENESAS REJ09B0364-0200

	TCI2V	TCNT_2 overflow	TCFV_2	Not possible
	TCI2U	TCNT_2 underflow	TCFU_2	Not possible
3	TGI3A	TGRA_3 input capture/compare match	TGFA_3	Possible
	TGI3B	TGRB_3 input capture/compare match	TGFB_3	Possible
	TGI3C	TGRC_3 input capture/compare match	TGFC_3	Possible
	TGI3D	TGRD_3 input capture/compare match	TGFD_3	Possible
	TCI3V	TCNT_3 overflow	TCFV_3	Not possible
4	TGI4A	TGRA_4 input capture/compare match	TGFA_4	Possible
	TGI4B	TGRB_4 input capture/compare match	TGFB_4	Possible
	TCI4V	TCNT_4 overflow	TCFV_4	Not possible
	TCI4U	TCNT_4 underflow	TCFU_4	Not possible
5	TGI5A	TGRA_5 input capture/compare match	TGFA_5	Possible
	TGI5B	TGRB_5 input capture/compare match	TGFB_5	Possible
	TCI5V	TCNT_5 overflow	TCFV_5	Not possible
	TCI5U	TCNT_5 underflow	TCFU_5	Not possible
Note:		shows the initial state immediately afte be changed by the interrupt controller.	r a reset. T	he relative cha

TGRA_1 input capture/compare match

TGRB_1 input capture/compare match

TGRA_2 input capture/compare match

TGRB 2 input capture/compare match

TCNT_1 overflow

TCNT_1 underflow

TGFA_1

TGFB_1

TCFV_1

TCFU_1

TGFA_2

TGFB_2

Possible

Possible

Possible

Possible

Not possible

Not possible

Pos

Not

Not

Not

Pos

Not

Not

Not
Not
Not

Not Pos Not

Not

Not Pos

Not Not

1

2

TGI1A

TGI1B

TCI1V

TCI1U

TGI2A

TGI2B



REJ09

Rev. 2.00 Sep. 10, 2008 Page

(3) Underflow Interrupt

An interrupt is requested if the TCIEU bit in TIER is set to 1 when the TCFU flag in TSF 1 by the occurrence of a TCNT underflow on a channel. The interrupt request is cleared by clearing the TCFU flag to 0. The TPU has four underflow interrupts, one each for channel and 5.

13.6 DTC Activation

The DTC can be activated by the TGR input capture/compare match interrupt for a chanrel details, see section 11, Data Transfer Controller (DTC).

A total of 16 TPU input capture/compare match interrupts can be used as DTC activation four each for channels 0 and 3, and two each for channels 1, 2, 4, and 5.

13.7 DMAC Activation

The DMAC can be activated by the TGRA input capture/compare match interrupt for a c For details, see section 10, DMA Controller (DMAC).

In TPU, one in each channel, totally six TGRA input capture/compare match interrupts coused as DMAC activation sources.

RENESAS

converter conversion start sources, one for each channel.

13.9 Operation Timing

13.9.1 Input/Output Timing

(1) TCNT Count Timing

Figure 13.31 shows TCNT count timing in internal clock operation, and Figure 13.32 sh TCNT count timing in external clock operation.




Figure 13.31 Count Timing in Internal Clock Operation

Rev. 2.00 Sep. 10, 2008 Page

(2) Output Compare Output Timing

A compare match signal is generated in the final state in which TCNT and TGR match (the at which the count value matched by TCNT is updated). When a compare match signal is generated, the output value set in TIOR is output at the output compare output pin (TIOC After a match between TCNT and TGR, the compare match signal is not generated until to TCNT input clock is generated.

Figure 13.33 shows output compare output timing.




Figure 13.33 Output Compare Output Timing





Figure 13.34 Input Capture Input Signal Timing

(4) Timing for Counter Clearing by Compare Match/Input Capture

Figure 13.35 shows the timing when counter clearing by compare match occurrence is s and Figure 13.36 shows the timing when counter clearing by input capture occurrence is




Figure 13.35 Counter Clear Timing (Compare Match)

(5) Buffer Operation Timing

Figures 13.37 and 13.38 show the timings in buffer operation.




Figure 13.37 Buffer Operation Timing (Compare Match)




Figure 13.38 Buffer Operation Timing (Input Capture)

Rev. 2.00 Sep. 10, 2008 Page 546 of 1132






Figure 13.39 TGI Interrupt Timing (Compare Match)

(2) TGF Flag Setting Timing in Case of Input Capture

Figure 13.40 shows the timing for setting of the TGF flag in TSR by input capture occur the TGI interrupt request signal timing.




Figure 13.40 TGI Interrupt Timing (Input Capture)



Rev. 2.00 Sep. 10, 2008 Page




Figure 13.41 TCIV Interrupt Setting Timing




Figure 13.42 TCIU Interrupt Setting Timing

REJ09B0364-0200






Figure 13.43 Timing for Status Flag Clearing by CPU

The status flag and interrupt request signal are cleared in synchronization with P ϕ after DMAC transfer has started, as shown in Figure 13.44. If conflict occurs for clearing the and interrupt request signal due to activation of multiple DTC or DMAC transfers, it witto five clock cycles (P ϕ) for clearing them, as shown in Figure 13.45. The next transfer masked for a longer period of either a period until the current transfer ends or a period f clock cycles (P ϕ) from the beginning of the transfer. Note that in the DTC transfer, the smay be cleared during outputting the destination address.

Figure 13.44 Timing for Status Flag Clearing by DTC/DMAC Activation (




Figure 13.45 Timing for Status Flag Clearing by DTC/DMAC Activation (2

The input clock pulse width must be at least 1.5 states in the case of single-edge detection least 2.5 states in the case of both-edge detection. The TPU will not operate properly win arrower pulse width.

In phase counting mode, the phase difference and overlap between the two input clocks least 1.5 states, and the pulse width must be at least 2.5 states. Figure 13.46 shows the ir conditions in phase counting mode.




Figure 13.46 Phase Difference, Overlap, and Pulse Width in Phase Counting

13.10.4 Conflict between TCNT Write and Clear Operations

If the counter clearing signal is generated in the T2 state of a TCNT write cycle, TCNT c takes precedence and the TCNT write is not performed. Figure 13.47 shows the timing in case.




Figure 13.47 Conflict between TCNT Write and Clear Operations

Rev. 2.00 Sep. 10, 2008 Page 552 of 1132

REJ09B0364-0200






Figure 13.48 Conflict between TCNT Write and Increment Operations

13.10.6 Conflict between TGR Write and Compare Match

If a compare match occurs in the T2 state of a TGR write cycle, the TGR write takes proposed and the compare match signal is disabled. A compare match also does not occur when the value as before is written.

Figure 13.49 shows the timing in this case.




Figure 13.49 Conflict between TGR Write and Compare Match



Rev. 2.00 Sep. 10, 2008 Page




Figure 13.50 Conflict between Buffer Register Write and Compare Match

13.10.8 Conflict between TGR Read and Input Capture

If the input capture signal is generated in the T1 state of a TGR read cycle, the data that i will be the data after input capture transfer.

Figure 13.51 shows the timing in this case.




Figure 13.51 Conflict between TGR Read and Input Capture

Rev. 2.00 Sep. 10, 2008 Page 554 of 1132

REJ09B0364-0200

RENESAS




Figure 13.52 Conflict between TGR Write and Input Capture




Figure 13.53 Conflict between Buffer Register Write and Input Capture




Figure 13.54 Conflict between Overflow and Counter Clearing

13.10.12 Conflict between TCNT Write and Overflow/Underflow

If an overflow/underflow occurs due to increment/decrement in the T2 state of a TCNT cycle, the TCNT write takes precedence and the TCFV/TCFU flag in TSR is not set.

Figure 13.55 shows the operation timing when there is conflict between TCNT write and overflow.




Figure 13.55 Conflict between TCNT Write and Overflow



Rev. 2.00 Sep. 10, 2008 Page

be cleared to flait the output. For details, see section 12, 1/O Forts.

13.10.15 Interrupts and Module Stop Mode

If module stop state is entered when an interrupt has been requested, it will not be possible the CPU interrupt source or the DTC and DMAC activation sources. Interrupts should the disabled before entering module stop state.

Rev. 2.00 Sep. 10, 2008 Page 558 of 1132 REJ09B0364-0200



- Four output groups
 - Selectable output trigger signals
 - Non-overlapping mode
 - Can operate together with the data transfer controller (DTC) and DMA controller (D
 - Inverted output can be set
 - Module stop state specifiable

Table 14.1 List of PPG Functions

	Functi	ion	PPG0	PPG1
PPG output trigger	TPU0	Compare match	Possible	Not possibl
		Input capture	Possible	Not possibl
	TPU1	Compare match	Not possible	Possible
		Input capture	Not possible	Not possib
Non-overlapping mo	ode		Possible	Possible
Output data transfer	r	DTC	Possible	Possible
		DMAC	Possible	Possible
Inverted output			Possible	Possible
•				




Figure 14.1 Block Diagram of PPG (Unit 0)

Rev. 2.00 Sep. 10, 2008 Page 560 of 1132

REJ09B0364-0200






Figure 14.2 Block Diagram of PPG (Unit 1)

1 00	Output	
PO4	Output	Group 1 pulse output
PO5	Output	
PO6	Output	
P07	Output	
PO8	Output	Group 2 pulse output
PO9	Output	
PO10	Output	
PO11	Output	
PO12	Output	Group 3 pulse output
PO13	Output	
PO14	Output	
PO15	Output	

Rev. 2.00 Sep. 10, 2008 Page 562 of 1132

RENESAS

F	PO24	Output	Group 6 pulse output
F	PO25	Output	
F	PO26	Output	
F	PO27	Output	
F	PO28	Output	Group 7 pulse output
F	PO29	Output	
F	PO30	Output	
F	PO31	Output	

- Next data register H (NDRH)
 - Next data register L (NDRL)
 - PPG output control register (PCR)
 - PPG output mode register (PMR)

Unit 1:

- Next data enable register H_1 (NDERH_1)
- Next data enable register L_1 (NDERL_1)
- Output data register H_1 (PODRH_1)
- Output data register L_1 (PODRL_1)
- Next data register H_1 (NDRH_1)
- Next data register L_1 (NDRL_1)
- PPG output control register_1 (PCR_1)
- PPG output mode register_1 (PMR_1)

NDERL

Bit	7	6	5	4	3	2	1	
Bit Name	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2	NDER1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

• NDERH

		Initial		
Bit	Bit Name	Value	R/W	Description
7	NDER15	0	R/W	Next Data Enable 15 to 8
6	NDER14	0	R/W	When a bit is set to 1, the value in the correspo
5	NDER13	0	R/W	NDRH bit is transferred to the PODRH bit by th output trigger. Values are not transferred from I
4	NDER12	0	R/W	PODRH for cleared bits.
3	NDER11	0	R/W	
2	NDER10	0	R/W	
1	NDER9	0	R/W	
0	NDFR8	0	R/W	

)	NDER0	0	R/W
	NDER1	0	R/W

• NDERH_1

Bit	Bit Name	Initial Value	R/W	Description
7	NDER31	0	R/W	Next Data Enable 31 to 24
6	NDER30	0	R/W	When a bit is set to 1, the value in the correspon
5	NDER29	0	R/W	NDRH_1 bit is transferred to the PODRH_1 bit b
4	NDER28	0	R/W	selected output trigger. Values are not transferre NDRH_1 to PODRH_1 for cleared bits.
3	NDER27	0	R/W	
2	NDER26	0	R/W	
1	NDER25	0	R/W	
0	NDER24	0	R/W	

Rev. 2.00 Sep. 10, 2008 Page 566 of 1132

1	NDER17	0	R/W	
0	NDER16	0	R/W	

14.3.2 Output Data Registers H, L (PODRH, PODRL)

PODRH and PODRL store output data for use in pulse output. A bit that has been set fo output by NDER is read-only and cannot be modified.

• PODRH

Bit	7	6	5	4	3	2	1	
Bit Name	POD15	POD14	POD13	POD12	POD11	POD10	POD9	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

• PODRL

Bit	7	6	5	4	3	2	1	
Bit Name	POD7	POD6	POD5	POD4	POD3	POD2	POD1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 10, 2008 Page

1	POD9	0	R/W
0	POD8	0	R/W

• PODRL

		Initial		
Bit	Bit Name	Value	R/W	Description
7	POD7	0	R/W	Output Data Register 7 to 0
6	POD6	0	R/W	For bits which have been set to pulse output by
5	POD5	0	R/W	the output trigger transfers NDRL values to this a during PPG operation. While NDERL is set to 1,
4	POD4	0	R/W	cannot write to this register. While NDERL is clear
3	POD3	0	R/W	initial output value of the pulse can be set.
2	POD2	0	R/W	
1	POD1	0	R/W	
0	POD0	0	R/W	
	7 6 5 4 3 2	7 POD7 6 POD6 5 POD5 4 POD4 3 POD3 2 POD2 1 POD1	Bit Bit Name Value 7 POD7 0 6 POD6 0 5 POD5 0 4 POD4 0 3 POD3 0 2 POD2 0 1 POD1 0	Bit Bit Name Value R/W 7 POD7 0 R/W 6 POD6 0 R/W 5 POD5 0 R/W 4 POD4 0 R/W 3 POD3 0 R/W 2 POD2 0 R/W 1 POD1 0 R/W

Rev. 2.00 Sep. 10, 2008 Page 568 of 1132

POD24	0	R/W
POD25	0	R/W

• PODRL_1

		Initial		
Bit	Bit Name	Value	R/W	Description
7	POD23	0	R/W	Output Data Register 23 to 16
6	POD22	0	R/W	For bits which have been set to pulse output by
5	POD21	0	R/W	NDERL_1, the output trigger transfers NDRL_
4	POD20	0	R/W	this register during PPG operation. While NDE to 1, the CPU cannot write to this register. Whi
3	POD19	0	R/W	NDERL_1 is cleared, the initial output value of
2	POD18	0	R/W	can be set.
1	POD17	0	R/W	
0	POD16	0	R/W	

NDRL

Bit	7	6	5	4	3	2	1	
Bit Name	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2	NDR1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

NDRH

If pulse output groups 2 and 3 have the same output trigger, all eight bits are mapped same address and can be accessed at one time, as shown below.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	NDR15	0	R/W	Next Data Register 15 to 8
6	NDR14	0	R/W	The register contents are transferred to the
5	NDR13	0	R/W	corresponding PODRH bits by the output trigger with PCR.
4	NDR12	0	R/W	WILLI FOR.
3	NDR11	0	R/W	
2	NDR10	0	R/W	
1	NDR9	0	R/W	
0	NDR8	0	R/W	

Rev. 2.00 Sep. 10, 2008 Page 570 of 1132

REJ09B0364-0200

RENESAS

•	These bits are always read as 1 and cannot be
---	---

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be
3	NDR11	0	R/W	Next Data Register 11 to 8
2	NDR10	0	R/W	The register contents are transferred to the
1	NDR9	0	R/W	corresponding PODRH bits by the output trigge with PCR.
0	NDR8	0	R/W	willi FOn.

•	112110	•	,
2	NDR2	0	R/W
1	NDR1	0	R/W
0	NDR0	0	R/W

If pulse output groups 0 and 1 have different output triggers, the upper four bits and le bits are mapped to different addresses as shown below.

Initial

Bit	Bit Name	Value	R/W	Description
7	NDR7	0	R/W	Next Data Register 7 to 4
6	NDR6	0	R/W	The register contents are transferred to the
5	NDR5	0	R/W	corresponding PODRL bits by the output trigger with PCR.
4	NDR4	0	R/W	WILLI PCR.
3 to 0	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be r
		Initial		
Bit	Bit Name	Initial Value	R/W	Description
Bit 7 to 4	Bit Name		R/W	Description Reserved
	Bit Name	Value	R/W	•
	Bit Name NDR3	Value	R/W	Reserved
7 to 4	_	Value All 1	_	Reserved These bits are always read as 1 and cannot be r
7 to 4	NDR3	Value All 1	R/W	Reserved These bits are always read as 1 and cannot be r Next Data Register 3 to 0

Rev. 2.00 Sep. 10, 2008 Page 572 of 1132



Τ.			.,,,,	ferent output triggers, the upper fou
	NDR24	0	R/W	
	NDR25	0	R/W	
	NDR26	0	R/W	

2 1 0

NDR25

NDR24

0

0

1

0

ur bits and bits are mapped to different addresses as shown below. Initial

		initiai		
Bit	Bit Name	Value	R/W	Description
7	NDR31	0	R/W	Next Data Register 31 to 28
6	NDR30	0	R/W	The register contents are transferred to the
5	NDR29	0	R/W	corresponding PODRH_1 bits by the output trig
4	NDR28	0	R/W	specified with PCR_1.
3 to 0	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be
		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be
3	NDR27	0	R/W	Next Data Register 27 to 24
2	NDR26	0	R/W	The register contents are transferred to the
1	NDB25	0	R/W	corresponding PODRH_1 bits by the output trig

R/W

R/W

specified with PCR_1.

INDITIO	J	1 1/ * *
NDR18	0	R/W
NDR17	0	R/W
NDR16	0	R/W

Initial

2 1 0

> If pulse output groups 4 and 5 have different output triggers, the upper four bits and le bits are mapped to different addresses as shown below.

Bit	Bit Name	Value	R/W	Description
7	NDR23	0	R/W	Next Data Register 23 to 20
6	NDR22	0	R/W	The register contents are transferred to the
5	NDR21	0	R/W	corresponding PODRL_1 bits by the output trigg specified with PCR 1.
4	NDR20	0	R/W	specified with FOR_1.
3 to 0	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be r
		Initial		
Bit	Bit Name	Initial Value	R/W	Description
Bit 7 to 4	Bit Name		R/W	Description Reserved
	Bit Name	Value	R/W	<u>'</u>
	Bit Name NDR19	Value	R/W	Reserved
7 to 4	_	Value All 1	_	Reserved These bits are always read as 1 and cannot be r

R/W

NDR16

0

Rev. 2.00 Sep. 10, 2008 Page 574 of 1132

0



				11: Compare match in TPU channel 3
5	G2CMS1	1	R/W	Group 2 Compare Match Select 1 and 0
4	G2CMS0	1	R/W	These bits select output trigger of pulse output
				00: Compare match in TPU channel 0
				01: Compare match in TPU channel 1
				10: Compare match in TPU channel 2
				11: Compare match in TPU channel 3
3	G1CMS1	1	R/W	Group 1 Compare Match Select 1 and 0
2	G1CMS0	1	R/W	These bits select output trigger of pulse output
				00: Compare match in TPU channel 0
				01: Compare match in TPU channel 1
				10: Compare match in TPU channel 2
				11: Compare match in TPU channel 3
1	G0CMS1	1	R/W	Group 0 Compare Match Select 1 and 0
0	G0CMS0	1	R/W	These bits select output trigger of pulse output
				00: Compare match in TPU channel 0
				01: Compare match in TPU channel 1
				10: Compare match in TPU channel 2
				11: Compare match in TPU channel 3

Initial Value

1

1

Bit Name

G3CMS1

G3CMS0

Bit

7

6

R/W

R/W

R/W

Description

Group 3 Compare Match Select 1 and 0

00: Compare match in TPU channel 001: Compare match in TPU channel 110: Compare match in TPU channel 2

These bits select output trigger of pulse output



				10: Compare match in TPU channel 8
				11: Compare match in TPU channel 9
3	G1CMS1	1	R/W	Group 5 Compare Match Select 1 and 0
2	G1CMS0	1	R/W	These bits select output trigger of pulse output g
				00: Compare match in TPU channel 6
				01: Compare match in TPU channel 7
				10: Compare match in TPU channel 8
				11: Compare match in TPU channel 9
1	G0CMS1	1	R/W	Group 4 Compare Match Select 1 and 0
0	G0CMS0	1	R/W	These bits select output trigger of pulse output g
				00: Compare match in TPU channel 6
				01: Compare match in TPU channel 7
				10: Compare match in TPU channel 8
				11: Compare match in TPU channel 9

These bits select output trigger of pulse output g

00: Compare match in TPU channel 601: Compare match in TPU channel 7



Rev. 2.00 Sep. 10, 2008 Page 576 of 1132

4

G2CMS0

Bit	Bit Name	Initial Value	R/W	Description
7	G3INV	1	R/W	Group 3 Inversion
				Selects direct output or inverted output for pulse group 3.
				0: Inverted output
				1: Direct output
6	G2INV	1	R/W	Group 2 Inversion
				Selects direct output or inverted output for pulse group 2.
				0: Inverted output
				1: Direct output
5	G1INV	1	R/W	Group 1 Inversion
				Selects direct output or inverted output for pulse group 1.
				0: Inverted output
				1: Direct output
4	G0INV	1	R/W	Group 0 Inversion
				Selects direct output or inverted output for puls

R/W

R/W

R/W

R/W

Initial Value

R/W

R/W

R/W



group 0.

0: Inverted output 1: Direct output

				match A in the selected TPU channel)
				Non-overlapping operation (output values upd compare match A or B in the selected TPU ch
1	1 G1NOV 0	0	R/W	Group 1 Non-Overlap
				Selects normal or non-overlapping operation for output group 1.
			 Normal operation (output values updated at commatch A in the selected TPU channel) 	
				1: Non-overlapping operation (output values upd compare match A or B in the selected TPU ch

output group 2.

Group 0 Non-Overlap

output group 0.

0: Normal operation (output values updated at co

Selects normal or non-overlapping operation for

0: Normal operation (output values updated at co match A in the selected TPU channel) 1: Non-overlapping operation (output values upo compare match A or B in the selected TPU ch



REJ09B0364-0200

0

G0NOV

0

Rev. 2.00 Sep. 10, 2008 Page 578 of 1132

				group o.
				0: Inverted output
				1: Direct output
5	G1INV	1	R/W	Group 5 Inversion
				Selects direct output or inverted output for pulse group 5.
				0: Inverted output

1: Direct output

group 4.

Group 4 Inversion

0: Inverted output
1: Direct output

1

4

G0INV

Selects direct output of inverted output for puls

Selects direct output or inverted output for puls

				 Non-overlapping operation (output values upd compare match A or B on the selected TPU cl
1 G1NOV	0	R/W	Group 5 Non-Overlap	
				Selects normal or non-overlapping operation for output group 5.
				Normal operation (output values updated by c match A on the selected TPU channel)
				Non-overlapping operation (output values upd compare match A or B on the selected TPU cl
0 G0I	G0NOV	0	R/W	Group 4 Non-Overlap
				Selects normal or non-overlapping operation for

output group 4.

output group 6.

0: Normal operation (output values updated by o match A on the selected TPU channel)

0: Normal operation (output values updated by o match A on the selected TPU channel) 1: Non-overlapping operation (output values upo compare match A or B on the selected TPU c

REJ09B0364-0200

RENESAS

Rev. 2.00 Sep. 10, 2008 Page 580 of 1132




Figure 14.3 Schematic Diagram of PPG

14.4.1 **Output Timing**

If pulse output is enabled, the NDR contents are transferred to PODR and output when t specified compare match event occurs. Figure 14.4 shows the timing of these operations case of normal output in groups 2 and 3, triggered by compare match A.




Figure 14.4 Timing of Transfer and Output of NDR Contents (Example

Rev. 2.00 Sep. 10, 2008 Page REJ09

RENESAS




Figure 14.5 Setup Procedure for Normal Pulse Output (PPG0)




Figure 14.6 Setup Procedure for Normal Pulse Output (PPG1)

Rev. 2.00 Sep. 10, 2008 Page

008 Page REJ09




Figure 14.7 Normal Pulse Output Example (5-Phase Pulse Output)

a cycle in TGRA so the counter will be cleared by compare match A. Set the TGIEA TIER to 1 to enable the compare match/input capture A (TGIA) interrupt.

1. Set up TGRA in TPU which is used as the output trigger to be an output compare regi

- 2. Write H'F8 to NDERH, and set bits G3CMS1, G3CMS0, G2CMS1, and G2CMS0 in select compare match in the TPU channel set up in the previous step to be the output Write output data H'80 in NDRH.
- 3. The timer counter in the TPU channel starts. When compare match A occurs, the ND contents are transferred to PODRH and output. The TGIA interrupt handling routine next output data (H'C0) in NDRH.
- 4. 5-phase pulse output (one or two phases active at a time) can be obtained subsequentl writing H'40, H'60, H'20, H'30, H'10, H'18, H'08, H'88... at successive TGIA interrup If the DTC or DMAC is set for activation by the TGIA interrupt, pulse output can be without imposing a load on the CPU.

RENESAS




Figure 14.8 Non-Overlapping Pulse Output

Therefore, 0 data can be transferred ahead of 1 data by making compare match B occur compare match A.

The NDR contents should not be altered during the interval from compare match B to comatch A (the non-overlapping margin).

This can be accomplished by having the TGIA interrupt handling routine write the next NDR, or by having the TGIA interrupt activate the DTC or DMAC. Note, however, that data must be written before the next compare match B occurs.

Rev. 2.00 Sep. 10, 2008 Page




Figure 14.9 Non-Overlapping Operation and NDR Write Timing

Rev. 2.00 Sep. 10, 2008 Page 586 of 1132

REJ09B0364-0200






Figure 14.10 Setup Procedure for Non-Overlapping Pulse Output (PPG)




Figure 14.11 Setup Procedure for Non-Overlapping Pulse Output (PPG1)

Rev. 2.00 Sep. 10, 2008 Page 588 of 1132




Figure 14.12 Non-Overlapping Pulse Output Example (4-Phase Complemen

The TGIA interrupt handling routine writes the next output data (H'65) to ND

The TGIA interrupt handling routine writes the next output data (H'65) to NDRH.

4. 4-phase complementary non-overlapping pulse output can be obtained subsequently by H'59, H'56, H'95... at successive TGIA interrupts.

H'59, H'56, H'95... at successive TGIA interrupts.

If the DTC or DMAC is set for activation by a TGIA interrupt, pulse can be output w imposing a load on the CPU.

Rev. 2.00 Sep. 10, 2008 Page 590 of 1132




Figure 14.13 Inverted Pulse Output (Example)

- Ρφ	
TIOC pin	
Input capture signal	
NDR	N
PODR	M X N
РО	M X N

Figure 14.14 Pulse Output Triggered by Input Capture (Example)

Pins PO0 to PO15 are also used for other peripheral functions such as the TPU. When o another peripheral function is enabled, the corresponding pins cannot be used for pulse of Note, however, that data transfer from NDR bits to PODR bits takes place, regardless of of the pins.

Pin functions should be changed only under conditions in which the output trigger event occur.

14.5.3 TPU Setting when PPG1 is in Use

When using PPG1, output toggling on compare-matches must be specified in the TIOR the TPU that acts as the activation source and output must be selected as the PPG1 func

Rev. 2.00 Sep. 10, 2008 Page 594 of 1132

REJ09B0364-0200



the same functions. Unit 2 and unit 3 can generate baud rate clock for SCI and have the functions.

15.1 Features

- Selection of seven clock sources
 - The counters can be driven by one of six internal clock signals (P ϕ /2, P ϕ /8, P ϕ /32, PP ϕ /1024, or P ϕ /8192) or an external clock input (only internal clock available in unit
 - $P\phi$, $P\phi/2$, $P\phi/8$, $P\phi/32$, $P\phi/64$, $P\phi/1024$, and $P\phi/8192$).
- Selection of three ways to clear the counters

The counters can be cleared on compare match A or B, or by an external reset signal available only in unit 0 and unit 1.)

- Timer output control by a combination of two compare match signals
 The timer output signal in each channel is controlled by a combination of two independent of two independents.
 - compare match signals, enabling the timer to output pulses with a desired duty cycle output.
- Cascading of two channels

Operation as a 16-bit timer is possible, using TMR_0 for the upper 8 bits and TMR_lower 8 bits (16-bit count mode).

TMR_1 can be used to count TMR_0 compare matches (compare match count mode

- Three interrupt sources
 - Compare match A, compare match B, and overflow interrupts can be requested inde (This is available only in unit 0 and unit 1.)
- Generation of trigger to start A/D converter conversion (available in unit 0 and unit
- Capable of generating baud rate clock for SCI_5 and SCI_6. (This is available only and unit 3). For details, see section 17, Serial Communication Interface (SCI, IrDA,
- Module stop state specifiable






Figure 15.1 Block Diagram of 8-Bit Timer Module (Unit 0)

Rev. 2.00 Sep. 10, 2008 Page 596 of 1132 REJ09B0364-0200






Figure 15.2 Block Diagram of 8-Bit Timer Module (Unit 1)




Figure 15.3 Block Diagram of 8-Bit Timer Module (Unit 2)

Rev. 2.00 Sep. 10, 2008 Page 598 of 1132

REJ09B0364-0200

RENESAS




Figure 15.4 Block Diagram of 8-Bit Timer Module (Unit 3)

RENESAS

1	2	Timer output pin	TMO2	Output	Outputs compare match
		Timer clock input pin	TMCI2	Input	Inputs external clock for co
		Timer reset input pin	TMRI2	Input	Inputs external reset to cou
	3	Timer output pin	TMO3	Output	Outputs compare match
		Timer clock input pin	TMCI3	Input	Inputs external clock for co
		Timer reset input pin	TMRI3	Input	Inputs external reset to cou
2	4	_	_	_	_
	5	_			
3	6	_			
	7	_			

I MO I

TMCI1

TMRI1

Input

Input

Output Outputs compare match

Inputs external clock for co

Inputs external reset to cou

rimer output pin

1

Timer clock input pin

Timer reset input pin



RENESAS

Rev. 2.00 Sep. 10, 2008 Page 600 of 1132

- Timer counter control register_0 (TCCR_0) — Timer control/status register_0 (TCSR_0) • Channel 1 (TMR 1): — Timer counter_1 (TCNT_1) — Time constant register A_1 (TCORA_1) — Time constant register B_1 (TCORB_1) — Timer control register 1 (TCR 1) — Timer counter control register_1 (TCCR_1) — Timer control/status register_1 (TCSR_1) Unit 1: • Channel 2 (TMR_2): — Timer counter 2 (TCNT 2) — Time constant register A_2 (TCORA_2) — Time constant register B 2 (TCORB 2) — Timer control register_2 (TCR_2) — Timer counter control register_2 (TCCR_2) — Timer control/status register_2 (TCSR_2) • Channel 3 (TMR 3): — Timer counter_3 (TCNT_3) — Time constant register A_3 (TCORA_3)
 - Timer control register_3 (TCR_3)

— Timer control/status register_3 (TCSR_3)

— Time constant register B_3 (TCORB_3)

- Timer counter_3 (TCN1_3) — Time constant register A_5 (TCORA_5) — Time constant register B 5 (TCORB 5) — Timer control register 5 (TCR 5) — Timer counter control register 5 (TCCR 5) — Timer control/status register_5 (TCSR_5) Unit 3: • Channel 6 (TMR 6): — Timer counter 6 (TCNT 6) — Time constant register A_6 (TCORA_6) — Time constant register B 6 (TCORB 6) — Timer control register 6 (TCR 6) — Timer counter control register_6 (TCCR_6) — Timer control/status register 6 (TCSR 6) — Timer counter 7 (TCNT 7) — Time constant register A 7 (TCORA 7)
- Channel 7 (TMR 7):
 - Time constant register B 7 (TCORB 7)
 - Timer control register 7 (TCR 7)
 - Timer counter control register_7 (TCCR_7)
 - Timer control/status register_7 (TCSR_7)

Bit Name															
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	F

15.3.2 Time Constant Register A (TCORA)

register so they can be accessed together by a word transfer instruction. The value in TC continually compared with the value in TCNT. When a match is detected, the correspon CMFA flag in TCSR is set to 1. Note however that comparison is disabled during the TCORA write cycle. The timer output from the TMO pin can be freely controlled by this match signal (compare match A) and the settings of bits OS1 and OS0 in TCSR. TCOR initialized to H'FF.

TCORA is an 8-bit readable/writable register. TCORA_0 and TCORA_1 comprise a sir

				TCOF	RA 0							_TCOF	RA 1_	
Bit '	7	6	5		3	2	1	0 /	7	6	5	4	3	2
Bit Name														
Initial Value	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bit Name															
Initial Value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/

15.3.4 Timer Control Register (TCR)

TCR selects the TCNT clock source and the condition for clearing TCNT, and enables/di interrupt requests.

Bit	7	6	5	4	3	2	1	
Bit Name	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	
Initial Value	e 0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
		Initial						
Bit E			R/W D	escription				
	Bit Name	Value	-	escription ompare Ma	tch Interru	ot Enable E	3	
	Bit Name	Value	R/W Co	•	her CMFB	interrupt re	equests (CN	
	Bit Name	Value	R/W Co Se er to	ompare Ma elects whet nabled or di	her CMFB sabled who	interrupt re en the CMF	equests (CN FB flag in T	cs

				0: OVF interrupt requests (OVI) are disabled
				1: OVF interrupt requests (OVI) are enabled
4	CCLR1	0	R/W	Counter Clear 1 and 0*1
3	CCLR0	0	R/W	These bits select the method by which TCNT is
				00: Clearing is disabled
				01: Cleared by compare match A
				10: Cleared by compare match B

				reset input is high (TMRIS in TCCR is set to
2	CKS2	0	R/W	Clock Select 2 to 0*1
1	CKS1	0	R/W	These bits select the clock input to TCNT and o
0	CKS0	0	R/W	condition. See Table 15.2.

Notes: 1. To use an external reset or external clock, the DDR and ICR bits in the corre-

pin should be set to 0 and 1, respectively. For details, see section 12, I/O Poi

2. In unit 2 and unit 3, one interrupt signal is used for CMIEB or CMIEA. For det section 15.7, Interrupt Sources.

- 3. Available only in unit 0 and unit 1.

11: Cleared at rising edge (TMRIS in TCCR is 0) of the external reset input or when the ex

				These bits are always read as 0. It should not be
3	TMRIS	0	R/W	Timer Reset Input Select*
				Selects an external reset input when the CCLR1 CCLR0 bits in TCR are B'11.
				0: Cleared at rising edge of the external reset
				1: Cleared when the external reset is high
2	_	0	R	Reserved
				This bit is always read as 0. It should not be set
1	ICKS1	0	R/W	Internal Clock Select 1 and 0
0	ICKS0	0	R/W	These bits in combination with bits CKS2 to CKS

Description

Available only in unit 0 and unit 1. The write value should always be 0 in unit 2

Reserved

Rev. 2.00 Sep. 10, 2008 Page 606 of 1132

All 0

R

RENESAS

select the internal clock. See Table 15.2.

REJ09B0364-0200

7 to 4

Note:

				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	1	0	0	_	_	Counts at TCNT_1 overflow signal*1.
TMR_1	0	0	0		_	Clock input prohibited
	0	0	1	0	0	Uses internal clock. Counts at rising edge of
				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	0	1	0	0	0	Uses internal clock. Counts at rising edge of
				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	0	1	1	0	0	Uses internal clock. Counts at rising edge of
				0	1	Uses internal clock. Counts at rising edge of
				1	0	Uses internal clock. Counts at falling edge of
				1	1	Uses internal clock. Counts at falling edge of
	1	0	0	_	_	Counts at TCNT_0 compare match A*1.
All	1	0	1	_	_	Uses external clock. Counts at rising edge*2.
	1	1	0	_	_	Uses external clock. Counts at falling edge*2.

1

0

0

1

1

0

1

0

setting.

1

1

1

2. To use the external clock, the DDR and ICR bits in the corresponding pin sho to 0 and 1, respectively. For details, see section 12, I/O Ports.

Notes: 1. If the clock input of channel 0 is the TCNT_1 overflow signal and that of chan

edges*2.

TCNT_0 compare match signal, no incrementing clock is generated. Do not u



Rev. 2.00 Sep. 10, 2008 Page

REJ09

Uses internal clock. Counts at falling edge of

Uses internal clock. Counts at falling edge of

Uses internal clock. Counts at rising edge of

Uses external clock. Counts at both rising an

	•	•	•			occommendation of the state of the stage of the
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	1	0	0	_	_	Counts at TCNT_3 overflow signal*1.
TMR_3	0	0	0	_	_	Clock input prohibited
	0	0	1	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	0	1	0	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	0	1	1	0	0	Uses internal clock. Counts at rising edge of P
				0	1	Uses internal clock. Counts at rising edge of P
				1	0	Uses internal clock. Counts at falling edge of F
				1	1	Uses internal clock. Counts at falling edge of F
	1	0	0	_	_	Counts at TCNT_2 compare match A*1.
All	1	0	1	_	_	Uses external clock. Counts at rising edge*2.
	1	1	0	_	_	Uses external clock. Counts at falling edge*2.

1

0

1

1

0

1

0

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at rising edge of P

Uses external clock. Counts at both rising and

2. To use the external clock, the DDR and ICR bits in the corresponding pin shou to 0 and 1, respectively. For details, see section 12, I/O Ports.

Rev. 2.00 Sep. 10, 2008 Page 608 of 1132



edges*2.

TCNT_2 compare match signal, no incrementing clock is generated. Do not us

Notes: 1. If the clock input of channel 2 is the TCNT 3 overflow signal and that of channel

setting.

		0	0	1	0	0	Uses internal clock. Counts at rising edge of
					0	1	Uses internal clock. Counts at rising edge of
					1	0	Uses internal clock. Counts at falling edge of
					1	1	Uses internal clock. Counts at falling edge of
		0	1	0	0	0	Uses internal clock. Counts at rising edge of
					0	1	Uses internal clock. Counts at rising edge of
					1	0	Uses internal clock. Counts at falling edge of
					1	1	Uses internal clock. Counts at falling edge of
		0	1	1	0	0	Uses internal clock. Counts at rising edge of
					0	1	Uses internal clock. Counts at rising edge of
					1	0	Uses internal clock. Counts at rising edge of
					1	1	Uses internal clock. Counts at falling edge of
		1	0	0	_	_	Counts at TCNT_4 compare match A*.
All		1	0	1	_	_	Setting prohibited
		1	1	0	_	_	Setting prohibited
		1	1	1	_	_	Setting prohibited
Note:	*			•			e TCNT_5 overflow signal and that of chan o incrementing clock is generated. Do not ι

setting.

TMR_5



Rev. 2.00 Sep. 10, 2008 Page

Uses internal clock. Counts at falling edge of

Uses internal clock. Counts at falling edge of

Uses internal clock. Counts at rising edge of

Uses internal clock. Counts at rising edge of

Uses internal clock. Counts at rising edge of

Uses internal clock. Counts at falling edge of

Counts at TCNT_5 overflow signal*.

Clock input prohibited

	1	0	0	_	_	Counts at TCNT_7 overflow signal*.		
TMR_7	0	0	0	_	_	Clock input prohibited		
	0	0	1	0	0	Uses internal clock. Counts at rising edge of P		
				0	1	Uses internal clock. Counts at rising edge of P		
				1	0	Uses internal clock. Counts at falling edge of F		
				1	1	Uses internal clock. Counts at falling edge of F		
	0	1	0	0	0	Uses internal clock. Counts at rising edge of P		
				0	1	Uses internal clock. Counts at rising edge of P		
				1	0	Uses internal clock. Counts at falling edge of F		
				1	1	Uses internal clock. Counts at falling edge of F		
	0	1	1	0	0	Uses internal clock. Counts at rising edge of P		
				0	1	Uses internal clock. Counts at rising edge of P		
				1	0	Uses internal clock. Counts at rising edge of P		
				1	1	Uses internal clock. Counts at falling edge of F		
	1	0	0	_	_	Counts at TCNT_6 compare match A*.		
All	1	0	1	_	_	Setting prohibited		
	1	1	0	_	_	Setting prohibited		
	1	1	1	_	_	Setting prohibited		
Note: *	If the	clock ir	nput of	channe	6 is the	e TCNT_7 overflow signal and that of chann		

0

0

0

0

1

0

1

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at falling edge of F

Uses internal clock. Counts at rising edge of P

Uses internal clock. Counts at rising edge of P

Uses internal clock. Counts at rising edge of P

Uses internal clock. Counts at falling edge of F

Rev. 2.00 Sep. 10, 2008 Page 610 of 1132

setting.

0

1

1

TCNT_6 compare match signal, no incrementing clock is generated. Do not us

7 6 5 3 2 1 Bit 4 Bit Name CMFB CMFA OVF OS3 OS2 OS1 0 0 0 1 0 0 0 Initial Value R/(W)* R/(W)* R/(W)* R R/W R/W R/W R/W

Note: * Only 0 can be written to this bit, to clear the flag.

• TCSR_0

• 105H_1

Bit	Bit Name	Initial Value	R/W	Description	
ы	DIL Name	value	IT/ VV	Description	
7	CMFB	0	R/(W)*1	V)* ¹ Compare Match Flag B	
			[Setting condition]		
				When TCNT matches TCORB	
			[Clearing conditions]		
				• When writing 0 after reading CMFB = 1	
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)	
				 When the DTC is activated by a CMIB inter the DISEL bit in MRB of the DTC is 0*3 	

				When the DTC is activated by a CMIA interru
				the DISEL bit in MRB in the DTC is 0*3
5	OVF	0	R/(W)*1	Timer Overflow Flag
				[Setting condition]
				When TCNT overflows from H'FF to H'00
				[Clearing condition]
				When writing 0 after reading OVF = 1
				(When the CPU is used to clear this flag by writing while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
4	ADTE	0	R/W	A/D Trigger Enable*3
				Selects enabling or disabling of A/D converter st requests by compare match A.
				0: A/D converter start requests by compare mate disabled

R/W

R/W

11: Output is inverted when compare match B or (toggle output)

Rev. 2.00 Sep. 10, 2008 Page 612 of 1132

0

0

RENESAS

enabled

Output Select 3 and 2*2

1: A/D converter start requests by compare mate

These bits select a method of TMO pin output w compare match B of TCORB and TCNT occurs.

00: No change when compare match B occurs

10: 0 is output when compare match B occurs

10: 1 is output when compare match B occurs

REJ09B0364-0200

OS3

OS2

3

2

Notes: 1. Only 0 can be written to bits 7 to 5, to clear these flags.

Initial

Value

0

- 2. Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 un
 - compare match occurs after a reset. 3. For the corresponding A/D converter channels, see section 19, A/D Converte

Description

R/(W)*1 Compare Match Flag B

• TCSR_1

Bit Name

CMFB

Bit

7

[Set	tting condition]
•	When TCNT matches TCORB
[Cle	earing conditions]
•	When writing 0 after reading CMFB = 1
	(When the CPU is used to clear this flag by while the corresponding interrupt is enabled

R/W

to read the flag after writing 0 to it.) When the DTC is activated by a CMIB inter the DISEL bit in MRB of the DTC is 0*3

				When the DTC is activated by a CMIA interri the DISEL bit in MRB of the DTC is 0*3
5	OVF	0	R/(W)	* ¹ Timer Overflow Flag
				[Setting condition]
				When TCNT overflows from H'FF to H'00
				[Clearing condition]
				Cleared by reading OVF when OVF = 1, then w OVF
				(When the CPU is used to clear this flag by writi while the corresponding interrupt is enabled, be read the flag after writing 0 to it.)
4	_	1	R	Reserved

R/W

R/W

This bit is always read as 1 and cannot be modif

These bits select a method of TMO pin output w compare match B of TCORB and TCNT occurs. 00: No change when compare match B occurs 01: 0 is output when compare match B occurs 10: 1 is output when compare match B occurs 11: Output is inverted when compare match B or

Output Select 3 and 2*2

(toggle output)

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 614 of 1132

3

2

OS3

OS2

0

0

- Notes: 1. Only 0 can be written to bits / to 5, to clear these flags.
 - Timer output is disabled when bits OS3 to OS0 are all 0. Timer output is 0 un compare match occurs after a reset.
 - Available only in unit 0 and unit 1.

15.4 Operation

15.4.1 Pulse Output

- Figure 15.5 shows an example of the 8-bit timer being used to generate a pulse output w desired duty cycle. The control bits are set as follows:
- 1. Clear the bit CCLR1 in TCR to 0 and set the bit CCLR0 in TCR to 1 so that TCNT is at a TCORA compare match.
- 2. Set the bits OS3 to OS0 in TCSR to B'0110, causing the output to change to 1 at a T compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides pulses output at a cycle determined by TCO pulse width determined by TCORB. No software intervention is required. The timer out until the first compare match occurs after a reset.

15.4.2 Reset Input

Figure 15.6 shows an example of the 8-bit timer being used to generate a pulse which is cafter a desired delay time from a TMRI input. The control bits are set as follows:

- 1. Set both bits CCLR1 and CCLR0 in TCR to 1 and set the TMRIS bit in TCCR to 1 so TCNT is cleared at the high level input of the TMRI signal.
- 2. In TCSR, set bits OS3 to OS0 to B'0110, causing the output to change to 1 at a TCOR compare match and to 0 at a TCORB compare match.

With these settings, the 8-bit timer provides pulses output at a desired delay time from a 'input determined by TCORA and with a pulse width determined by TCORB and TCORA




Figure 15.6 Example of Reset Input

Rev. 2.00 Sep. 10, 2008 Page 616 of 1132

REJ09B0364-0200






Figure 15.7 Count Timing for Internal Clock Input




Figure 15.8 Count Timing for External Clock Input

Rev. 2.00 Sep. 10, 2008 Page




Figure 15.9 Timing of CMF Setting at Compare Match

15.5.3 Timing of Timer Output at Compare Match

When a compare match signal is generated, the timer output changes as specified by the to OS0 in TCSR. Figure 15.10 shows the timing when the timer output is toggled by the match A signal.




Figure 15.10 Timing of Toggled Timer Output at Compare Match A

Figure 15.11 Timing of Counter Clear by Compare Match

15.5.5 Timing of TCNT External Reset*

TCNT is cleared at the rising edge or high level of an external reset input, depending on settings of bits CCLR1 and CCLR0 in TCR. The clear pulse width must be at least 2 sta 15.12 and Figure 15.13 shows the timing of this operation.

Note: * Clearing by an external reset is available only in units 0 and 1.




Figure 15.12 Timing of Clearance by External Reset (Rising Edge)




Figure 15.13 Timing of Clearance by External Reset (High Level)

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

Figure 15.14 Timing of OVF Setting

15.6 Operation with Cascaded Connection

If the bits CKS2 to CKS0 in either TCR_0 or TCR_1 are set to B'100, the 8-bit timers of channels are cascaded. With this configuration, a single 16-bit timer could be used (16-bit mode) or compare matches of the 8-bit channel 0 could be counted by the timer of channel (compare match count mode).

15.6.1 16-Bit Counter Mode

When the bits CKS2 to CKS0 in TCR_0 are set to B'100, the timer functions as a single 1 timer with channel 0 occupying the upper 8 bits and channel 1 occupying the lower 8 bits

(1) Setting of Compare Match Flags

- The CMF flag in TCSR_0 is set to 1 when a 16-bit compare match event occurs.
- The CMF flag in TCSR_1 is set to 1 when a lower 8-bit compare match event occurs.

(2) Counter Clear Specification

the TMRIO pin has been set.

- If the CCLR1 and CCLR0 bits in TCR_0 have been set for counter clear at compare r
 16-bit counter (TCNT_0 and TCNT_1 together) is cleared when a 16-bit compare ma
 occurs. The 16-bit counter (TCNT0 and TCNT1 together) is cleared even if counter c
- The settings of the CCLR1 and CCLR0 bits in TCR_1 are ignored. The lower 8 bits c cleared independently.

Rev. 2.00 Sep. 10, 2008 Page 620 of 1132

REJ09B0364-0200



flag, generation of interrupts, output from the TMO pin, and counter clear are in accordance the settings for each channel.

15.7 Interrupt Sources

15.7.1 Interrupt Sources and DTC Activation

• Interrupt in unit 0 and unit 1

There are three interrupt sources for the 8-bit timer (TMR_0 or TMR_1): CMIA, CMIB Their interrupt sources and priorities are shown in Table 15.6. Each interrupt source is e disabled by the corresponding interrupt enable bit in TCR or TCSR, and independent in requests are sent for each to the interrupt controller. It is also possible to activate the DT means of CMIA and CMIB interrupts (This is available in unit 0 and unit 1 only).

Table 15.6 8-Bit Timer (TMR_0 or TMR_1) Interrupt Sources (in Unit 0 and Unit

Signal Name	Name	Interrupt Source	Interrupt Flag	DTC Activation	Pı
CMIA0	CMIA0	TCORA_0 compare match	CMFA	Possible	Hi
CMIB0	CMIB0	TCORB_0 compare match	CMFB	Possible	_ /
OVI0	OVI0	TCNT_0 overflow	OVF	Not possible	Lo
CMIA1	CMIA1	TCORA_1 compare match	CMFA	Possible	Hi
CMIB1	CMIB1	TCORB_1 compare match	CMFB	Possible	_ /
OVI1	OVI1	TCNT_1 overflow	OVF	Not possible	Lo



Rev. 2.00 Sep. 10, 2008 Page

CMI4	CMIA4	TCORA_4 compare match	CMFA	Not possible —
	CMIB4	TCORB_4 compare match	CMFB	
CMI5	CMIA5	TCORA_5 compare match	CMFA	Not possible —
	CMIB5	TCORB_5 compare match	CMFB	

15.7.2 A/D Converter Activation

The A/D converter can be activated by a compare match A for the even channels of each unit. *

If the ADTE bit in TCSR is set to 1 when the CMFA flag in TCSR is set to 1 by the occu a compare match A, a request to start A/D conversion is sent to the A/D converter. If the timer conversion start trigger has been selected on the A/D converter side at this time, A/ conversion is started.

Note: * For the corresponding A/D converter channels, see section 19, A/D Converter

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 622 of 1132

- φ: Operating frequency
- N: TCOR value

15.8.2 Conflict between TCNT Write and Counter Clear

If a counter clear signal is generated during the T_2 state of a TCNT write cycle, the clear priority and the write is not performed as shown in Figure 15.15.




Figure 15.15 Conflict between TCNT Write and Clear




Figure 15.16 Conflict between TCNT Write and Increment

15.8.4 Conflict between TCOR Write and Compare Match

If a compare match event occurs during the T₂ state of a TCOR write cycle, the TCOR writerity and the compare match signal is inhibited as shown in Figure 15.17.




Figure 15.17 Conflict between TCOR Write and Compare Match

Rev. 2.00 Sep. 10, 2008 Page 624 of 1132 REJ09B0364-0200

0-output			
No change			


15.8.6 Switching of Internal Clocks and TCNT Operation

TCNT may be incremented erroneously depending on when the internal clock is switched 15.9 shows the relationship between the timing at which the internal clock is switched (to the bits CKS1 and CKS0) and the TCNT operation.

When the TCNT clock is generated from an internal clock, the rising or falling edge of t clock pulse are always monitored. Table 15.9 assumes that the falling edge is selected. I signal levels of the clocks before and after switching change from high to low as shown the change is considered as the falling edge. Therefore, a TCNT clock pulse is generated

TCNT is incremented. This is similar to when the rising edge is selected.

The erroneous increment of TCNT can also happen when switching between rising and edges of the internal clock, and when switching between internal and external clocks.



- Notes: 1. Includes switching from low to stop, and from stop to low.
 - 2. Includes switching from stop to high. 3. Includes switching from high to stop.

 - 4. Generated because the change of the signal levels is considered as a falling e TCNT is incremented.

Rev. 2.00 Sep. 10, 2008 Page 626 of 1132 REJ09B0364-0200

RENESAS

CKS bits chang

module stop state. For details, see section 23, Power-Down Modes.

15.8.9 Interrupts in Module Stop State

If the module stop state is entered when an interrupt has been requested, it will not be porclear the CPU interrupt source or the DTC activation source. Interrupts should therefore disabled before entering the module stop state.

Rev. 2.00 Sep. 10, 2008 Page 628 of 1132

REJ09B0364-0200



16.1 Features

- Selectable from eight counter input clocks
- Switchable between watchdog timer mode and interval timer mode
 - In watchdog timer mode
 If the counter overflows, the WDT outputs WDTOVF. It is possible to select wh not the entire LSI is reset at the same time.
 - In interval timer mode
 If the counter overflows, the WDT generates an interval timer interrupt (WOVI).

Rev. 2.00 Sep. 10, 2008 Page




Figure 16.1 Block Diagram of WDT

16.2 Input/Output Pin

Table 16.1 shows the WDT pin configuration.

Table 16.1 Pin Configuration

Name	Symbol	I/O	Function
Watchdog timer overflow*	WDTOVF	Output	Outputs a counter overflow signal in watchdog timer mode

Note: * In boundary scan valid mode, counter overflow signal output cannot be used.

Rev. 2.00 Sep. 10, 2008 Page 630 of 1132

REJ09B0364-0200



16.3.1 Timer Counter (TCNT)

TCNT is an 8-bit readable/writable up-counter. TCNT is initialized to H'00 when the TN TCSR is cleared to 0.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

16.3.2 Timer Control/Status Register (TCSR)

TCSR selects the clock source to be input to TCNT, and the timer mode.

Bit	7	6	5	4	3	2	1	
Bit Name	OVF	WT/IT	TME	_	_	CKS2	CKS1	
Initial Value	0	0	0	1	1	0	0	
R/W	R/(W)*	R/W	R/W	R	R	R/W	R/W	

Note: * Only 0 can be written to this bit, to clear the flag.

Rev. 2.00 Sep. 10, 2008 Page

				to OVF
6	WT/IT	0	R/W	Timer Mode Select
				Selects whether the WDT is used as a watchdog interval timer.
				0: Interval timer mode
				When TCNT overflows, an interval timer interaction (WOVI) is requested.
				1: Watchdog timer mode
				When TCNT overflows, the $\overline{\text{WDTOVF}}$ signal is
5	TME	0	R/W	Timer Enable
				When this bit is set to 1, TCNT starts counting. V bit is cleared, TCNT stops counting and is initiali H'00.
4, 3	_	All 1	R	Reserved
				These are read-only bits and cannot be modified
2	CKS2	0	R/W	Clock Select 2 to 0
1	CKS1	0	R/W	Select the clock source to be input to TCNT. The
0	CKS0	0	R/W	cycle for $P\phi = 20$ MHz is indicated in parenthese
				000: Clock Pφ/2 (cycle: 25.6 μs)
				001: Clock Pφ/64 (cycle: 819.2 μs)
				010: Clock Pφ/128 (cycle: 1.6 ms)
				011: Clock P
				100: Clock Pφ/2048 (cycle: 26.2 ms)
				101: Clock Pφ/8192 (cycle: 104.9 ms)

Cleared by reading TCSR when OVF = 1, then v

Only 0 can be written to this bit, to clear the flag.



110: Clock Po/32768 (cycle: 419.4 ms) 111: Clock Po/131072 (cycle: 1.68 s)

Note:

Rev. 2.00 Sep. 10, 2008 Page 632 of 1132

Bit	Bit Name	Initial Value	R/W	Description
7	WOVF	0	R/(W)*	Watchdog Timer Overflow Flag
				This bit is set when TCNT overflows in watchdo mode. This bit cannot be set in interval timer m only 0 can be written.
				[Setting condition]
				When TCNT overflows (changed from H'FF to Hwatchdog timer mode
				[Clearing condition]
				Reading RSTCSR when WOVF = 1, and then v WOVF
6	RSTE	0	R/W	Reset Enable
				Specifies whether or not this LSI is internally re TCNT overflows during watchdog timer operation
				0: LSI is not reset even if TCNT overflows (Tho LSI is not reset, TCNT and TCSR in WDT ar
				1: LSI is reset if TCNT overflows

10.4 Operation

16.4.1 Watchdog Timer Mode

To use the WDT in watchdog timer mode, set both the WT/IT and TME bits in TCSR to

During watchdog timer operation, if TCNT overflows without being rewritten because of crash or other error, the WDTOVF signal is output. This ensures that TCNT does not overwhile the system is operating normally. Software must prevent TCNT overflows by rewr. TCNT value (normally H'00 is written) before overflow occurs. This WDTOVF signal cattor reset the LSI internally in watchdog timer mode.

If TCNT overflows when the RSTE bit in RSTCSR is set to 1, a signal that resets this LS internally is generated at the same time as the $\overline{\text{WDTOVF}}$ signal. If a reset caused by a sig to the $\overline{\text{RES}}$ pin occurs at the same time as a reset caused by a WDT overflow, the $\overline{\text{RES}}$ pin has priority and the WOVF bit in RSTCSR is cleared to 0.

The WDTOVF signal is output for 133 cycles of P ϕ when RSTE = 1 in RSTCSR, and for cycles of P ϕ when RSTE = 0 in RSTCSR. The internal reset signal is output for 519 cycles.

When RSTE = 1, an internal reset signal is generated. Since the system clock control region (SCKCR) is initialized, the multiplication ratio of P ϕ becomes the initial value.

When RSTE = 0, an internal reset signal is not generated. Neither SCKCR nor the multipratio of P ϕ is changed.

When TCNT overflows in watchdog timer mode, the WOVF bit in RSTCSR is set to 1. I overflows when the RSTE bit in RSTCSR is set to 1, an internal reset signal is generated entire LSI.

RENESAS




Figure 16.2 Operation in Watchdog Timer Mode



Rev. 2.00 Sep. 10, 2008 Page




Figure 16.3 Operation in Interval Timer Mode

16.5 Interrupt Source

During interval timer mode operation, an overflow generates an interval timer interrupt (The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. The must be cleared to 0 in the interrupt handling routine.

Table 16.2 WDT Interrupt Source

Name	Interrupt Source	Interrupt Flag	DTC Activatio
WOVI	TCNT overflow	OVF	Impossible



byte transfer instruction.

For writing, TCNT and TCSR are assigned to the same address. Accordingly, perform of transfer as shown in Figure 16.4. The transfer instruction writes the lower byte data to TCSR.

To write to RSTCSR, execute a word transfer instruction for address H'FFA6. A byte trainstruction cannot be used to write to RSTCSR.

The method of writing 0 to the WOVF bit in RSTCSR differs from that of writing to the in RSTCSR. Perform data transfer as shown in Figure 16.4.

At data transfer, the transfer instruction clears the WOVF bit to 0, but has no effect on the bit. To write to the RSTE bit, perform data transfer as shown in Figure 16.4. In this case transfer instruction writes the value in bit 6 of the lower byte to the RSTE bit, but has no the WOVF bit.




Figure 16.4 Writing to TCNT, TCSR, and RSTCSR






Figure 16.5 Conflict between TCNT Write and Increment

16.6.3 Changing Values of Bits CKS2 to CKS0

If bits CKS2 to CKS0 in TCSR are written to while the WDT is operating, errors could o the incrementation. The watchdog timer must be stopped (by clearing the TME bit to 0) by values of bits CKS2 to CKS0 are changed.

16.6.4 Switching between Watchdog Timer Mode and Interval Timer Mode

If the timer mode is switched from watchdog timer mode to interval timer mode while the operating, errors could occur in the incrementation. The watchdog timer must be stopped clearing the TME bit to 0) before switching the timer mode.

Rev. 2.00 Sep. 10, 2008 Page 638 of 1132 REJ09B0364-0200

RENESAS

If the \overline{WDTOVF} signal is input to the \overline{RES} pin, this LSI will not be initialized correctly. sure that the \overline{WDTOVF} signal is not input logically to the \overline{RES} pin. To reset the entire s means of the \overline{WDTOVF} signal, use a circuit like that shown in Figure 16.6.




Figure 16.6 Circuit for System Reset by WDTOVF Signal (Example)

16.6.7 Transition to Watchdog Timer Mode or Software Standby Mode

made even when the SLEEP instruction is executed when the SSBY bit in SBYCR is se Instead, a transition to sleep mode is made.

When the WDT operates in watchdog timer mode, a transition to software standby mode

To transit to software standby mode, the SLEEP instruction must be executed after halti WDT (clearing the TME bit to 0).

When the WDT operates in interval timer mode, a transition to software standby mode is through execution of the SLEEP instruction when the SSBY bit in SBYCR is set to 1.



Rev. 2.00 Sep. 10, 2008 Page

Rev. 2.00 Sep. 10, 2008 Page 640 of 1132

REJ09B0364-0200



communication mode. SCI_5 enables transmitting and receiving IrDA communication v based on the IrDA Specifications version 1.0. This LSI incorporates the on-chip CRC (CRedundancy Check) computing unit that realizes high reliability of high-speed data transmitting and receiving IrDA communication v

extended function. Since the CRC computing unit is not connected to SCI, operation is

Figure 17.1 shows a block diagram of the SCI_0 to SCI_4. Figure 17.2 shows a block diagram of the SCI_5 and SCI_6.

17.1 Features

by writing data to registers.

- Choice of asynchronous or clock synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and re be executed simultaneously. Double-buffering is used in both the transmitter and the enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected

 The external clock can be selected as a transfer clock source (except for the smart ca
- interface).
 Choice of LSB-first or MSB-first transfer (except in the case of asynchronous mode
- Choice of LSB-first of

Four interrupt sources
 The interrupt sources are transmit-end, transmit-data-empty, receive-data-full, and receiver. The transmit-data-empty and receive-data-full interrupt sources can activate the

DMAC.

• Module stop state specifiable

- 16-MHz operation: 115.196 kbps, 460.784 kbps, or 720 kbps can be selected
- 32-MHz operation: 720 kbps
- Average transfer rate generator (SCI_5, SCI_6)
 - 8-MHz operation: 460.784 kbps can be selected
 - 10.667-MHz operation: 115.152 kbps or 460.606 kbps can be selected
 - 12-MHz operation: 230.263 kbps or 460.526 kbps can be selected
 - 16 MHz operation: 115 106 khps 460 784 khps 720 khps or 92
 - 16-MHz operation: 115.196 kbps, 460.784 kbps, 720 kbps, or 921.569 kbps can be se 24-MHz operation: 115.132 kbps, 460.526 kbps, 720 kbps, or 921.053 kbps can be se 32-MHz operation: 720 kbps can be selected

Clock Synchronous Mode:

- Data length: 8 bits
- Receive error detection: Overrun errors

Smart Card Interface:

- An error signal can be automatically transmitted on detection of a parity error during
- Data can be automatically re-transmitted on receiving an error signal during transmiss
- Both direct convention and inverse convention are supported

Rev. 2.00 Sep. 10, 2008 Page 642 of 1132

				115.19
	Pφ = 24 Hz	_	_	921.05
				720 kt
				460.52
				115.13
	Pφ = 32 Hz	_	720 kbps	720 kt

Pφ = 12 Hz

Pφ = 16 Hz

Rev. 2.00 Sep. 10, 2008 Page

REJ09

115.152 KDPS

720 kbps

460 784kbps

115.196 kbps

115.13

460.52 230.20

921.50

720 kl

460.78




Figure 17.1 Block Diagram of SCI_0, 1, 2, 3, and 4






Figure 17.2 Block Diagram of SCI_5 and SCI_6

	TxD3	Output	Channel 3 transmit data output
4	SCK4	I/O	Channel 4 clock input/output
	RxD4	Input	Channel 4 receive data input
	TxD4	Output	Channel 4 transmit data output
5	SCK5	I/O	Channel 5 clock input/output
	RxD5/IrRxD	Input	Channel 5 receive data input
	TxD5/IrTxD	Output	Channel 5 transmit data output
6	SCK6	I/O	Channel 6 clock input/output
	RxD6	Input	Channel 6 receive data input
	TxD6	Output	Channel 6 transmit data output
Note: *	Pin names SCh channel design		are used in the text for all channels, omitting the

1/0

I/O

I/O

Input

Input

Output

Input

Output

SUNI

RxD1

TxD1

SCK2

RxD2

TxD2

SCK3

RxD3

2

3



Channel i clock inpul/output

Channel 1 receive data input

Channel 2 clock input/output

Channel 2 receive data input

Channel 3 clock input/output Channel 3 receive data input

Channel 2 transmit data output

Channel 1 transmit data output

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 646 of 1132

- Receive data register_0 (RDR_0) Transmit data register_0 (TDR_0)
 - Serial mode register_0 (SMR_0)

 - Serial control register 0 (SCR 0) • Serial status register 0 (SSR 0)
 - Smart card mode register_0 (SCMR_0)
 - Bit rate register 0 (BRR 0)

Channel 1:

- Receive shift register 1 (RSR 1)
- Transmit shift register_1 (TSR_1)
- Receive data register_1 (RDR_1)
- Transmit data register 1 (TDR 1)
- Serial mode register_1 (SMR_1)
- Serial control register_1 (SCR_1) • Serial status register_1 (SSR_1)
- Smart card mode register_1 (SCMR_1)
 - Bit rate register_1 (BRR_1)

Channel 2:

- Receive shift register_2 (RSR_2)
- Transmit shift register_2 (TSR_2)
- Receive data register_2 (RDR_2) Transmit data register_2 (TDR_2)
- Serial mode register_2 (SMR_2)
- Serial control register_2 (SCR_2) • Serial status register 2 (SSR 2)
 - Smart card mode register_2 (SCMR_2)
- Bit rate register_2 (BRR_2)

• Bit rate register_3 (BRR_3)

Channel 4:

- Receive shift register_4 (RSR_4)
- Transmit shift register_4 (TSR_4)
- Receive data register_4 (RDR_4)
- Transmit data register 4 (TDR 4)
- Serial mode register_4 (SMR_4)
- Serial control register 4 (SCR 4)
- Serial status register 4 (SSR 4)
- Smart card mode register 4 (SCMR 4)
- Bit rate register_4 (BRR_4)

Channel 5:

- Receive shift register_5 (RSR_5)
- Transmit shift register_5 (TSR_5)
- Receive data register_5 (RDR_5)
- Transmit data register_5 (TDR_5)
- Serial mode register 5 (SMR 5)
- Serial control register_5 (SCR_5)
- Serial status register_5 (SSR_5)
- Smart card mode register_5 (SCMR_5)
- Bit rate register_5 (BRR_5)
- Serial extended mode register_5 (SEMR_5)
- IrDA control register_5 (IrCR)

RENESAS

- bit rate register_0 (bkk_0)
 - Serial extended mode register_6 (SEMR_6)

17.3.1 Receive Shift Register (RSR)

RSR is a shift register which is used to receive serial data input from the RxD pin and countries into parallel data. When one frame of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

17.3.2 Receive Data Register (RDR)

RDR is an 8-bit register that stores receive data. When the SCI has received one frame of data, it transfers the received serial data from RSR to RDR where it is stored. This allow receive the next data. Since RSR and RDR function as a double buffer in this way, continued to operations can be performed. After confirming that the RDRF bit in SSR is set to RDR only once. RDR cannot be written to by the CPU.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

Bit Name								
Initial Value	1	1	1	1	1	1	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

17.3.4 **Transmit Shift Register (TSR)**

TSR is a shift register that transmits serial data. To perform serial data transmission, the S automatically transfers transmit data from TDR to TSR, and then sends the data to the Tx TSR cannot be directly accessed by the CPU.

17.3.5 Serial Mode Register (SMR)

SMR is used to set the SCI's serial transfer format and select the baud rate generator cloc Some bits in SMR have different functions in normal mode and smart card interface mod

When SMIF in SCMR = 0

Bit	7	6	5	4	3	2	1	
Bit Name	C/A	CHR	PE	O/E	STOP	MP	CKS1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

When SMIF in SCMR = 1

Bit	7	6	5	4	3	2	1	
Bit Name	GM	BLK	PE	O/E	BCP1	BCP0	CKS1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 10, 2008 Page 650 of 1132 REJ09B0364-0200

RENESAS

				is used.
5	PE	0	R/W	Parity Enable (valid only in asynchronous mode
				When this bit is set to 1, the parity bit is added data before transmission, and the parity bit is c reception. For a multiprocessor format, parity b and checking are not performed regardless of t setting.
4	O/E	0	R/W	Parity Mode (valid only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.
3	STOP	0	R/W	Stop Bit Length (valid only in asynchronous mo

0: 1 stop bit 1: 2 stop bits

transmit frame.

transmission.

enabled. The PE bit and O/E bit settings are in multiprocessor mode.

0

R/W

2

MP

Rev. 2.00 Sep. 10, 2008 Page

the MSB (bit /) in TDR is not transmitted in

In clock synchronous mode, a fixed data length

Selects the stop bit length in transmission.

In reception, only the first stop bit is checked. If second stop bit is 0, it is treated as the start bit

Multiprocessor Mode (valid only in asynchronol When this bit is set to 1, the multiprocessor fun

baud rate, see section 17.3.9, Bit Hate Register is the decimal display of the value of n in BRR (s section 17.3.9, Bit Rate Register (BRR)).

Bit Functions in Smart Card Interface Mode (When SMIF in SCMR = 1):

R/W

Initial

Value

Bit Name

7	GM	0	R/W	GSM Mode
				Setting this bit to 1 allows GSM mode operation. mode, the TEND set timing is put forward to 11.0 the start and the clock output control function is appended. For details, see sections 17.7.6, Data Transmission (Except in Block Transfer Mode) a 17.7.8, Clock Output Control.
6	BLK	0	R/W	Setting this bit to 1 allows block transfer mode of For details, see section 17.7.3, Block Transfer M
5	PE	0	R/W	Parity Enable (valid only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to data before transmission, and the parity bit is characteristic. Set this bit to 1 in smart card interface
4	O/Ē	0	R/W	Parity Mode (valid only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity
				1: Selects odd parity
				For details on the usage of this bit in smart card mode, see section 17.7.2, Data Format (Except Transfer Mode).

Description

Bit

Rev. 2.00 Sep. 10, 2008 Page 652 of 1132

				17.3.9, Bit Rate Register (BRR).
C	KS1	0	R/W	Clock Select 1, 0
C	KS0	0	R/W	These bits select the clock source for the baud generator.
				00: Pφ clock (n = 0)
				01: Pφ/4 clock (n = 1)
				10: P
				11: P
				For the relation between the settings of these b

0

Note: etu (Elementary Time Unit): 1-bit transfer time

baud rate, see section 17.3.9, Bit Rate Registe is the decimal display of the value of n in BRR section 17.3.9, Bit Rate Register (BRR)).

Initial Value	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

• When SMIF in SCMR = 1

Bit	7	6	5	4	3	2	1	
Bit Name	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/M	R/M	R/M	R/M	R/W	R/M	

Bit Functions in Normal Serial Communication Interface Mode (When SMIF in SC

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, a TXI interrupt request i enabled.
				A TXI interrupt request can be cancelled by read from the TDRE flag and then clearing the flag to clearing the TIE bit to 0.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt reare enabled.
				RXI and ERI interrupt requests can be cancelled reading 1 from the RDRF, FER, PER, or ORER



then clearing the flag to 0, or by clearing the RIE

				condition, serial reception is started by detectin bit in asynchronous mode or the synchronous of in clock synchronous mode. Note that SMR sho prior to setting the RE bit to 1 in order to design reception format.
				Even if reception is halted by clearing this bit to RDRF, FER, PER, and ORER flags are not affe the previous value is retained.
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (valid only whe bit in SMR is 1 in asynchronous mode)
				When this bit is set to 1, receive data in which t multiprocessor bit is 0 is skipped, and setting of RDRF, FER, and ORER status flags in SSR is On receiving data in which the multiprocessor bit is automatically cleared and normal receptio resumed. For details, see section 17.5, Multipro Communication Function.
				When receive data including MPB = 0 in SSR is received, transfer of the received data from RS detection of reception errors, and the settings of FER, and ORER flags in SSR are not performer receive data including MPB = 1 is received, the in SSR is set to 1, the MPIE bit is automatically 0, and RXI and ERI interrupt requests (in the care

Rev. 2.00 Sep. 10, 2008 Page

the TIE and RIE bits in SCR are set to 1) and s the FER and ORER flags are enabled.

When this bit is set to 1, reception is enabled. U

00: On-chip baud rate generator

TI 001(: (:: 1/0 :

The SCK pin functions as I/O port.

01: On-chip baud rate generator

The clock with the same frequency as the bi output from the SCK pin.

1x: External clock

The clock with a frequency 16 times the bit r should be input from the SCK pin.

Clock synchronous mode

0x: Internal clock

The SCK pin functions as the clock output p

1x: External clock

The SCK pin functions as the clock input pin

1x: External clock or average transfer rate gen
When an external clock is used, the clock of frequency 16 times the bit rate should be in the SCK pin.
When an average transfer rate generator is

• Clock synchronous mode

0x: Internal clock

The SCK pin functions as the clock output

1x: External clock

The SCK pin functions as the clock input pi

RENESAS

REJ09

1x: External clock, TMR clock input or average t rate generator

When an external clock is used, the clock wi frequency 16 times the bit rate should be ing the SCK pin.

When an average transfer rate generator is When TMR clock input is used.

- Clock synchronous mode

0x: Internal clock

The SCK pin functions as the clock output p

1x: External clock

The SCK pin functions as the clock input pin

[Legend]

Don't care

x:

Rev. 2.00 Sep. 10, 2008 Page 658 of 1132

RENESAS

				transmit data to TDR, and clearing the TDRE flat to 0. Note that SMR should be set prior to settir bit to 1 in order to designate the transmission for
				If transmission is halted by clearing this bit to 0 TDRE flag in SSR is fixed 1.
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled. Use condition, serial reception is started by detection bit in asynchronous mode or the synchronous in clock synchronous mode. Note that SMR shoprior to setting the RE bit to 1 in order to design reception format.
				Even if reception is halted by clearing this bit to RDRF, FER, PER, and ORER flags are not affethe previous value is retained.

R/W

R/W

R/W

5

3

2

MPIE

TEIE


0

0

ΤE

0





Multiprocessor Interrupt Enable (valid only whe bit in SMR is 1 in asynchronous mode)

Write 0 to this bit in smart card interface mode.

Write 0 to this bit in smart card interface mode.

Transmit End Interrupt Enable

When this bit is set to 1, RXI and ERI interrupt

RXI and ERI interrupt requests can be cancelle reading 1 from the RDRF, FER, PER, or OREF then clearing the flag to 0, or by clearing the RI

When this bit is set to 1, transmission is enable this condition, serial transmission is started by

are enabled.

Transmit Enable

When GM in SMR = 1
 O0: Output fixed low

01: Clock output

10: Output fixed high11: Clock output

17.3.7 Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. TRDRF, ORER, PER, and FER can only be cleared. Some bits in SSR have different functions made and smart card interface mode.

• When SMIF in SCMR = 0

Bit	7	6	5	4	3	2	1	
Bit Name	TDRE	RDRF	ORER	FER	PER	TEND	MPB	
Initial Value	1	0	0	R/(W)*	0	1	0	
R/W	R/(W)*	R/(W)*	R/(W)*		R/(W)*	R	R	

Note: * Only 0 can be written, to clear the flag.

• When SMIF in SCMR = 1

Bit	7	6	5	4	3	2	1	
Bit Name	TDRE	RDRF	ORER	ERS	PER	TEND	MPB	
Initial Value	1	0	0	0	0	1	0	
R/W	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R	R	

Note: * Only 0 can be written, to clear the flag.

Rev. 2.00 Sep. 10, 2008 Page 660 of 1132

REJ09B0364-0200



				to read the flag after writing 0 to it.)
				When a TXI interrupt request is issued allow
				or DTC to write data to TDR
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates whether receive data is stored in RDF
				[Setting condition]
				 When serial reception ends normally and re is transferred from RSR to RDR
				[Clearing conditions]
				When 0 is written to RDRF after reading RD
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)

When an RXI interrupt request is issued allow DMAC or DTC to read data from RDR
 The RDRF flag is not affected and retains its provalue when the RE bit in SCR is cleared to 0.
 Note that when the next serial reception is comwhile the RDRF flag is being set to 1, an overrunce

occurs and the received data is lost.

When 0 is written to TDRE after reading TD (When the CPU is used to clear this flag by while the corresponding interrupt is enabled

				[Clearing condition]
				• When 0 is written to ORER after reading ORER = 1
				(When the CPU is used to clear this flag by writing 0 corresponding interrupt is enabled, be sure to read t after writing 0 to it.)
				Even when the RE bit in SCR is cleared, the ORER affected and retains its previous value.
4	FER	0	R/(W)*	Framing Error
				Indicates that a framing error has occurred during recep

asynchronous mode and the reception ends abnormally

[Setting condition] When the stop bit is 0

[Clearing condition]

however, the RDRF flag is not set. In addition, when flag is being set to 1, the subsequent serial reception

In 2-stop-bit mode, only the first stop bit is checked is 1 but the second stop bit is not checked. Note that

synchronous mode, serial transmission also cannot

data when the framing error occurs is transferred to

transmission also cannot continue.

be performed. In clock synchronous mode, serial

When 0 is written to FER after reading FER = 1 (When the CPU is used to clear this flag by writing 0 corresponding interrupt is enabled, be sure to read t

after writing 0 to it.)

Even when the RE bit in SCR is cleared, the FER fla affected and retains its previous value.

RENESAS

				clock synchronous mode, serial transmissio cannot continue. [Clearing condition]
				When 0 is written to PER after reading PER
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
				Even when the RE bit in SCR is cleared, the is not affected and retains its previous value
2	TEND	1	R	Transmit End
				[Setting conditions]
				 When the TE bit in SCR is 0
				• When TDRE = 1 at transmission of the last transmit character
				[Clearing conditions]
				When 0 is written to TDRE after reading TD
				 When a TXI interrupt request is issued allow DMAC or DTC to write data to TDR

Note: Only 0 can be written, to clear the flag.

0

0

R

R/W

1

0

MPB

MPBT



Multiprocessor Bit

Multiprocessor Bit Transfer

is retained.

transmit frame.

Stores the multiprocessor bit value in the receive When the RE bit in SCR is cleared to 0 its prev

Sets the multiprocessor bit value to be added to

subsequent serial reception cannot be perfe

				to read the flag after writing 0 to it.)
				When a TXI interrupt request is issued allowing
				DMAC or DTC to write data to TDR
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates whether receive data is stored in RDR.
				[Setting condition]
				When serial reception ends normally and rec
				is transferred from RSR to RDR
				[Clearing conditions]
				When 0 is written to RDRF after reading RDF
				(When the CPU is used to clear this flag by while the corresponding interrupt is enabled, to read the flag after writing 0 to it.)
				When an RXI interrupt request is issued allow

When 0 is written to TDRE after reading TDF (When the CPU is used to clear this flag by while the corresponding interrupt is enabled,

DMAC or DTC to read data from RDR
The RDRF flag is not affected and retains its prevalue even when the RE bit in SCR is cleared to Note that when the next reception is completed RDRF flag is being set to 1, an overrun error occ

the received data is lost.

Rev. 2.00 Sep. 10, 2008 Page 664 of 1132

			serial transmission also cannot continue.
			[Clearing condition]
			 When 0 is written to ORER after reading Of
			(When the CPU is used to clear this flag by while the corresponding interrupt is enabled to read the flag after writing 0 to it.)
			Even when the RE bit in SCR is cleared, the flag is not affected and retains its previous
4	ERS	0	R/(W)* Error Signal Status

[Setting condition]

[Clearing condition]

• When a low error signal is sampled

When 0 is written to ERS after reading ERS

is sel to 1, subsequent senai reception can performed. Note that, in clock synchronous

Subsequent senai reception cannot be penoi clock synchronous mode, serial transmission cannot continue.

is not affected and retains its previous value.

[Clearing condition] • When 0 is written to PER after reading PER

(When the CPU is used to clear this flag by v while the corresponding interrupt is enabled, to read the flag after writing 0 to it.) Even when the RE bit in SCR is cleared, the

Rev. 2.00 Sep. 10, 2008 Page 666 of 1132

	When $GM = 0$ and $BLK = 0$, 2.5 etu after trastart
	When $GM = 0$ and $BLK = 1$, 1.5 etu after tra start
	When $GM = 1$ and $BLK = 0$, 1.0 etu after tra start
	When $GM = 1$ and $BLK = 1$, 1.0 etu after tra start
[CI	earing conditions]
•	When 0 is written to TEND after reading TE
•	When a TXI interrupt request is issued allow DMAC or DTC to write the next data to TDF

				DMAC or DTC to write the next data to TDF
1	MPB	0	R	Multiprocessor Bit
				Not used in smart card interface mode.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				Write 0 to this bit in smart card interface mode.

Wille 0

Note: * Only 0 can be written, to clear the flag.

		, ·		1.000.100
				These bits are always read as 1.
3	SDIR	0	R/W	Smart Card Data Transfer Direction
				Selects the serial/parallel conversion format.
				0: Transfer with LSB-first
				1: Transfer with MSB-first
				This bit is valid only when the 8-bit data format i transmission/reception; when the 7-bit data form used, data is always transmitted/received with L
2	SINV	0	R/W	Smart Card Data Invert
				Inverts the transmit/receive data logic level. This not affect the logic level of the parity bit. To inverparity bit, invert the O/\overline{E} bit in SMR.
				0: TDR contents are transmitted as they are. Re
				data is stored as it is in RDR.
				1: TDR contents are inverted before being trans Receive data is stored in inverted form in RD
1		1		Reserved
				This bit is always read as 1.
0	SMIF	0	R/W	Smart Card Interface Mode Select
				When this bit is set to 1, smart card interface m selected.
				0: Normal asynchronous or clock synchronous
				1: Smart card interface mode
Day 2 (20 Can 10	2000 Page (CER of 112	
	00 Sep. 10, 2 30364-0200	2008 Page 6	300 UI 1132	RENESAS
ハー・ハンタト	ひいつひ4-ひとしひ			- (-:

R/W Description

Reserved

Bit Bit Name

7 to 4

value

All 1

REJ09B0364-0200

mode		IN =	$\frac{1}{64 \times 2^{2n-1} \times B} - 1$	Error (%) = {	$\overline{B \times 64 \times 2^{\ 2n \ -1} \times (N + 1)}$
	1	N =	$\frac{P\phi \times 10^6}{32 \times 2^{2n-1} \times B} - 1$	Error (%) = {	$\frac{P\phi \times 10^{6}}{B \times 32 \times 2^{2n-1} \times (N+1)}$
Clock synchronous n	node	N =	$\frac{P\phi \times 10^6}{8 \times 2^{2n-1} \times B} - 1$		
Smart card interface	mode	N =	$\frac{P\phi \times 10^6}{S \times 2^{2n+1} \times B} - 1$	Error (%) =	$\frac{P\phi \times 10^{6}}{B \times S \times 2^{2n+1} \times (N+1)}$
[Legend]					

B: Bit rate (bit/s)

Asynchronous

N: BRR setting for baud rate generator (0 \leq N \leq 255)

Pφ: Operating frequency (MHz)

n and S: Determined by the SMR settings shown in the following table.

5	SMR Setting		;	SMR Setting	
CKS1	CKS0	n	BCP1	BCP0	
0	0	0	0	0	;
0	1	1	0	1	(
1	0	2	1	0	
1	1	3	1	1	

REJ09

 $P\phi \times 10^6$

Table 17.4 Examples of box Settings for various bit Rates (Asynchronous Wode)

Operating Frequency Po (MHz)

		8			9.83	04	10				12		
Bit Rate		N	Error		N	Error	_	N	Error	_	N		
(bit/s)	n	N	(%)	n	N	(%)	n	N	(%)	n	N		
110	2	141	0.03	2	174	-0.26	2	177	-0.25	2	212		
150	2	103	0.16	2	127	0.00	2	129	0.16	2	155		
300	1	207	0.16	1	255	0.00	2	64	0.16	2	77		
600	1	103	0.16	1	127	0.00	1	129	0.16	1	155		
1200	0	207	0.16	0	255	0.00	1	64	0.16	1	77		
2400	0	103	0.16	0	127	0.00	0	129	0.16	0	155		
4800	0	51	0.16	0	63	0.00	0	64	0.16	0	77		
9600	0	25	0.16	0	31	0.00	0	32	-1.36	0	38		
19200	0	12	0.16	0	15	0.00	0	15	1.73	0	19		
31250	0	7	0.00	0	9	-1.70	0	9	0.00	0	11		

0

7

0.00

7

0

1.73

9

38400

31250	0	11	2.40	0	13	0.00	0	14	-1.70	0	15
38400	0	9	0.00				0	11	0.00	0	12
Note:	In SC	CI_2, 5,	and 6, th	is is an	examp	ole when	the AE	BCS bit	in SEMR_	2, 5	, and 6 is
	Whe	n the A	BCS bit is	s set to	1, the I	oit rate is	two tir	mes.			

0.16

-0.93

-0.93

0.00

0.00

0.00

REJ09

0.00

0.00

0.00

0.00

0.00

0.00

-1.70

0.00

0.00

0.00

0.00

Table 17.4 Examples of BRR Settings for Various Bit Rates (Asynchronous Mode

Operating Frequency Pφ (MHz)

		17.2	032		18			19.6608			2
Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
110	3	75	0.48	3	79	-0.12	3	86	0.31	3	88
150	2	223	0.00	2	233	0.16	2	255	0.00	3	64
300	2	111	0.00	2	116	0.16	2	127	0.00	2	129

9600	0	55	0.00	0	58	-0.69	0
19200	0	27	0.00	0	28	1.02	0
31250	0	16	1.20	0	17	0.00	0
38400	0	13	0.00	0	14	-2.34	0

0.00

0.00

0.00

0.00



0.16

0.16

0.16

0.16

Rev. 2.00 Sep. 10, 2008 Page

Pφ (MHz)	Bit Rate (bit/s)	n	N	Pφ (MHz)
8	250000	0	0	17.2032
9.8304	307200	0	0	18
10	312500	0	0	19.6608
12	375000	0	0	20
12.288	384000	0	0	25
14	437500	0	0	30
14.7456	460800	0	0	33
16	500000	0	0	35

Maximum

-0.15

0.47

-0.76

0.00

1.73

When the ABCS bit is set to 1, the bit rate is two times.

-0.55

0.16

-0.35

-0.35

1.73

Note: In SCI_2, 5, and 6, this is an example when the ABCS bit in SEMR_2, 5, and 6 is

Table 17.5 Maximum Bit Rate for Each Operating Frequency (Asynchronous Mod

0.05

-0.07

0.39

-0.54

-0.54

Maximum

Bit Rate

(bit/s)

Rev. 2.00 Sep. 10, 2008 Page 672 of 1132 REJ09B0364-0200

14.745	56 3.6864	230400	33	8.2500	5156
16	4.0000	250000	35	8.7500	5468
Note:	In SCI 2, this is an	example when the A	BCS bit in SE	MR 2 is 0.	

When the ABCS bit is set to 1, the bit rate is two times.

REJ09

2.5M		0	0*	0	1	_	_
5M				0	0*	_	_
[Legen	d]						
Space:	Setting prohibi	ted.					
— :	Can be set, but	t ther	e will be e	rror.			
Notes:	* Continuous	trans	smission o	r reception	is not	poss	ible.

124 1

249 1

199 1

159 0

249 2

124 1

199 0

//

155 1

249 1

124 0

 187 1

149 0

102 2

164 (

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 674 of 1132

ЭK

10k

25k

50k

100k

250k

500k

1M

199 0

RENESAS

Table 17.9 BRR Settings for Various Bit Rates (Smart Card Interface Mode, n = 0, S = 372)

	7.1424				10.00			10.7136			13	
Bit Rate (bit/sec)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	
9600	0	0	0.00	0	1	30	0	1	25	0	1	
					Ор	erating Fred	quen	су Рф	(MHz)			
		14	1.2848			16.00		18	8.00		20	
Bit Rate (bit/sec)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	

Operating Frequency P\(\phi \) (MHz)

9600	0	1	0.00) 1	1	12.01	0	2	15.99	0	2
				(Орє	erating Fred	quend	у Рф	(MHz)		
		2	25.00		3	0.00		33	3.00		35
Bit Rate	n	N	Error (%)	1 1	N	Error (%)	n	N	Error	n	N

					•		•	'	· ,			
		2	25.00		;	30.00		33	3.00		3	Ę
Bit Rate (bit/sec)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	-
9600	0	3	12.49	0	3	5.01	0	4	7.59	0	4	

Rev. 2.00 Sep. 10, 2008 Page

REJ09

16.00	21505	Ü	Ü	35.00	47043	Ü

17.3.10 Serial Extended Mode Register (SEMR_2)

SEMR_2 selects the clock source in asynchronous mode of SCI_2. The base clock is automatically specified when the average transfer rate operation is selected.

Bit	7	6	5	4	3	2	1	
Bit Name	_	_	_	_	ABCS	ACS2	ACS1	
Initial Value	Undefined	Undefined	Undefined	Undefined	0	0	0	
R/W	R	R	R	R	R/W	R/W	R/W	
Bit B		Initial Value	R/W	Descriptio	n			

7 to 4	_	Undefined	R	Reserved
				These bits are always read as undefined and comodified.
3	ABCS	0	R/W	Asynchronous Mode Base clock Select (valid o asynchronous mode)
				Selects the base clock for a 1-bit period.
				0: The base clock has a frequency 16 times the rate
				1: The base clock has a frequency 8 times the

Rev. 2.00 Sep. 10, 2008 Page 676 of 1132

RENESAS

rate

base clock with a frequency 16 times the rate) 010: 460.606 kbps of average transfer rate sp $P\phi = 10.667$ MHz is selected (operated base clock with a frequency 8 times the rate)

- 011: 720 kbps of average transfer rate specif 32 MHz is selected (operated using the with a frequency 16 times the transfer ra
- 100: Setting prohibited
- 101: 115.196 kbps of average transfer rate sp $P\phi = 16$ MHz is selected (operated using clock with a frequency 16 times the trans
 - 110: 460.784 kbps of average transfer rate sp
 - $P\phi = 16$ MHz is selected (operated using clock with a frequency 16 times the trans 111: 720 kbps of average transfer rate specif

16 MHz is selected (operated using the

with a frequency 8 times the transfer rate The average transfer rate only supports opera frequencies of 10.667 MHz, 16 MHz, and 32

Bit	Bit Name	Initial Value	R/W	Description		
7 to 5	_	Undefined	R	Reserved		
				These bits are always read as undefined and omodified.		
4	ABCS	0	R/W	Asynchronous Mode Base Clock Select (valid asynchronous mode)		
				Selects the base clock for a 1-bit period.		
				0: The base clock has a frequency 16 times the rate		
				1: The base clock has a frequency 8 times the rate		
3	ACS3	0	R/W	Asynchronous Mode Clock Source Select		
2	ACS2	0	R/W	These bits select the clock source for the average		
1	ACS1	0	R/W	transfer rate function in the asynchronous mod		
0	ACS0	0	the average transfer rate function is clock is automatically specified regal bit value. The average transfer rate 68MHz, 10.667MHz, 12MHz, 16MHz, 32MHz. No other clock is available. ACS0 must be done in the asynchro			

ADUS

0

R/W

AUSS

0

R/W

0

R/W

 C/\overline{A} bit in SMR = 0) and the external clock inpu (the CKE bit I SCR = 1). The setting examples

(Each number in the four-digit number below corresponds to the value in the bits ACS3 to A

Figures 17.3 and 17.4.

left to right respectively.)

AUST

0

R/W

Rev. 2.00 Sep. 10, 2008 Page 678 of 1132

Initial Value Undefined

R/W

Undefined

R

Undefined

R

average transfer rate specific to $P\phi = 8N$ selected (operated using the base clock frequency 8 times the transfer rate)

0100: TMR clock input This setting allows the TMR compare m output to be used as the base clock. The

SCI Channel	TMR Unit	Compare N Output
SCI_5	Unit 2	TMO4, TMO
SCI_6	Unit 3	TMO6, TMO

below shows the correspondence between SCI channels and the compare match o

- 0101: 115.196 kbps of average transfer rate sp $P\phi = 16$ MHz is selected (operated using

 - - clock with a frequency 16 times the tran
- 0110: 460.784 kbps of average transfer rate sp $P\phi = 16$ MHz is selected (operated using clock with a frequency 16 times the tran 0111: 720 kbps of average transfer rate specif
 - with a frequency 8 times the transfer rat

16 MHz is selected (operated using the

REJ09

- $P\phi = 24$ or MHz or 460.526 kbps of averatransfer rate specific to $P\phi = 12$ MHz is see (operated using the base clock with a free times the transfer rate)

 1100: 720 kbps of average transfer rate specific 32 MHz is selected (operated using the b with a frequency 16 times the transfer rate
 - 1101: Reserved (setting prohibited)
 - 111x: Reserved (setting prohibited)

1011: 921.053 kbps of average transfer rate spe





Figure 17.3 Examples of Base Clock when Average Transfer Rate is Selecte

REJ09



RENESAS




Figure 17.3 Examples of Base Clock when Average Transfer Rate is Selected



Rev. 2.00 Sep. 10, 2008 Page REJ09




Figure 17.4 Example of Average Transfer Rate Setting when TMR Clock is In

				 TxD5/IrTxD and RxD5/IrRxD pins are ope IrTxD and IrRxD.
6	IrCK2	0	R/W	IrDA Clock Select 2 to 0
5	IrCK1	0	R/W	Sets the pulse width of high state at encodir
4	IrCK0	0	R/W	output pulse when the IrDA function is enab
				000: Pulse-width = $B \times 3/16$ (Bit rate $\times 3/16$)
				001: Pulse-width = Pφ/2
				010: Pulse-width = $P\phi/4$
				011: Pulse-width = Pφ/8
				100: Pulse-width = $P\phi/16$
				101: Pulse-width = Pφ/32
				110: Pulse-width = Pφ/64
				111: Pulse-width = Pφ/128
3	IrTxINV	0	R/W	IrTx Data Invert
				This bit specifies the inversion of the logic le output. When inversion is done, the pulse w state specified by the bits 6 to 4 becomes the width in low state.
				0: Outputs the transmission data as it is as I
				Outputs the inverted transmission data as output
				Rev. 2.00 Sep. 10, 2008 Pag
				REJU

BIT

7

Bit Name

IrE

vaiue

0

K/W

R/W

Description

IrDA Enable*

TxD5 and RxD5.

Sets the SCI_5 I/O to normal SCI or IrDA.

0: TxD5/IrTxD and RxD5/IrRxD pins operate a

These bits are always read as o. it should not be

Note: *The IrDA function should be used when the ABCS bit in SEMR_5 is set to 0 and to ACS0 bits in SEMR_5 and SEMR_6 are set to B'0000.

17.4 Operation in Asynchronous Mode

of a start bit (low level), transmit/receive data, a parity bit, and stop bits (high level). In asynchronous serial communication, the communication line is usually held in the mark s (high level). The SCI monitors the communication line, and when it goes to the space sta level), recognizes a start bit and starts serial communication. Inside the SCI, the transmitt receiver are independent units, enabling full-duplex communication. Both the transmitter receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transmission and reception.

Figure 17.5 shows the general format for asynchronous serial communication. One frame




Figure 17.5 Data Format in Asynchronous Communication (Example with 8-Bit Data, Parity, Two Stop Bits)

Rev. 2.00 Sep. 10, 2008 Page 686 of 1132

REJ09B0364-0200



0	0	0	1	S 8-bit data STOP ST
0	1	0	0	S 8-bit data P ST
0	1	0	1	S 8-bit data P ST
1	0	0	0	S 7-bit data STOP
1	0	0	1	S 7-bit data STOP STOP
1	1	0	0	S 7-bit data P STOP
1	1	0	1	S 7-bit data P STOP ST
0	_	1	0	S 8-bit data MPB ST
0	-	1	1	S 8-bit data MPB ST
1	-	1	0	S 7-bit data MPB STOP
1	-	1	1	S 7-bit data MPB STOP ST

[Legend] Start bit S:

0

0

0

0

S

STOP: Stop bit

Parity bit P: MPB: Multiprocessor bit

Rev. 2.00 Sep. 10, 2008 Page

STOP

REJ09

8-bit data

N: Ratio of bit rate to clock (When ABCS = 0, N = 16. When ABCS = 1, N = 8.)

D: Duty cycle of clock (D = 0.5 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock frequency deviation

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined formula below.

$$M = (0.5 - \frac{1}{2 \times 16}) \times 100$$
 [%] = 46.875%

However, this is only the computed value, and a margin of 20% to 30% should be allowe system design.




Figure 17.6 Receive Data Sampling Timing in Asynchronous Mode

Note: * This is an example when the ABCS bit in SEMR_2, 5, and 6 is 0. When the A is 1, a frequency of 8 times the bit rate is used as a base clock and receive data sampled at the rising edge of the 4th pulse of the base clock.

Rev. 2.00 Sep. 10, 2008 Page 688 of 1132

RENESAS

REJ09B0364-0200

When the SCI is operated on an internal clock, the clock can be output from the SCK pi frequency of the clock output in this case is equal to the bit rate, and the phase is such the rising edge of the clock is in the middle of the transmit data, as shown in Figure 17.7.




Figure 17.7 Phase Relation between Output Clock and Transmit Data (Asynchronous Mode)

REJ09




Figure 17.8 Sample SCI Initialization Flowchart

- 3. Data is sent from the TxD pin in the following order: start bit, transmit data, parity b multiprocessor bit (may be omitted depending on the format), and stop bit.
- 4. The SCI checks the TDRE flag at the timing for sending the stop bit.
- 5. If the TDRE flag is 0, the next transmit data is transferred from TDR to TSR, the sto
- sent, and then serial transmission of the next frame is started.

 6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then
- state is entered in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a interrupt request is generated.

Figure 17.10 shows a sample flowchart for transmission in asynchronous mode.




Figure 17.9 Example of Operation for Transmission in Asynchronous Mo (Example with 8-Bit Data, Parity, One Stop Bit)




Figure 17.10 Example of Serial Transmission Flowchart

3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transfer

- RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is general
- 4. If a framing error (when the stop bit is 0) is detected, the FER bit in SSR is set to 1 a data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrequest is generated.
 - 5. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data i transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt red generated. Because the RXI interrupt processing routine reads the receive data transf RDR before reception of the next receive data has finished, continuous reception can enabled.




Figure 17.11 Example of SCI Operation for Reception (Example with 8-Bit Data, Parity, One Stop Bit)

0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overrun error + framing
1	1	0	1	Lost	Overrun error + parity e
0	0	1	1	Transferred to RDR	Framing error + parity e
1	1	1	1	Lost	Overrun error + framing parity error
Note:	* The RI	The RDRF flag retains the state it had before data reception.			

Rev. 2.00 Sep. 10, 2008 Page 694 of 1132 REJ09B0364-0200

RENESAS




Figure 17.12 Sample Serial Reception Flowchart (1)

RENESAS

Rev. 2.00 Sep. 10, 2008 Page




Figure 17.12 Sample Serial Reception Flowchart (2)

transmitting station first sends data which includes the ID code of the receiving station a multiprocessor bit set to 1. It then transmits transmit data added with a multiprocessor b to 0. The receiving station skips data until data with a 1 multiprocessor bit is sent. When a 1 multiprocessor bit is received, the receiving station compares that data with its own station whose ID matches then receives the data sent next. Stations whose ID does not n continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI uses the MPIE bit in SCR to implement this function. When the MPIE bit is set

transfer of receive data from RSR to RDR, error flag detection, and setting the SSR state RDRF, FER, and ORER in SSR to 1 are prohibited until data with a 1 multiprocessor bireceived. On reception of a receive character with a 1 multiprocessor bit, the MPB bit in set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If t in SCR is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is invalid. All other bit are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.

ID transmission cycle = Data transmission cycle = receiving station Data transmission to specification receiving station specified by ID

[Legend]

MPB: Multiprocessor bit

Figure 17.13 Example of Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)

Rev. 2.00 Sep. 10, 2008 Page 698 of 1132

REJ09B0364-0200

RENESAS




Figure 17.14 Sample Multiprocessor Serial Transmission Flowchart




Figure 17.15 Example of SCI Operation for Reception (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)

Rev. 2.00 Sep. 10, 2008 Page 700 of 1132

REJ09B0364-0200

RENESAS




Figure 17.16 Sample Multiprocessor Serial Reception Flowchart (1)




Figure 17.16 Sample Multiprocessor Serial Reception Flowchart (2)

transmission or the previous receive data can be read during reception, enabling continu transfer.




Figure 17.17 Data Format in Clock Synchronous Communication (LSB-Fi

17.6.1 Clock

synchronization clock input at the SCK pin can be selected, according to the setting of the and CKE0 bits in SCR. When the SCI is operated on an internal clock, the synchronizat is output from the SCK pin. Eight synchronization clock pulses are output in the transfe character, and when no transfer is performed the clock is fixed high. Note that in the case reception only, the synchronization clock is output until an overrun error occurs or until is cleared to 0.

Either an internal clock generated by the on-chip baud rate generator or an external

Rev. 2.00 Sep. 10, 2008 Page




Figure 17.18 Sample SCI Initialization Flowchart

- 3. 8-bit data is sent from the TxD pin synchronized with the output clock when clock o mode has been specified and synchronized with the input clock when use of an exter has been specified.
- 4. The SCI checks the TDRE flag at the timing for sending the last bit.

serial transmission of the next frame is started.

- 5. If the TDRE flag is cleared to 0, the next transmit data is transferred from TDR to T
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TxD pin retain output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interre is generated. The SCK pin is fixed high.

Figure 17.20 shows a sample flowchart for serial data transmission. Even if the TDRE f cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) Make sure to clear the receive error flags to 0 before starting transmission. Note that cle RE bit to 0 does not clear the receive error flags.

Rev. 2.00 Sep. 10, 2008 Page

1 frame

Figure 17.19 Example of Operation for Transmission in Clock Synchronous M




Figure 17.20 Sample Serial Transmission Flowchart

Rev. 2.00 Sep. 10, 2008 Page 706 of 1132 REJ09B0364-0200



3. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data i

transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt red generated. Because the RXI interrupt processing routine reads the receive data transf RDR before reception of the next receive data has finished, continuous reception car enabled.




Figure 17.21 Example of Operation for Reception in Clock Synchronous M

Transfer cannot be resumed while a receive error flag is set to 1. Accordingly, clear the FER, PER, and RDRF bits to 0 before resuming reception. Figure 17.22 shows a sample for serial data reception.




Figure 17.22 Sample Serial Reception Flowchart

17.6.5 Simultaneous Serial Data Transmission and Reception (Clock Synchronou

Figure 17.23 shows a sample flowchart for simultaneous serial transmit and receive opera. After initializing the SCI, the following procedure should be used for simultaneous serial transmit and receive operations. To switch from transmit mode to simultaneous transmit receive mode, after checking that the SCI has finished transmission and the TDRE and T flags are set to 1, clear the TE bit to 0. Then simultaneously set both the TE and RE bits to a single instruction. To switch from receive mode to simultaneous transmit and receive m after checking that the SCI has finished reception, clear the RE bit to 0. Then after checking the RDRF bit and receive error flags (ORER, FER, and PER) are cleared to 0, simultaneous both the TE and RE bits to 1 with a single instruction.

REJ09B0364-0200




Figure 17.23 Sample Flowchart of Simultaneous Serial Transmission and Rec

ORER flag in SSR, and after

the ORER flag is set to 1.

Read SSR and check that the RDRF flag is set to 1, then read th

identified by an RXI interrupt.

continuation procedure: To continue serial transmission/

receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be

reception, before the MSB (bit 7) of

the current frame is received, finis reading the RDRF flag, reading RDR, and clearing the RDRF flag

0. Also, before the MSB (bit 7) of

the current frame is transmitted, read 1 from the TDRE flag to

confirm that writing is possible. Then write data to TDR and clear

However, the TDRE flag is checked and cleared automatically when th DMAC or DTC is initiated by a

transmit data empty interrupt (TXI) request and writes data to TDR.

Similarly, the RDRF flag is cleared automatically when the DMAC or

DTC is initiated by a receive data

full interrupt (RXI) and reads data

the TDRE flag to 0.

from RDR.

read:

performing the appropriate error processing, clear the ORER flag to 0. Reception cannot be resumed

1 xD and RxD pins and pun up the data transmission line to V_{cc} using a resistor. Setting t and TE bits to 1 with the smart card not connected enables closed transmission/reception self diagnosis. To supply the smart card with the clock pulses generated by the SCI, input pin output to the CLK pin of the smart card. A reset signal can be supplied via the output this LSI.




Figure 17.24 Pin Connection for Smart Card Interface

REJ09B0364-0200



after at least 2 etu.




Figure 17.25 Data Formats in Normal Smart Card Interface Mode

For communication with the smart cards of the direct convention and inverse convention follow the procedure below.




Figure 17.26 Direct Convention (SDIR = SINV = $O/\overline{E} = 0$)

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

and data is transferred with MSB-first as the start character, as shown in Figure 17.27. The data in the start character in the figure is H'3F. When using the inverse convention type, v both the SDIR and SINV bits in SCMR. The parity bit is logic level 0 to produce even pa which is prescribed by the smart card standard, and corresponds to state Z. Since the SNI this LSI only inverts data bits D7 to D0, write 1 to the O/E bit in SMR to invert the parity both transmission and reception.

For the inverse convention type, logic levels 1 and 0 correspond to states A and Z, respec

17.7.3 **Block Transfer Mode**

Block transfer mode is different from normal smart card interface mode in the following

- Even if a parity error is detected during reception, no error signal is output. Since the in SSR is set by error detection, clear the PER bit before receiving the parity bit of the frame.
 - During transmission, at least 1 etu is secured as a guard time after the end of the parit before the start of the next frame.
 - Since the same data is not re-transmitted during transmission, the TEND flag is set 11 after transmission start.
 - Although the ERS flag in block transfer mode displays the error signal status as in no smart card interface mode, the flag is always read as 0 because no error signal is trans

$$\label{eq:margin} \begin{array}{ll} M = & \mid \; (0.5 - \frac{1}{2N}) - (L - 0.5) \; F - \frac{\mid D - 0.5 \mid}{N} \; (1 + F) \; \mid \; \times \; 100\% \\ \text{[Legend]} \\ \text{M: Reception margin (\%)} \\ \text{N: Ratio of bit rate to clock (N = 32, 64, 372, 256)} \\ \text{D: Duty cycle of clock (D = 0 to 1.0)} \end{array}$$

Assuming values of F = 0, D = 0.5, and N = 372 in the above formula, the reception made determined by the formula below.

$$M = (0.5 - \frac{1}{2 \times 372}) \times 100\% = 49.866\%$$

F: Absolute value of clock frequency deviation

L: Frame length (L = 10)




Figure 17.28 Receive Data Sampling Timing in Smart Card Interface Mo (When Clock Frequency is 372 Times the Bit Rate)



Rev. 2.00 Sep. 10, 2008 Page

- 5. Set the SMIF, SDIR, and SINV bits in SCMR appropriately. When the DDR corresponds the TxD pin is cleared to 0, the TxD and RxD pins are changed from port pins to SCI placing the pins into high impedance state.
 - 6. Set the value corresponding to the bit rate in BRR. 7. Set the CKE1 and CKE0 bits in SCR appropriately. Clear the TIE, RIE, TE, RE, MPI

TEIE bits to 0 simultaneously.

When the CKE0 bit is set to 1, the SCK pin is allowed to output clock pulses.

8. Set the TIE, RIE, TE, and RE bits in SCR appropriately after waiting for at least a 1-b

interval. Setting the TE and RE bits to 1 simultaneously is prohibited except for self d To switch from reception to transmission, first verify that reception has completed, then i the SCI. At the end of initialization, RE and TE should be set to 0 and 1, respectively. Re completion can be verified by reading the RDRF, PER, or ORER flag. To switch from

transmission to reception, first verify that transmission has completed, then initialize the the end of initialization, TE and RE should be set to 0 and 1, respectively. Transmission completion can be verified by reading the TEND flag.

RENESAS

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 714 of 1132

- 3. If no error signal is returned from the receiving end, the ERS bit in SSR is not set to
 - 4. In this case, one frame of data is determined to have been transmitted including re-tr the TEND bit in SSR is set to 1. Here, a TXI interrupt request is generated if the TIE

SCR is set to 1. Writing transmit data to TDR starts transmission of the next data.

Figure 17.31 shows a sample flowchart for transmission. All the processing steps are automatically performed using a TXI interrupt request to activate the DTC or DMAC. In transmission, the TEND and TDRE flags in SSR are simultaneously set to 1, thus gener TXI interrupt request if the TIE bit in SCR has been set to 1. This activates the DTC or a TXI request thus allowing transfer of transmit data if the TXI interrupt request is speci source of DTC or DMAC activation beforehand. The TDRE and TEND flags are autom

cleared to 0 at data transfer by the DTC or DMAC. If an error occurs, the SCI automatic transmits the same data. During re-transmission, TEND remains as 0, thus not activating or DMAC. Therefore, the SCI and DTC or DMAC automatically transmit the specified bytes, including re-transmission in the case of error occurrence. However, the ERS flag

automatically cleared; the ERS flag must be cleared by previously setting the RIE bit to

When transmitting/receiving data using the DTC or DMAC, be sure to set and enable th DMAC prior to making SCI settings. For DTC or DMAC settings, see section 11, Data

enable an ERI interrupt request to be generated at error occurrence.

Controller (DTC) and section 10, DMA Controller (DMAC).

Figure 17.29 Data Re-Transfer Operation in SCI Transmission Mode

Note that the TEND flag is set in different timings depending on the GM bit setting in SN Figure 17.30 shows the TEND flag set timing.




Figure 17.30 TEND Flag Set Timing during Transmission

RENESAS




Figure 17.31 Sample Transmission Flowchart

Rev. 2.00 Sep. 10, 2008 Page

4. In this case, data is determined to have been received successfully, and the RDRF bit set to 1. Here, an RXI interrupt request is generated if the RIE bit in SCR is set to 1.

Figure 17.33 shows a sample flowchart for reception. All the processing steps are automated performed using an RXI interrupt request to activate the DTC or DMAC. In reception, see RIE bit to 1 allows an RXI interrupt request to be generated when the RDRF flag is set to activate the DTC or DMAC by an RXI request thus allowing transfer of receive data if the interrupt request is specified as a source of DTC or DMAC activation beforehand. The R is automatically cleared to 0 at data transfer by the DTC or DMAC. If an error occurs during reception, i.e., either the ORER or PER flag is set to 1, a transmit/receive error interrupt (

request is generated and the error flag must be cleared. If an error occurs, the DTC or DN not activated and receive data is skipped, therefore, the number of bytes of receive data spin the DTC or DMAC is transferred. Even if a parity error occurs and the PER bit is set to reception, receive data is transferred to RDR, thus allowing the data to be read.

Note: For operations in block transfer mode, see section 17.4, Operation in Asynchronic




Figure 17.32 Data Re-Transfer Operation in SCI Reception Mode




Figure 17.33 Sample Reception Flowchart

17.7.8 Clock Output Control

Clock output can be fixed using the CKE1 and CKE0 bits in SCR when the GM bit in S to 1. Specifically, the minimum width of a clock pulse can be specified.

Figure 17.34 shows an example of clock output fixing timing when the CKE0 bit is contwith GM = 1 and CKE1 = 0.




Figure 17.34 Clock Output Fixing Timing

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

Set the CREO bit in SCR to 1 to start clock output.

- At mode switching
 - At transition from smart card interface mode to software standby mode
 - 1. Set the data register (DR) and data direction register (DDR) corresponding to
 - pin to the values for the output fixed state in software standby mode.

 2. Write 0 to the TE and RE bits in SCR to stop transmission/reception. Simultant and the CVE1 hit to the value for the autroit fixed state in a fewere standby mode.
 - set the CKE1 bit to the value for the output fixed state in software standby mo
 - 3. Write 0 to the CKE0 bit in SCR to stop the clock.
 - 4. Wait for one cycle of the serial clock. In the mean time, the clock output is fix specified level with the duty cycle retained.
 - 5. Make the transition to software standby mode.
 - At transition from smart card interface mode to software standby mode
 - 1. Clear software standby mode.
 - 2. Write 1 to the CKE0 bit in SCR to start clock output. A clock signal with the appropriate duty cycle is then generated.




Figure 17.35 Clock Stop and Restart Procedure

rate, the transfer rate must be modified through programming.

Figure 17.36 shows the IrDA block diagram.




Figure 17.36 IrDA Block Diagram

Note: * The IrDA function should be used when the ABCS bit in SEMR_5 is set to 0 ACS3 to ACS0 bits in SEMR_5 and SEMR_6 are set to B'0000.

range greater than 1.41 μ s.

For serial data of level 1, no pulses are output.




Figure 17.37 IrDA Transmission and Reception

(2) Reception

REJ09B0364-0200

During reception, IR frames are converted to UART frames using the IrDA interface before inputting to SCI. 0 is output when the high level pulse is detected while 1 is output when is detected during one bit period. Note that a pulse shorter than the minimum pulse width μ s is also regarded as a 0 signal.

Rev. 2.00 Sep. 10, 2008 Page 722 of 1132

RENESAS

10	100	100	100	100	100	
12	101	101	101	101	101	
12.288	101	101	101	101	101	
14	101	101	101	101	101	
14.7456	101	101	101	101	101	
16	101	101	101	101	101	
17.2032	101	101	101	101	101	
18	101	101	101	101	101	
19.6608	101	101	101	101	101	
20	101	101	101	101	101	
25	110	110	110	110	110	
30	110	110	110	110	110	
33	110	110	110	110	110	
35	110	110	110	110	110	

7.3728

9.8304

by the DTC or DMAC.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt activate the DTC or DMAC to allow data transfer. The RDRF flag is automatically cleared data transfer by the DTC or DMAC.

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1 interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt has priority acceptance. However, note that if the TDRE and TEND flags are cleared to 0 simultaneously the TXI interrupt processing routine, the SCI cannot branch to the TEI interrupt processing later.

Note that the priority order for interrupts is different between the group of SCI 0, 1, 2, 3,

and the group of SCI_5 and SCI_6.

Table 17.14 SCI Interrupt Sources (SCI_0, 1, 2, 3, and 4)

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error	ORER, FER, or PER	Not possible	Not possible
RXI	Receive data full	RDRF	Possible	Possible
TXI	Transmit data empty	TDRE	Possible	Possible
TEI	Transmit end	TEND	Not possible	Not possible

Table 17.16 shows the interrupt sources in smart card interface mode. A transmit end (T interrupt request cannot be used in this mode.

Note that the priority order for interrupts is different between the group of SCI_0, 1, 2, 3 and the group of SCI_5 and SCI_6.

Table 17.16 SCI Interrupt Sources (SCI_0, 1, 2, 3, and 4)

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
ERI	Receive error or error signal detection	ORER, PER, or ERS	Not possible	Not possible
RXI	Receive data full	RDRF	Possible	Possible
TXI	Transmit data empty	TEND	Possible	Possible

Table 17.17 SCI Interrupt Sources (SCI_5 and SCI_6)

Name	Interrupt Source	Interrupt Flag	DTC Activation	DMAC Activation
RXI	Receive data full	RDRF	Not possible	Possible
TXI	Transmit data empty	TDRE	Not possible	Possible
ERI	Receive error or error signal detection	ORER, PER, or ERS	Not possible	Not possible

error occurrence.

When transmitting/receiving data using the DTC or DMAC, be sure to set and enable the DMAC prior to making SCI settings. For DTC or DMAC settings, see section 11, Data T Controller (DTC) and section 10, DMA Controller (DMAC).

In reception, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1 activates the DTC or DMAC by an RXI request thus allowing transfer of receive data if t request is specified as a source of DTC or DMAC activation beforehand. The RDRF flag automatically cleared to 0 at data transfer by the DTC or DMAC. If an error occurs, the flag is not set but the error flag is set. Therefore, the DTC or DMAC is not activated and interrupt request is issued to the CPU instead; the error flag must be cleared.

Rev. 2.00 Sep. 10, 2008 Page 726 of 1132 REJ09B0364-0200



When framing error detection is performed, a break can be detected by reading the RxD directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag is see PER flag may also be set. Note that, since the SCI continues the receive operation even receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

17.10.3 Mark State and Break Detection

level are determined by DR and DDR. This can be used to set the TxD pin to mark state level) or send a break during serial data transmission. To maintain the communication li state (the state of 1) until TE is set to 1, set both DDR and DR to 1. Since the TE bit is c at this point, the TxD pin becomes an I/O port, and 1 is output from the TxD pin. To ser during serial transmission, first set DDR to 1 and DR to 0, and then clear the TE bit to 0 TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission TxD pin becomes an I/O port, and 0 is output from the TxD pin.

When the TE bit is 0, the TxD pin is used as an I/O port whose direction (input or output

17.10.4 Receive Error Flags and Transmit Operations (Clock Synchronous Mode

Transmission cannot be started when a receive error flag (ORER, FER, or RER) is set to the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that the receive error flags cannot be cleared to 0 even if the RE cleared to 0.

17.10.0 Restrictions on Using DTC of DNIAC

- When the external clock source is used as a synchronization clock, update TDR by th
 or DTC and wait for at least five Pφ clock cycles before allowing the transmit clock to
 input. If the transmit clock is input within four clock cycles after TDR modification, t
 may malfunction (see Figure 17.38).
- When using the DMAC or DTC to read RDR, be sure to set the receive end interrupt the DTC or DMAC activation source.




Figure 17.38 Sample Transmission using DTC in Clock Synchronous Mod

• The DTC is not activated by the RXI or TXI request by SCI_5 or SCI6.

Rev. 2.00 Sep. 10, 2008 Page 728 of 1132 REJ09B0364-0200

RENESAS

Figure 17.39 shows a sample flowchart for transition to software standby mode during transmission. Figures 17.40 and 17.41 show the port pin states during transition to software standby mode.

Before specifying the module stop state or making a transition to software standby mode transmission mode using DTC transfer, stop all transmit operations (TE = TIE = TEIE = Setting the TE and TIE bits to 1 after cancellation sets the TXI flag to start transmission DTC.

Reception: Before specifying the module stop state or making a transition to software s mode, stop the receive operations (RE = 0). RSR, RDR, and SSR are reset. If transition during data reception, the data being received will be invalid.

To receive data in the same reception mode after cancellation of the power-down state, so bit to 1, and then start reception. To receive data in a different reception mode, initialize first.

For using the IrDA function, set the IrE bit in addition to setting the RE bit.

Figure 17.42 shows a sample flowchart for mode transition during reception.




Figure 17.39 Sample Flowchart for Software Standby Mode Transition duri Transmission




Figure 17.40 Port Pin States during Software Standby Mode Transition (Internal Clock, Asynchronous Transmission)

Rev. 2.00 Sep. 10, 2008 Page 730 of 1132 REJ09B0364-0200



Figure 17.41 Port Pin States during Software Standby Mode Transition (Internal Clock, Clock Synchronous Transmission)




Figure 17.42 Sample Flowchart for Software Standby Mode Transition during F

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

- One of three generating polynomials selectable
- CRC code generation for LSB-first or MSB-first communication selectable

Figure 17.43 shows a block diagram of the CRC operation circuit.




Figure 17.43 Block Diagram of CRC Operation Circuit

generating polynomial.

Initial Value	0	0	0	0	0	0	0
R/W	W	R	R	R	R	R/W	R/W
Bit I	Bit Name	Initial Value	R/W	Descriptio	n		
7 [DORCLR	0	W	CRCDOR	Clear		
				Setting this	bit to 1 cle	ars CRCD	OR to H'0000
6 to 3 -	_	All 0	R	Reserved			
				The initial v	alue shoul	d not be ch	nanged.
2 l	_MS	0	R/W	CRC Opera	ation Switc	h	
				Selects CR communication	_	neration fo	r LSB-first or
				transmit	ication. Th	e lower by RCDOR c	SB-first te (bits 7 to 0 ontents (CRC be transmitted
				transmit	ication. Th	e upper by RCDOR c	ASB-first rte (bits 15 to ontents (CRC pe transmitted

parts.

CRCDIR is an 8-bit readable/writable register, to which the bytes to be CRC-operated are The result is obtained in CRCDOR.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

(3) CRC Data Output Register (CRCDOR)


CRCDOR is a 16-bit readable/writable register that contains the result of CRC operation bytes to be CRC-operated are written to CRCDIR after CRCDOR is cleared. When the C operation result is additionally written to the bytes to which CRC operation is to be perfo CRC operation result will be H'0000 if the data contains no CRC error. When bits 1 and CRCCR (G1 and G0 bits) are set to 0 and 1, respectively, the lower byte of this register of the result.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
								ļ
	_	_	_	_	_	_	_	
Bit	7	6	5	4	3	2	1	
Bit Bit Name	7	6	5	4	3	2	1	
г	7	0	5	0	3	0	0	

Rev. 2.00 Sep. 10, 2008 Page 734 of 1132

REJ09B0364-0200








Figure 17.45 MSB-First Data Transmission



Rev. 2.00 Sep. 10, 2008 Page REJ09




Figure 17.46 LSB-First Data Reception




Figure 17.47 MSB-First Data Reception




Figure 17.48 LSB-First and MSB-First Transmit Data

18.1 Features

• Continuous transmission/reception

Since the shift register, transmit data register, and receive data register are independent each other, the continuous transmission/reception can be performed.

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized automatically. If transmission or reception is not yet possible, drive the SCL signal 1 preparations are completed

• Six interrupt sources

Transmit-data-empty (including slave-address match), transmit-end, receive-data-ful (including slave-address match), arbitration lost, NACK detection, and stop condition detection

- Direct bus drive
 - Two pins, the SCL and SDA pins function as NMOS open-drain outputs.
- Module stop function setting



Rev. 2.00 Sep. 10, 2008 Page




Figure 18.1 Block Diagram of I²C Bus Interface 2

REJ09B0364-0200






Figure 18.2 Connections to the External Circuit by the I/O Pins

18.2 Input/Output Pins

Table 18.1 shows the pin configuration of the I²C bus interface 2.

Table 18.1 Pin Configuration of the I²C Bus Interface 2

Channel	Abbreviation	I/O	Function
0	SCL0	I/O	Channel 0 serial clock I/O pin
	SDA0	I/O	Channel 0 serial data I/O pin
1	SCL1	I/O	Channel 1 serial clock I/O pin
	SDA1	I/O	Channel 1 serial data I/O pin

Note: The pin symbols are represented as SCL and SDA; channel numbers are omitted manual.



Rev. 2.00 Sep. 10, 2008 Page

- I C bus status register_0 (ICSR_0)
 - Slave address register_0 (SAR_0)
 - I²C bus transmit data register_0 (ICDRT_0)
 - I²C bus receive data register_0 (ICDRR_0)
 - I²C bus shift register_0 (ICDRS_0)

Channel 1:

- I²C bus control register A_1 (ICCRA_1)
- I²C bus control register B_1 (ICCRB_1)
- I²C bus mode register_1 (ICMR_1)
- I²C bus interrupt enable register_1 (ICIER_1)
- I²C bus status register_1 (ICSR_1)
- Slave address register_1 (SAR_1)
- I²C bus transmit data register_1 (ICDRT_1)
- I²C bus receive data register_1 (ICDRR_1)
- I²C bus shift register_1 (ICDRS_1)

				TRS is 0 and ICDRR is read.
				0: Enables next reception
				1: Disables next reception
5	MST	0	R/W	Master/Slave Select
4	TRS	0	R/W	Transmit/Receive Select
				When arbitration is lost in master mode, MS TRS are both reset by hardware, causing a to slave receive mode. Modification of the TI should be made between transfer frames.
				Operating modes are described below according and TRS combination.
				00: Slave receive mode
				01: Slave transmit mode
				10: Master receive mode
				11: Master transmit mode
3	CKS3	0	R/W	Transfer Clock Select 3 to 0
2	CKS2	0	R/W	These bits are valid only in master mode. M
1	CKS1	0	R/W	setting according to the required transfer rat details on the transfer rate, see table 18.2.
0	CKS0	0	R/W	details of the transfer rate, see table 10.2.

initiai

Value

0

0

Bit Name

ICE

RCVD

R/W

R/W

R/W

Description

I²C Bus Interface Enable 0: This module is halted

Reception Disable

1: This bit is enabled for transfer operations SDA pins are bus drive state)

This bit enables or disables the next operation

Bit

7

6

Rev. 2.00 Sep. 10, 2008 Page

		1	0	Pø/112	71.4 kHz	89.3 kHz	179 kHz	223 kHz	295 kHz
			1	Pφ/128	62.5 kHz	78.1 kHz	156 kHz	195 kHz	258 kHz
1	0	0	0	Ρφ/56	143 kHz	179 kHz	357 kHz	446 kHz	589 kHz
			1	Рф/80	100 kHz	125 kHz	250 kHz	313 kHz	413 kHz
		1	0	Ρφ/96	83.3 kHz	104 kHz	208 kHz	260 kHz	344 kHz
			1	Pφ/128	62.5 kHz	78.1 kHz	156 kHz	195 kHz	258 kHz
	1	0	0	Рф/336	23.8 kHz	29.8 kHz	59.5 kHz	74.4 kHz	98.2 kHz
			1	Pφ/200	40.0 kHz	50.0 kHz	100 kHz	125 kHz	165 kHz
		1	0	Ρφ/224	35.7 kHz	44.6 kHz	89.3 kHz	112 kHz	147 kHz
			1	Pø/256	31.3 kHz	39.1 kHz	78.1 kHz	97.7 kHz	129 kHz
					•		•	•	

100 kHz 200 kHz 250 kHz

330 kHz

P₀/100 80.0 kHz

18.3.2 I²C Bus Control Register B (ICCRB)

1

ICCRB issues start/stop condition, manipulates the SDA pin, monitors the SCL pin, and reset in the I²C control module.

7	6	5	4	3	2	1	
BBSY	SCP	SDAO		SCLO		IICRST	
0	1	1	1	1	1	0	
R/W	R/W	R	R/W	R	_	R/W	
	0	0 1	0 1 1	0 1 1 1	0 1 1 1 1	0 1 1 1 1 1	0 1 1 1 1 0

Rev. 2.00 Sep. 10, 2008 Page 744 of 1132

				This bit controls the issuance of start or stop condit master mode.
				To issue a start condition, write 1 to BBSY and 0 to transmit start condition is issued in the same way. stop condition, write 0 to BBSY and 0 to SCP. This always read as 1. If 1 is written, the data is not stor
5	SDAO	1	R	This bit monitors the output level of SDA.
				0: When reading, the SDA pin outputs a low level
				1: When reading the SDA pin outputs a high level
4	_	1	R/W	Reserved
				The write value should always be 1.
3	SCLO	1	R	This bit monitors the SCL output level.
				When reading and SCLO is 1, the SCL pin outputs level. When reading and SCLO is 0, the SCL pin outlevel.
2	_	1	_	Reserved
				This bit is always read as 0.
1	IICRST	0	R/W	IIC Control Module Reset
				This bit reset the IIC control module except the I ² C hang-up occurs because of communication failure operation, by setting this bit to 1, the I ² C control mobe reset without initializing the registers.
0	_	1	_	Reserved

6

SCP

1

R/W

Start/Stop Condition Issue



This bit is always read as 1.

••,	•	,	Trait into into in
			This bit selects whether to insert a wait after datransfer except for the acknowledge bit. When set to 1, after the falling of the clock for the last the low period is extended for two transfer clock. When this bit is cleared to 0, data and the ackribit are transferred consecutively with no waits. The setting of this bit is invalid in slave mode.
_	1	_	Reserved
_	1	_	These bits are always read as 1.
BCWP	1	R/W	BC Write Protect
			This bit controls the modification of the BC2 to bits. When modifying, this bit should be cleared and the MOV instruction should be used.
			0: When writing, the values of BC2 to BC0 are
			1: When reading, 1 is always read
			When writing, the settings of BC2 to BC0 are in

Initial

Value

0

0

R/W

R/W

R/W

Description

Wait Insertion

The write value should always be 0.

Reserved

Bit Name

WAIT

Bit

7

6

RENESAS

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 746 of 1132

010: 3
011: 4
100: 5
101: 6
110: 7
111: 8
I ² C control module can be reset without settin

18.3.4 I²C Bus Interrupt Enable Register (ICIER)

ICIER enables or disables interrupt sources and the acknowledge bits, sets the acknowledge be transferred, and confirms the acknowledge bit to be received.

ports and initializing the registers.

Bit	7	6	5	4	3	2	1	
Bit Name	TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	

				This bit enables or disables the transmit end in (TEI) request at the rising of the ninth clock wh TDRE bit in ICSR is set to 1. The TEI request canceled by clearing the TEND bit or the TEIE
				0: Transmit end interrupt (TEI) request is disab
				1: Transmit end interrupt (TEI) request is enab
5	RIE	0	R/W	Receive Interrupt Enable
				This bit enables or disables the receive full inte (RXI) request when receive data is transferred

ICDRS to ICDRR and the RDRF bit in ICSR is The RXI request can be canceled by clearing t

0: Receive data full interrupt (RXI) request is d 1: Receive data full interrupt (RXI) request is e

This bit enables or disables the NACK receive (NAKI) request when the NACKF and AL bits i are set to 1. The NAKI request can be cancele clearing the NACKF or AL bit, or the NAKIE bit 0: NACK receive interrupt (NAKI) request is dis 1: NACK receive interrupt (NAKI) request is er

RDRF or RIE bit to 0.

NACK Receive Interrupt Enable

R/W



REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 748 of 1132

NAKIE

				suspended
1	ACKBR	0	R	Receive Acknowledge
				In transmit mode, this bit stores the acknowle that are returned by the receive device. This be modified.
				0: Receive acknowledge = 0
				1: Receive acknowledge = 1
0	ACKBT	0	R/W	Transmit Acknowledge

REJ09

In receive mode, this bit specifies the bit to be

0: 0 is sent at the acknowledge timing1: 1 is sent at the acknowledge timing

the acknowledge timing.

				[Setting condition]
				 When data is transferred from ICDRT to IC and ICDRT becomes empty
				 When the TRS bits are set
				 When the start (re-transmit included) condi been issued
				 When switched from reception to transmiss slave mode
				[Clearing conditions]
				When 0 is written to this bit after reading TI
				(When the CPU is used to clear this flag by 0 while the corresponding interrupt is enab sure to read the flag after writing 0 to it.)
				 When data is written to ICDRT
6	TEND	0	R/W	Transmit End
				[Setting condition]
				 When the ninth clock of SCL rises while the flag is 1
				[Clearing conditions]
				 When 0 is written to this bit after reading T
				 (When the CPU is used to clear this flag by 0 while the corresponding interrupt is enab sure to read the flag after writing 0 to it.) When data is written to ICDRT
				• When data is written to ICDA1

value

R/W

Transmit Data Register Empty

TDRE

Rev. 2.00 Sep. 10, 2008 Page 750 of 1132

				 [Clearing condition] When 0 is written to this bit after reading 1 (When the CPU is used to clear this flag 0 while the corresponding interrupt is enasure to read the flag after writing 0 to it.)
3	STOP	0	R/W	Stop Condition Detection Flag
				[Setting condition]
				 When a stop condition is detected after fr transfer
				[Clearing condition]
				When 0 is written to this bit after reading
				(When the CPU is used to clear this flag 0 while the corresponding interrupt is end sure to read the flag after writing 0 to it.)

R/W

NACKF

0

4

Rev. 2.00 Sep. 10, 2008 Page

When data is read from ICDRR

When no acknowledge is detected from the device in transmission while the ACKE bit

No Acknowledge Detection Flag

[Setting condition]

is set to 1

mode	
 When the SDA pin outputs a high mode while a start condition is det 	
[Clearing condition]	
 When 0 is written to this bit after re 	ading A
(When the CPU is used to clear th 0 while the corresponding interrup sure to read the flag after writing 0	t is enab
AAS 0 R/W Slave Address Recognition Flag	

SVA0 in SAR. [Setting conditions]

receive mode

receive mode [Clearing condition]

In slave receive mode, this flag is set to 1 whe frame following a start condition matches bits \$

When the slave address is detected in slav

When the general call address is detected

When 0 is written to this bit after reading A



REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 752 of 1132

1

18.3.6 Slave Address Register (SAR)

6

7

Bit

SAR is sets the slave address. In slave mode, if the upper 7 bits of SAR match the upper the first frame received after a start condition, the LSI operates as the slave device.

4

3

2

1

5

Bit Name	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	Bit Name	Initial Value	R/W	Descriptio	on			
	SVA6 to	0	R/W	Slave Address 6 to 0				
	SVA0			These bits addresses bus.				
0	_	0	R/W	Reserved				
				Although th written to.	nis bit is rea	adable/writa	able, only (0 s

18.3.8 I²C Bus Receive Data Register (ICDRR)

R/W

R/W

ICDRR is an 8-bit read-only register that stores the receive data. When one byte of data be received, ICDRR transfers the receive data from ICDRS to ICDRR and the next data can received. ICDRR is a receive-only register; therefore, this register cannot be written to by CPU.

R/W

R/W

R/W

R/W

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	

18.3.9 I²C Bus Shift Register (ICDRS)

ICDRS is an 8-bit write-only register that is used to transmit/receive data. In transmission transferred from ICDRT to ICDRS and the data is sent from the SDA pin. In reception, detransferred from ICDRS to ICDRR after one by of data is received. This register cannot be from the CPU.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	W	W	W	W	W	W	W	

Rev. 2.00 Sep. 10, 2008 Page 754 of 1132

REJ09B0364-0200

RENESAS




Figure 18.3 I²C Bus Formats




Figure 18.4 I²C Bus Timing

[Legend]

 R/\overline{W} :

S: Start condition. The master device drives SDA from high to low while SCL is I

SLA: Slave address

Indicates the direction of data transfer; from the slave device to the master devi R/\overline{W} is 1, or from the master device to the slave device when R/\overline{W} is 0.

Acknowledge. The receive device drives SDA low. A:

DATA: Transferred data

P: Stop condition. The master device drives SDA from low to high while SCL is h



Rev. 2.00 Sep. 10, 2008 Page

- instruction. (The start condition is issued.) This generates the start condition.
- 3. After confirming that TDRE in ICSR has been set, write the transmit data (the first by
 - the slave address and R/W) to ICDRT. After this, when TDRE is automatically cleared data is transferred from ICDRT to ICDRS. TDRE is set again. 4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is
 - at the rising of the ninth transmit clock pulse. Read the ACKBR bit in ICIER to confi the slave device has been selected. Then, write the second byte data to ICDRT. When is 1, the slave device has not been acknowledged, so issue a stop condition. To issue t condition, write 0 to BBSY and SCP using the MOV instruction. SCL is fixed to a lov until the transmit data is prepared or the stop condition is issued.
 - 5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
 - 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the en byte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR is 1) f
 - NACKF.

receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEN

7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mod

Rev. 2.00 Sep. 10, 2008 Page 756 of 1132




Figure 18.5 Master Transmit Mode Operation Timing 1




Figure 18.6 Master Transmit Mode Operation Timing 2



Rev. 2.00 Sep. 10, 2008 Page

specified by the ACKBT in ICIER to SDA, at the ninth receive clock pulse.

- After the reception of the first frame data is completed, the RDRF bit in ICSR is set to rising of the ninth receive clock pulse. At this time, the received data is read by readin ICDRR. At the same time, RDRF is cleared.
- RDRF is set. If the eighth receive clock pulse falls after reading ICDRR by other processing the RDRF is 1, SCL is fixed to a low level until ICDRR is read.

 5. If the next frame is the last receive data set the RCVD bit in ICCRA before reading I.

4. The continuous reception is performed by reading ICDRR and clearing RDRF to 0 ev

- 5. If the next frame is the last receive data, set the RCVD bit in ICCRA before reading I This enables the issuance of the stop condition after the next reception.
 - 6. When the RDRF bit is set to 1 at the rising of the ninth receive clock pulse, the stop c is issued.
 - 7. When the STOP bit in ICSR is set to 1, read ICDRR and clear RCVD to 0.
 - 8. The operation returns to the slave receive mode.



Rev. 2.00 Sep. 10, 2008 Page 758 of 1132




Figure 18.7 Master Receive Mode Operation Timing 1

Rev. 2.00 Sep. 10, 2008 Page




Figure 18.8 Master Receive Mode Operation Timing 2

18.4.4 Slave Transmit Operation

In slave transmit mode, the slave device outputs the transmit data, and the master device the receive clock pulse and returns an acknowledge signal. Figures 18.9 and 18.10 show to operation timings in slave transmit mode. The transmission procedure and operations in stransmit mode are described below.

- Set the ICR bit in the corresponding register to 1, then set the ICE bit in ICCRA to 1.
 the WAIT in ICMR, CKS3 to CKS0 in ICCRA, and others to perform initial settings.
 MST and TRS bits in ICCRA to select slave receive mode, and wait until the slave admatches.
- 2. When the slave address matches in the first frame following the detection of the start condition, the slave device outputs the level specified by ACKBT in ICIER to SDA, a rising of the ninth clock pulse. At this time, if the eighth bit data (R/W) is 1, TRS in I and TDRE in ICSR are set to 1, and the mode changes to slave transmit mode automathe continuous transmission is performed by writing the transmit data to ICDRT even TDRE is set.
- 3. If TDRE is set after writing the last transmit data to ICDRT, wait until TEND in ICSI 1, with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for end processing, and read ICDRR (dummy read) to free SCL.
- 5. Clear TDRE.

RENESAS




Figure 18.9 Slave Transmit Mode Operation Timing 1

Rev. 2.00 Sep. 10, 2008 Page




Figure 18.10 Slave Transmit Mode Operation Timing 2

REJ09B0364-0200



2. When the slave address matches in the first frame following detection of the start co the slave address outputs the level specified by ACKBT in ICIER to SDA, at the risi ninth clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy respectively).

(Since the read data shows the slave address and R/\overline{W} , it is not used).

- 3. Read ICDRR every time RDRF is set. If the eighth clock pulse falls while RDRF is fixed to a low level until ICDRR is read. The change of the acknowledge (ACKBT) before reading ICDRR to be returned to the master device is reflected in the next tra frame.
- 4. The last byte data is read by reading ICDRR.




Figure 18.11 Slave Receive Mode Operation Timing 1



Figure 18.12 Slave Receive Mode Operation Timing 2

18.4.6 Noise Canceler

The logic levels at the SCL and SDA pins are routed through the noise cancelers before blatched internally. Figure 18.13 shows a block diagram of the noise canceler circuit.

The noise canceler consists of two cascaded latches and a match detector. The signal input (or SDA) is sampled on the system clock, but is not passed forward to the next circuit unloutputs of both latches agree. If they do not agree, the previous value is held.




Figure 18.13 Block Diagram of Noise Canceler

Rev. 2.00 Sep. 10, 2008 Page 764 of 1132






Figure 18.14 Sample Flowchart of Master Transmit Mode




Figure 18.15 Sample Flowchart for Master Receive Mode

Rev. 2.00 Sep. 10, 2008 Page 766 of 1132






Figure 18.16 Sample Flowchart for Slave Transmit Mode




Figure 18.17 Sample Flowchart for Slave Receive Mode

NACK Detection	NAKI	$\{(NACKF = 1) + (AL = 1)\} \cdot (NAKIE = 1)$					
Arbitration Lost							
When one of the inter-	When one of the interrupt conditions in table 18.3 is 1 and the I bit in CCR is 0, the CPU						

 $(RDRF = 1) \cdot (RIE = 1)$ $(STOP = 1) \cdot (STIE = 1)$

interrupt exception handling. Clear the interrupt sources during interrupt exception hand that the TDRE and TEND bits are automatically cleared to 0 by writing data to ICDRT, RDRF bit is cleared to 0 by reading ICDRR. In particular, the TDRE bit can be set again same time as data are for transmission written to ICDRT, and 1 extra byte can be transmitted in TDRE is again cleared to 0.

18.6 Bit Synchronous Circuit

RXI

STPI

This module has a possibility that the high-level period is shortened in the two states debelow.

In master mode,

Receive Data Full

Stop Recognition

- When SCL is driven low by the slave device
- When the rising speed of SCL is lowered by the load on the SCL line (load capacitan pull-up resistance)

Therefore, this module monitors SCL and communicates bit by bit in synchronization.

Figure 18.18 shows the timing of the bit synchronous circuit, and table 18.4 shows the t SCL output changes from low to Hi-Z and the period which SCL is monitored.

Table 18.4 Time for Monitoring SCL

CKS3	CKS2	Time for Monitoring SCL	
0	0	7.5 tcyc	
	1	19.5 tcyc	
1	0	17.5 tcyc	
	1	41.5 tcyc	

18.7 Usage Notes

1. Confirm the ninth falling edge of the clock before issuing a stop or a repeated start co The ninth falling edge can be confirmed by monitoring the SCLO bit in the I²C bus co

register B (ICCRB).

If a stop or a repeated start condition is issued at certain timing in either of the follow the stop or repeated start condition may be issued incorrectly.

— The rising time of the SCL signal exceeds the time given in section 18.6, Bit Sync Circuit, because of the load on the SCL bus (load capacitance or pull-up resistance)

— The bit synchronous circuit is activated because a slave device holds the SCL bus during the eighth clock.

2. The WAIT bit in the I^2C bus mode register (ICMR) must be held 0.

If the WAIT bit is set to 1, when a slave device holds the SCL signal low more than of transfer clock cycle during the eighth clock, the high level period of the ninth clock meshorter than a given period.

3. Restriction in transfer rate setting value in multi-master mode



- In indut-master mode, set the Wist and TRS bits by Wio v instruction.
- When arbitration is lost, confirm that the MST and TRS bits are set to 0. If these set to other than 0, set these bits to 0.
- 5. Notes on master receive mode

In master receive mode, the RDRF bit is set to 0 at the eighth rising clock, the SCL spulled to "Low" state. When ICDRR is read near at the eighth falling clock, the SCL level is released and the ninth clock is outputted by fixing the eighth clock of receive "Low" state. Reading ICDRR is not required. As a result, the failure to receive data

- There are the following methods to avoid this phenomenon.
 - In master receive mode, read ICDRR by the eighth rising clock.

 In master receive mode, set the RCVD bit to 1 and process the bit by the set of the receive mode.
 - In master receive mode, set the RCVD bit to 1 and process the bit by the common of every one byte.
- 6. Module stop function setting

Operation of the IIC2 can be disabled or enabled using the module stop control regis initial setting is for operation of the IIC2 to be halted. Register access is enabled by module stop state. For details, see section 25, Power-Down Modes.

Rev. 2.00 Sep. 10, 2008 Page 772 of 1132



- Eight or four input channels (total eight input channels for the two units) Four channels x two units (for unit 0 and unit 1)
 - Eight channels x one unit (for unit 0) • Conversion time: Unit 0: (2.7 us per channel)
 - Unit 1: (2.7 µs per channel)
 - Two kinds of operating modes
 - Single mode: Single-channel A/D conversion
 - Scan mode: Continuous A/D conversion on 1 to 4 channels, or 1 to 8 channels*²
 - data registers for the two units)

• Eight data registers for the A/D converter unit 0 and four data registers for unit 1 (to

- Results of A/D conversion are held in a 16-bit data register for each channel.
- Sample and hold functionality
- Three types of conversion start
 - Conversion can be started by software, a conversion start trigger by the 16-bit timer (TPU)*1 or 8-bit timer (TMR)*2, or an external trigger signal.
 - A/D conversion for multiple units can be started by external trigger (ADTRG0).
- Interrupt source A/D conversion end interrupt (ADI) request can be generated.
- Module stop state specifiable

• Function of starting units simultaneously

- Notes: 1. Only supported in the A/D converter unit 0.
- 2. For unit 0, A/D conversion can be started by a conversion start trigger by the

trigger by the TMR units 2 and 3.



units 0 and 1 whereas for unit 1 A/D conversion can be started by a conversion




Figure 19.1 Block Diagram of A/D Converter Unit 0 (AD_0)




Figure 19.2 Block Diagram of A/D Converter Unit 1 (AD_1)

		Analog input pin 6	AN6	Input	
		Analog input pin 7	AN7	Input	_
		A/D external trigger input pin 0	ADTRG0	Input	External trigger starting A/D cor
1 A	\D_1	Analog input pin 4	AN4	Input	Analog inputs
		Analog input pin 5	AN5	Input	_
		Analog input pin 6	AN6	Input	_
		Analog input pin 7	AN7	Input	_
		A/D external trigger input pin 0	ADTRG0	Input	External trigger starting A/D cor
		A/D external trigger input pin 1	ADTRG1	Input	External trigger starting A/D cor
Commor	1	Analog power supply pin	AV _{cc}	Input	Analog block po
		Analog ground pin	AV _{ss}	Input	Analog block gr
		Reference voltage pin	Vref	Input	A/D conversion voltage
Note: *	Sele	ectable by setting of the TR	GS1, TRGS0, a	and EXTRG	S bits in ADCR.

Analog Input pin 3

Analog input pin 4

Analog input pin 5

AINS

AN4

AN5

mput

Input

Input Input Input

External trigger inp

starting A/D conver

External trigger inp


starting A/D conver

External trigger inp starting A/D conver

Analog block powe

Analog block groun

A/D conversion refe





- A/D data register E_0 (ADDRE_0)
 - A/D data register F_0 (ADDRF_0)
 - A/D data register G_0 (ADDRG_0)
 - A/D data register H_0 (ADDRH_0)
 - A/D control/status register_0 (ADCSR_0)
 - A/D control register_0 (ADCR_0)

Unit 1 (A/D_1) registers

- A/D data register A_1 (ADDRA_1)
- A/D data register B_1 (ADDRB_1)
- A/D data register C_1 (ADDRC_1)
- A/D data register D_1 (ADDRD_1)
- A/D data register E_1 (ADDRE_1)
- A/D data register F_1 (ADDRF_1)
- A/D data register G_1 (ADDRG_1)
- A/D data register H_1 (ADDRH_1)
- A/D control/status register_1 (ADCSR_1)
- A/D control register_1 (ADCR_1)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
Bit Name											_	_	_	_	-
Initial Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	

Table 19.2 Analog Input Channels and Corresponding ADDR Registers

Analog	A/D Data Register Storing Conversion Result							
Input Channel	Unit 0	Unit 1 *²						
AN0	ADDRA_0 (Unit 0)	_						
AN1	ADDRB_0 (Unit 0)	_						
AN2	ADDRC_0 (Unit 0)	_						
AN3	ADDRD_0 (Unit 0)	_						
AN4	ADDRE_0 (Unit 0) *1	ADDRE_1 (Unit 1) *1						
AN5	ADDRF_0 (Unit 0) *1	ADDRF_1 (Unit 1) *1						
AN6	ADDRG_0 (Unit 0) *1	ADDRG_1 (Unit 1) *1						
AN7	ADDRH_0 (Unit 0) *1	ADDRH_1 (Unit 1) *1						
Matan, 1	A/D agravaga alago da la paga	فأجرن واستفاريهم برما المستوعات ومسوم وعلفيت الموجيس وأسوين						

Notes: 1. A/D conversion should be not performed on the same channel by multiple unit

2. The ADDRA_1 to ADDRD_1 registers for unit 1 are not used.

				 Completion of A/D conversion on all specifichannels in scan mode
				[Clearing conditions]
				 Writing of 0 after reading ADF = 1 (When the CPU is used to clear this flag by while the corresponding interrupt is enable to read the flag after writing 0 to it.)
				 Reading from ADDR after activation of the DTC by an ADI interrupt
6	ADIE	0	R/W	A/D interrupt enable
				Setting this bit to 1 enables ADI interrupts by A
5	ADST	0	R/W	A/D start
				Clearing this bit to 0 stops A/D conversion, an converter enters wait state.
				Setting this bit to 1 starts A/D conversion. In s this bit is cleared to 0 automatically when A/D on the specified channel ends. In scan mode, conversion continues sequentially on the spec channels until this bit is cleared to 0 by softwar or hardware standby mode.
				Note: Do not write to ADST when activation is external trigger. For details, see section Notes on A/D Activation by an External
4	_	0	R/W	Reserved
				This bit is always read as 0. The write value sl always be 0.
				Rev. 2.00 Sep. 10, 2008 Pag

Initial

Value

0

R/W

R/(W)*

Description

A/D end flag

[Setting conditions]

A status flag that indicates the end of A/D conv

Completion of A/D conversion in single mod

Bit Name

ADF

Bit



0101. ANS

0111: AN7 1xxx: Setting prohibited When SCANE = 1 and SCANS = 0 0000: AN0 0001: AN0 and AN1 0010: AN0 to AN2 0011: AN0 to AN3 0100: AN4 0101: AN4 and AN5 0110: AN4 to AN6 0111: AN4 to AN7 1xxx: Setting prohibited • When SCANE = 1 and SCANS = 1 0000: AN0 0001: AN0 and AN1 0010: AN0 to AN2 0011: AN0 to AN3 0100: AN0 to AN4 0101: AN0 to AN5 0110: AN0 to AN6 0111: AN0 to AN7 1xxx: Setting prohibited

[Legend]

x: Don't care

Note: * Only 0 can be written to this bit, to clear the flag.

Rev. 2.00 Sep. 10, 2008 Page 780 of 1132



(Why whith to respond to the second s	iting of 0 after reading ADF = 1 hen the CPU is used to clear this flag by ile the corresponding interrupt is enable lead the flag after writing 0 to it.) ading from ADDR after activation of the C by an ADI interrupt errupt enable I this bit to 1 enables ADI interrupts by A art leg this bit to 0 stops A/D conversion, and ter enters wait state. I this bit to 1 starts A/D conversion. In si is cleared to 0 automatically when A/D
6 ADIE 0 R/W A/D into Setting 5 ADST 0 R/W A/D Starting Clearing converting this bit on the converse	C by an ADI interrupt errupt enable this bit to 1 enables ADI interrupts by art art to this bit to 0 stops A/D conversion, and ter enters wait state. It this bit to 1 starts A/D conversion. In s
Setting 5 ADST 0 R/W A/D State Clearing converting this bit on the convertion converting the convertion of the convertion convertion the convertion conve	this bit to 1 enables ADI interrupts by art g this bit to 0 stops A/D conversion, and ter enters wait state. this bit to 1 starts A/D conversion. In s
5 ADST 0 R/W A/D Sta Clearin convert Setting this bit on the convers	art ig this bit to 0 stops A/D conversion, and ter enters wait state. If this bit to 1 starts A/D conversion. In s
Clearin convert Setting this bit on the convert	ng this bit to 0 stops A/D conversion, and ter enters wait state. Ithis bit to 1 starts A/D conversion. In s
convert Setting this bit on the convers	ter enters wait state. this bit to 1 starts A/D conversion. In s
this bit on the convers	
	specified channel ends. In scan mode sion continues sequentially on the spe els until this bit is cleared to 0 by softwa lware standby mode.
ϵ	Do not write to ADST when activation is external trigger. For details, see section Notes on A/D Activation by an External

Bit

Bit Name

ADF

Value

0

R/W

R/(W)*

Description

A/D end flag

[Setting conditions]

[Clearing conditions]

channels in scan mode

A status flag that indicates the end of A/D conv

Completion of A/D conversion in single mod Completion of A/D conversion on all specific



0100: AN4 0101: AN5

0110: AN6 0111: AN7

1XXX: Setting prohibited

• When SCANE = 1 and SCANS = 0

00XX: Setting prohibited

0100: AN4

0101: AN4 and AN5

0110: AN4 to AN6

0111: AN4 to AN7

1XXX: Setting prohibited

 When SCANE = 1 and SCANS = 1 XXXX: Setting prohibited

[Legend]

x: Don't care

Note: $\,\,^*\,\,$ Only 0 can be written to this bit, to clear the flag.

Rev. 2.00 Sep. 10, 2008 Page 782 of 1132



			100: Enables A/D conversion start by external trigg
			TMR (units 0 and 1)
			110: Enables A/D conversion start by the ADTRG0
			001: External trigger disabled
			011: Setting prohibited
			101: Setting prohibited
			111: Enables A/D conversion start by the ADTRG0 (starts units simultaneously)
			Note: Do not write to ADST when activation is by a trigger. For details, see section 19.7.3, Notes Activation by an External Trigger.
SCANE	0	R/W	Scan mode
SCANS	0	R/W	These bits select the A/D conversion operating mo
			0x: Single mode
			10: Scan mode. A/D conversion is performed continuous channels 1 to 4.
			11: Scan mode. A/D conversion is performed continuous channels 1 to 8.

DIT

7

6

0

Dit name

TRGS1

TRGS0

EXTRGS

value

0

0

0

K/VV

R/W

R/W

R/W

Description

conversion by a trigger signal.

Timer trigger select 1 and 0, extended trigger select

These bits select enabling or disabling of the start of

000: Disables A/D conversion start by external trigg 010: Enables A/D conversion start by external trigge



RENESAS

				10.770 conversion time = 104 states (max.)
				11: A/D conversion time = 68 states* ² (max.)
1	_	0	R/W	Reserved
				This bit is always read as 0. The write value sho

always be 0.

[Legend]

x: Don't care

Notes: 1. To set A/D conversion to start by the ADTRG pin, the DDR bit and ICR bit for to corresponding pin should be set to 0 and 1, respectively. For details, see sections are set to 0 and 1, respectively.

Ports.
2. Pφ criterion

Rev. 2.00 Sep. 10, 2008 Page 784 of 1132

				roor coming promotion
				110: Enables A/D conversion start by the $\overline{\text{ADTRG1}}$
				001: Setting prohibited
				011: External trigger disabled
				101: Enables A/D conversion start by external trigger TMR (units 2 and 3)
				111: Enables A/D conversion start by the ADTRG0 (starts units simultaneously)
				Note: Do not write to ADST when activation is by ar trigger. For details, see section 19.7.3, Notes Activation by an External Trigger.
5	SCANE	0	R/W	Scan Mode
4	SCANS	0	R/W	These bits select the A/D conversion operating mod
				0x: Single mode
				 Scan mode. A/D conversion is performed continent channels 1 to 4.
				11: Setting prohibited

DIT

7

6

0

Dit name

TRGS1

TRGS0

EXTRGS

value

0

0

0

IK/VV

R/W

R/W

R/W

Description

conversion by a trigger signal.

010: Setting prohibited100: Setting prohibited

RENESAS

Timer Trigger Select 1 and 0, extended trigger select

These bits select enabling or disabling of the start of

000: Disables A/D conversion start by external trigg

Rev. 2.00 Sep. 10, 2008 Page

OTO. A/D CONVERSION LINIC - TOT States (max.)
011: A/D conversion time = 68 states*2 (max.)
100: A/D conversion time = 332 states*2 (max.)
101: A/D conversion time = 168 states*2 (max.)
110: A/D conversion time = 87 states*2 (max.)
111: A/D conversion time = 46 states*2 (max.)

1	ADSTCLR	0	R/W	A/D Start Clear
				This bit enables or disables automatic clearing o ADST bit in scan mode.
				0: The ADST bit is not automatically cleared to 0 mode.
				1: Clears the ADST bit to 0 upon completion of the

mode.

conversion for all of the selected channels in

[Legend]

x: Don't care

Notes: 1. To set A/D conversion to start by the ADTRG pin, the DDR bit and ICR bit for the ADTRG pin, the DDR bit and ICR bit

corresponding pin should be set to 0 and 1, respectively. For details, see secti Ports.

2. Po criterion

- single channel.
 - 1. A/D conversion for the selected channel is started when the ADST bit in ADCSR is software, TPU*1, TMR*2, or an external trigger input.
 - 2. When A/D conversion is completed, the A/D conversion result is transferred to the corresponding A/D data register of the channel.
 - 3. When A/D conversion is completed, the ADF bit in ADCSR is set to 1. If the ADIE to 1 at this time, an ADI interrupt request is generated.
 - 4. The ADST bit remains at 1 during A/D conversion, and is automatically cleared to 0 A/D conversion ends. The A/D converter enters wait state. If the ADST bit is cleared during A/D conversion, A/D conversion stops and the A/D converter enters a wait st

available in unit 0, and unit 1, respectively.

Notes: 1. Only possible in unit 0.

2. As conversion start trigger, units 0 and 1 of TMR, and units 2 and 3 of TMR




Figure 19.3 Example of A/D Converter Operation (Single Mode, Channel 1 Sel

19.4.2 Scan Mode

In scan mode, A/D conversion is to be performed sequentially on the analog inputs of the channels up to four or eight*1 channels. Two types of scan mode are provided, that is, co scan mode where A/D conversion*1 is repeatedly performed and one-cycle scan mode wh conversion is performed for the specified channels for one cycle.

Continuous Scan Mode (1)

input, A/D conversion starts on the first channel in the specified channel group. Conse A/D conversion*1 on a maximum of four channels (SCANE and SCANS = B'10) or o maximum of eight channels (SCANE and SCANS = B'11) can be selected. When con A/D conversion is performed on four channels, A/D conversion starts on AN0 when 0

CH2 of unit 0 = B'00, on AN4 when CH3 and CH2 of units 0 and 1 = B'01. When

1. When the ADST bit in ADCSR is set to 1 by software, TPU*1, TMR*2, or an external

Rev. 2.00 Sep. 10, 2008 Page 788 of 1132

RENESAS

the first channel in the group.

- Notes: 1. Consecutive A/D conversion on eight channels is only possible in unit 0.
 - 2. As conversion start trigger, units 0 and 1 of TMR, and units 2 and 3 of TMR available in unit 0, and unit 1, respectively.




Figure 19.4 Example of A/D Conversion (Continuous Scan Mode, Three Channels (AN0 to AN2) Selected)



Rev. 2.00 Sep. 10, 2008 Page

5. The ADST bit is automatically cleared when A/D conversion is completed for all of the channels that have been selected. A/D conversion stops and the A/D converter enters state.




Figure 19.5 Example of A/D Conversion (One-Cycle Scan Mode, Three Channels (AN4 to AN6) Selected)

Rev. 2.00 Sep. 10, 2008 Page 790 of 1132

REJ09B0364-0200

RENESAS

In scan mode, the values given in tables 19.3 and 19.4 apply to the first conversion time values given in table 19.5 apply to the second and subsequent conversions. In either case CKS1 and CKS0 in ADCR should be set so that the conversion time is within the range by the A/D conversion characteristics.




Figure 19.6 A/D Conversion Timing

Table 19.4 A/D Conversion Characteristics (EXCKS1 = 1: Unit 1)

		CKS1 = 0						CKS1 = 1				
			CKS =	0		CKS =	1		CKS =	0		СК
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	T
A/D conversion start delay time	t _D	4	_	14	4	_	10	4	_	8	3	_
Input sampling time	t _{SPL}	_	120	_	_	60	_	_	30	_	_	15
A/D conversion time	t _{conv}	326	_	336	166	_	172	86	_	90	45	_

Note: Values in the table are the number of states.

Table 19.5 A/D Conversion Time (Scan Mode) (Unit 0)

CKS1	CKS0	Conversion Time (Number of States
0	0	512 (fixed)
	1	256 (fixed)
1	0	128 (fixed)
	1	64 (fixed)

RENESAS

1

19.4.4 External Trigger Input Timing

A/D conversion can be externally triggered. For unit 0, an external trigger is input from ADTRG0 pin when the TRGS1, TRGS0, and EXTRGS bits are set to B'110 in ADCR_1, an external trigger is input from the ADTRG1 pin when the TRGS1, TRGS0, and EX are set to B'110 in ADCR_1. A/D conversion starts when the ADST bit in ADCSR is set the falling edge of the ADTRG pin. Other operations, in both single and scan modes, are as when the ADST bit has been set to 1 by software. Figure 19.7 shows the timing.

Also, A/D conversion for multiple units can be externally triggered (multiple units can simultaneously). For units 0 and 1, an external trigger is input from the $\overline{ADTRG0}$ pin w TRGS1, TRGS0, and EXTRGS bits are set to B'111 in ADCR_0 and ADCR_1. A/D constarts when the ADST bit in ADCSR is set to 1 on the falling edge of the \overline{ADTRG} pin. To is different from the one when multiple units do not start simultaneously. Figure 19.8 sh timing.

Figure 19.7 External Trigger Input Timing (TRGS1, TRGS0, and EXTRGS \neq I




Figure 19.8 External Trigger Input Timing when Multiple Units Start Simultane (TRSG1, TRGS0, and EXTRGS = B'111)

Table 19.7 A/D Converter Interrupt Source

varne	interrupt Source	interrupt riag	DIC Activation	DIVIAC ACTI
ADI0	A/D conversion end	ADF	Possible*	Possible
ote:	* Only possible in unit	0.		

when the digital output changes from the minimum voltage value B'0000000000 (H'0 B'0000000001 (H'001) (see figure 19.10).

Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristics and the ideal A/D conversion characteristics. when the digital output changes from B'11111111110 (H'3FE) to B'11111111111 (H'3F


figure 19.10).

• Nonlinearity error

The error with respect to the ideal A/D conversion characteristic between the zero vol the full-scale voltage. Does not include the offset error, full-scale error, or quantization

(see figure 19.10). • Absolute accuracy

The deviation between the digital value and the analog input value. Includes the offse full-scale error, quantization error, and nonlinearity error.






Figure 19.9 A/D Conversion Accuracy Definitions




Figure 19.10 A/D Conversion Accuracy Definitions

Rev. 2.00 Sep. 10, 2008 Page

19.7.2 A/D Input Hold Function in Software Standby Mode

When this LSI enters software standby mode with A/D conversion enabled, the analog in retained, and the analog power supply current is equal to as during A/D conversion. If the power supply current needs to be reduced in software standby mode, set the CKS1 and C to 1 and clear the ADST, TRGS1, TRGS0, and EXTRGS bits all to 0 to disable A/D conversion. After that, enter software standby mode after executing a dummy read by one word.

19.7.3 Notes on A/D Activation by an External Trigger

If any of actions (1 to 3 below) is performed while activation by an external trigger* is in stopping A/D conversion may be impossible.

Note: * External trigger refers to input on the ADTRG pin or the conversion trigger fr peripheral module (TMR or TPU).

- 1. When the setting for activation by an external trigger is in use, writing to change the the ADST bit in ADCSR from 0 to 1.
- 2. Changing the setting from activation by an external trigger to prohibition of external trigger trigger trigger trigger trigger to prohibition of external trigger trigg
- Changing the scan mode (SCANE and ADSTLCR bits; from continuous scan mode to mode or single-cycle scan mode) while the setting is for activation by an external trig

RENESAS




Figure 19.11 Procedure for Changing the Mode When the Setting for Activation

External Trigger is in Use

Rev. 2.00 Sep. 10, 2008 Page

a high-speed analog signal or conversion in scan mode, a low-impedance buffer should be inserted.




Figure 19.12 Example of Analog Input Circuit

19.7.5 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversaffect absolute accuracy. Be sure to make the connection to an electrically stable GND sure AVss.

Care is also required to insure that filter circuits do not communicate with digital signals mounting board, acting as antennas.

RENESAS

REJ09B0364-0200

• Vref setting range

The reference voltage at the Vref pin should be set in the range $Vref \le AVcc$.

19.7.7 Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as pand layout in which digital circuit signal lines and analog circuit signal lines cross or are proximity should be avoided as far as possible. Failure to do so may result in incorrect of the analog circuitry due to inductance, adversely affecting A/D conversion values.

Digital circuitry must be isolated from the analog input pins (AN0 to AN7), analog refer power supply (Vref), and analog power supply (AVcc) by the analog ground (AVss). A analog ground (AVss) should be connected at one point to a stable ground (Vss) on the

19.7.8 Notes on Noise Countermeasures

surge at the analog input pins (AN0 to AN7) should be connected between AVcc and A shown in figure 19.9. Also, the bypass capacitors connected to AVcc and the filter capaciton connected to the AN0 to AN7 pins must be connected to AVss.

A protection circuit connected to prevent damage due to an abnormal voltage such as an

If a filter capacitor is connected, the input currents at the AN0 to AN7 pins are averaged error may arise. Also, when A/D conversion is performed frequently, as in scan mode, is current charged and discharged by the capacitance of the sample-and-hold circuit in the converter exceeds the current input via the input impedance (R_{in}), an error will arise in the input pin voltage. Careful consideration is therefore required when deciding the circuit of




Figure 19.13 Example of Analog Input Protection Circuit

Table 19.8 Analog Pin Specifications

Item	Min.	Max.	Unit
Analog input capacitance	_	20	pF
Permissible signal source impedance	_	5	kΩ




Figure 19.14 Analog Input Pin Equivalent Circuit



Module stop state specifiable




Figure 20.1 Block Diagram of D/A Converter

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

Analog output pin o	DAU	Output	Channel o analog output
Analog output pin 1	DA1	Output	Channel 1 analog output

20.3 Register Descriptions

The D/A converter has the following registers.

- D/A data register 0 (DADR0)
- D/A data register 1 (DADR1)
- D/A control register 01 (DACR01)

20.3.1 D/A Data Registers 0 and 1 (DADR0 and DADR1)

DADR0 and DADR1 are 8-bit readable/writable registers that store data to which D/A co is to be performed. Whenever an analog output is enabled, the values in DADR are convecutput to the analog output pins.

Bit	7	6	5	4	3	2	1	
Bit Name								
Initial Value	0	0	0	0	0	0	0	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	



				0: Analog output of channel 0 (DA0) is disable
				1: D/A conversion of channel 0 is enabled. And of channel 0 (DA0) is enabled.
5	DAE	0	R/W	D/A Enable
				Used together with the DAOE0 and DAOE1 b D/A conversion. When this bit is cleared to 0, conversion is controlled independently for cha 1. When this bit is set to 1, D/A conversion for and 1 is controlled together.
				Output of conversion results is always control DAOE0 and DAOE1 bits. For details, see Tab Control of D/A Conversion.
4 to 0	_	All 1	R	Reserved
				These are read-only bits and cannot be modif

BIT

7

6

Bit Name

DAOE1

DAOE0

vaiue

0

0

K/W

R/W

R/W

Description

D/A Output Enable 1

D/A Output Enable 0

Controls D/A conversion and analog output. 0: Analog output of channel 1 (DA1) is disabled 1: D/A conversion of channel 1 is enabled. Ana

Controls D/A conversion and analog output.

of channel 1 (DA1) is enabled.



		Analog output of channels 0 and 1 (DA0 and DA1) is enabled.
0	0	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channels 0 and 1 (DA0 and DA1) is disabled.
	1	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channel 0 (DA0) is enabled and an output of channel 1 (DA1) is disabled.
1	0	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channel 0 (DA0) is disabled and an output of channel 1 (DA1) is enabled.
	1	D/A conversion of channels 0 and 1 is enabled.
		Analog output of channels 0 and 1 (DA0 and DA1) is enabled.

1

1



RENESAS

Analog output of channel 0 (DA0) is disabled and ar

D/A conversion of channels 0 and 1 is enabled.

output of channel 1 (DA1) is enabled.

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 806 of 1132

from the analog output pin DA0 after the conversion time t_{DCONV} has elapsed. The corresult continues to be output until DADR0 is written to again or the DAOE0 bit is cl. The output value is expressed by the following formula:

Contents of DADR/256 \times V_{ref}

- 3. If DADR0 is written to again, the conversion is immediately started. The conversion output after the conversion time t_{DCONV} has elapsed.
- 4. If the DAOE0 bit is cleared to 0, analog output is disabled.




Figure 20.2 Example of D/A Converter Operation



Rev. 2.00 Sep. 10, 2008 Page

When this LSI make a transition to software standby mode with D/A conversion enabled outputs are retained, and the analog power supply current is equal to as during D/A converthe analog power supply current needs to be reduced in software standby mode, clear the DAOE1, and DAE bits all to 0 to disable D/A conversion.

20.5.3 Notes on Deep Software Standby Mode

When this LSI make a transition to deep software standby mode, the D/A outputs high in state.

Rev. 2.00 Sep. 10, 2008 Page 808 of 1132 REJ09B0364-0200



H8SX/1634 40 Kbytes H'FF2000 to H' H8SX/1634L H8SX/1638 56 Kbytes H'FEE000 to H H8SX/1638L			
H8SX/1638 56 Kbytes H'FEE000 to H	H8SX/1634	40 Kbytes	H'FF2000 to H'
·	H8SX/1634L		
H8SX/1638L	H8SX/1638	56 Kbytes	H'FEE000 to H
	H8SX/1638L		

RAM Size

24 Kbytes

RAM Address

H'FF6000 to H'

Product Classification

H8SX/1632

H8SX/1632L

Flash memory version

Rev. 2.00 Sep. 10, 2008 Page 810 of 1132

REJ09B0364-0200



	R5F61634L		(modes 1, 2, 3, 6, and 7
H8SX/1638	R5F61638	1 Mbyte	H'000000 to H'0FFFF
	R5F61638L		(modes 1, 2, 3, 6, and 7
• Two memory	MATs		
The start addre	esses of two memory	spaces (memory M	IATs) are allocated to the sam
The mode sett	ing in the initiation de	etermines which m	emory MAT is initiated first.

R5F61634

H8SX/1634

in the initiation determines which memory MAT is initiated first. memory MATs can be switched by using the bank-switching method after initiation.

512 Mbyte

- User MAT initiated at a reset in user mode: 256 Kbytes/512 Kbytes/1 Mbyte — User boot MAT is initiated at a reset in user boot mode: 16 Kbytes
- Programming/erasing interface by the download of on-chip program
- This LSI has a programming/erasing program. After downloading this program to the

RAM, programming/erasure can be performed by setting the parameters.

- Programming/erasing time Programming time: 1 ms (typ.) for 128-byte simultaneous programming
 - Erasing time: 600 ms (typ.) per 1 block (64 Kbytes) Number of programming
 - The number of programming can be up to 100 times at the minimum. (1 to 100 time guaranteed.)
 - Three on-board programming modes
 - Boot mode: Using the on-chip SCI_4, the user MAT and user boot MAT can be programmed/erased. In boot mode, the bit rate between the host and this LSI can be

automatically.

User program mode: Using a desired interface, the user MAT can be programmed/er



H'000000 to H'07FFFF

(modes 1, 2, 3, 6, and 7

of the flash memory (user MAT) area and the on-chip RAM.

Rev. 2.00 Sep. 10, 2008 Page 812 of 1132

REJ09B0364-0200






Figure 22.1 Block Diagram of Flash Memory




Figure 22.2 Mode Transition of Flash Memory

Reset initiation MAT	Embedded program storage area	User MAT	User boot MAT* ²	_	
Transition to user mode	Changing mode and reset	Completing Programming/ erasure* ³	Changing mode and reset	_	
Notes: 1. All-	erasure is performed.	After that, the spec	rified block can be era	sed.	
flas	First, the reset vector is fetched from the embedded program storage area. flash memory related registers are checked, the reset vector is fetched from boot MAT.				
 In this LSI, the user programming mode is defined as the period from th program concerning programming and erasure is started to the timing w program is completed. For details on a program concerning programming see section 22.8.2, User Program Mode. 					

Programming/

From desired

device via RAM

О

0

0

erasing interface

Programming/

From desired

device via RAM

0

0

0

erasing interface

Commar

O (Autor

Via prog

X

enable IVIA I

Command

O*1

O (Automatic)

From host via SCI

Programming/

erasing control

Block division

RAM emulation

All erasure

erasure Program data

transfer



The size of the user MAT is different from that of the user boot MAT. Addresses which ethe size of the 16-Kbyte user boot MAT should not be accessed. If an attempt is made, dates as an undefined value.




Figure 22.3 Memory MAT Configuration (H8SX/16xx_512K)





Figure 22.4 (1) User MAT Block Structure of H8SX/1632



H'000F80 | H'000F81 | H'000F82

H'001000 | H'001001 | H'001002 | ← Programming unit: 128 bytes→

Figure 22.4 (2) User MAT Block Structure of H8SX/1634

H'000FF

H'00107

H'001FF

H'00207

H'002FF

H'00307

H'003FF

H'00407

H'004FF

H'00507

H'005FI

H'00607

H'006FF

H'00707

H'007FF

H'00807

H'00FFI

H'01007


H'01FFI

H'02007

H'0F007

H'0FFFI

EB1



H'000F80 : H'000F81 : H'000F82

LIASE UIIIL + INDYLES



H'0001




Figure 22.5 Procedure for Creating Procedure Program

(1) Selection of On-Chip Program to be Downloaded

This LSI has programming/erasing programs which can be downloaded to the on-chip RA on-chip program to be downloaded is selected by the programming/erasing interface registart address of the on-chip RAM where an on-chip program is downloaded is specified by flash transfer destination address register (FTDAR).

Rev. 2.00 Sep. 10, 2008 Page 820 of 1132

REJ09B0364-0200



(5) Initialization of Programming/Erasure

A pulse with the specified period must be applied when programming or erasing. The spulse width is made by the method in which wait loop is configured by the CPU instructional Accordingly, the operating frequency of the CPU needs to be set before programming/e operating frequency of the CPU is set by the programming/erasing interface parameter.

(4) Execution of Programming/Erasure

units when programming. The block to be erased is specified with the erase block number erase-block units when erasing. Specifications of the start address of the programming of program data, and erase block number are performed by the programming/erasing interformed parameters, and the on-chip program is initiated. The on-chip program is executed by us JSR or BSR instruction and executing the subroutine call of the specified address in the RAM. The execution result is returned to the programming/erasing interface parameter.

The start address of the programming destination and the program data are specified in

The area to be programmed must be erased in advance when programming flash memorinterrupts are disabled during programming/erasure.

(5) When Programming/Erasure is Executed Consecutively

When processing does not end by 128-byte programming or 1-block erasure, consecutive programming/erasure can be realized by updating the start address of the programming and program data, or the erase block number. Since the downloaded on-chip program is on-chip RAM even after programming/erasure completes, download and initialization a required when the same processing is executed consecutively.



RxD4 Input Serial receive data input (used in boot	ot mod	Output Serial transmit data output (used in	TxD4
	mode	Input Serial receive data input (used in b	RxD4

22.7 Register Descriptions

The flash memory has the following registers.

Programming/Erasing Interface Registers:

- Flash code control/status register (FCCS)
- Flash program code select register (FPCS)
- Flash erase code select register (FECS)
- Flash key code register (FKEY)
- Flash MAT select register (FMATS)
- Flash transfer destination address register (FTDAR)

Programming/Erasing Interface Parameters:

- Download pass and fail result parameter (DPFR)
- Flash pass and fail result parameter (FPFR)
- Flash program/erase frequency parameter (FPEFEQ)
- Flash multipurpose address area parameter (FMPAR)
- Flash multipurpose data destination area parameter (FMPDR)
- Flash erase block select parameter (FEBS)
- RAM emulation register (RAMER)

RENESAS

	FKEY	0	_	0	0	
	FMATS	_	_	O*1	O*1	O*2 -
	FTDAR	0	_	_	_	
Programming/	DPFR	0	_	_	_	
erasing interface parameters	FPFR	_	0	0	0	
parameters	FPEFEQ	_	0	_	_	
	FMPAR	_	_	0	_	
	FMPDR	_	_	0	_	
	FEBS	_	_	_	0	
RAM emulation	RAMER	_	_	_	_	_ (
Notes: 1. The se	tting is requ	uired when p	orogrammin	g or erasing	the user M	AT in user be

I he setting is required when programming or erasing the user MAT in user b
 The setting may be required according to the combination of initiation mode a target memory MAT.

22.7.1 Programming/Erasing Interface Registers

The programming/erasing interface registers are 8-bit registers that can be accessed only These registers are initialized by a reset.

(1) Flash Code Control/Status Register (FCCS)

FCCS monitors errors during programming/erasing the flash memory and requests the oprogram to be downloaded to the on-chip RAM.



5	_	U	К	
4	FLER	0	R	Flash Memory Error
				Indicates that an error has occurred during progor erasing the flash memory. When this bit is set the flash memory enters the error protection star When this bit is set to 1, high voltage is applied internal flash memory. To reduce the damage that flash memory, the reset must be released after input period (period of $\overline{\text{RES}} = 0$) of at least 100
				Flash memory operates normally (Error prote invalid)
				[Clearing condition]
				At a reset
				An error occurs during programming/erasing memory (Error protection is valid)
				[Setting conditions]
				 When an interrupt, such as NMI, occurs dur programming/erasure.
				 When the flash memory is read during programming/erasure (including a vector re an instruction fetch).
				 When the SLEEP instruction is executed duprogramming/erasure (including software st mode).
				 When a bus master other than the CPU, su DMAC and DTC, obtains bus mastership du programming/erasure.

RENESAS

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 824 of 1132

must be canceled, H'A5 must be written to FK this operation must be executed in the on-chip Dummy read of FCCS must be executed twice

immediately after setting this bit to 1. All interr be disabled during download. This bit is cleared

During program download initiated with this bi particular processing which accompanies ban

when download is completed.

switching of the program storage area is exec Before a download request, initialize the VBR to H'00000000. After download is completed,

contents can be changed. 0: Download of the programming/erasing prog requested.

[Clearing condition]

RAMER is cleared to 0)

- When download is completed
- 1: Download of the programming/erasing prog
 - requested.
- [Setting conditions] (When all of the following
- are satisfied) Not in RAM emulation mode (the RAMS b
- H'A5 is written to FKEY
- Setting of this bit is executed in the on-chi

Note: This is a write-only bit. This bit is always read as 0.

7	to 1	_	All 0	R	Reserved
					These are read-only bits and cannot be modifie
0		PPVS	0	R/W	Program Pulse Verify
					Selects the programming program to be download
					0: Programming program is not selected.
					[Clearing condition]
					When transfer is completed

1: Programming program is selected.

1: Erasing program is selected.

(3) Flash Erase Code Select Register (FECS)

FECS selects the erasing program to be downloaded.

Bit		7		6	5	4	3	2	1	
Bit Na	me	_	. [_	_	_	_	_	_	Е
Initial \	/alue	0		0	0	0	0	0	0	
R/W		R		R	R	R	R	R	R	F
Bit	Bit N	lame	Initia Value	-	R/W	Description				
7 to 1	_		All 0	F	}	Reserved				
						These are re	ead-only bi	ts and car	not be mo	difie
0	EPV	В	0	F	R/W	Erase Pulse	Verify Blo	ck		
						Selects the	erasing pro	ogram to b	e downloa	ded
						0: Erasing p	rogram is ı	not selecte	ed.	
						[Clearing co	ndition]			
						When transf	er is comp	leted		

Rev. 2.00 Sep. 10, 2008 Page 826 of 1132

1 0	K1 K0	0	R/W R/W	H'5A is written, even if the programming/erasi program is executed, programming/erasure caperformed.
			H'A5: Writing to the SCO bit is enabled. (The cannot be set to 1 when FKEY is a valuthan H'A5.)	
				H'5A: Programming/erasure of the flash memore enabled. (When FKEY is a value other the software protection state is entered.)
				H'00: Initial value

Bit Name Value

0

0

0

0

0

0

0

K7

K6

K5

K4

K3

K2

K1

Bit 7

6

5

4

3

2

1

R/W

R/W R/W

R/W

R/W

R/W

R/W

R/W

Description

When H'A5 is written to FKEY, writing to the S

FCCS is enabled. When a value other than H

written, the SCO bit cannot be set to 1. There

on-chip program cannot be downloaded to the

Only when H'5A is written can programming/e

the flash memory be executed. When a value

Key Code

RAM.

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

		minuai					
Bit	Bit Name	Value	R/W	Description			
•	MS7	0/1*	R/W	MAT Select			
;	MS6	0	R/W	The memory MATs can be switched by writing			
;	MS5	0/1*	R/W	to FMATS.			
	MS4	0	R/W When H'AA is written to FMATS, the u				
}	MS3	0/1*	R/W	selected. When a value other than H'AA is writt user MAT is selected. Switch the MATs following			
<u>.</u>	MS2	0	R/W	memory MAT switching procedure in section 22			
	MS1	0/1*	R/W	Switching between User MAT and User Boot Muser boot MAT cannot be selected by FMATS in			
)	MS0	0	R/W	programming mode. The user boot MAT can be selected in boot mode or programmer mode.			
				H'AA: The user boot MAT is selected. (The use selected when FMATS is a value other the H'AA.) (Initial value when initiated in user boot means the selected when the selected.			
				H'00: The user MAT is selected. (Initial value when initiated in a mode excuser boot mode.)			

Note: * This bit is set to 1 in user boot mode, otherwise cleared to 0.

Initial

Bit

5

0

Rev. 2.00 Sep. 10, 2008 Page 828 of 1132

				0: The value specified by bits TDA6 to TDA0 i
				the range.
				1: The value specified by bits TDA6 to TDA0 i H'03 and H'FF and download has stopped.
6 TI	DA6	0	R/W	Transfer Destination Address
5 TI	DA5	0	R/W	Specifies the on-chip RAM start address of the
4 TE	DA4	0	R/W	download destination. A value between H'00 a and up to 4 Kbytes can be specified as the sta
3 TI	DA3	0	R/W	of the on-chip RAM.
2 TI	DA2	0	R/W	H'00: H'FF9000 is specified as the start addre
1 TI	DA1	0	R/W	H'01: H'FFA000 is specified as the start addre
0 TI	DA0	0	R/W	H'02: H'FFB000 is specified as the start addre
				H'03 to H'7F: Setting prohibited. (Specifying a value from H'03 to the TDER bit to 1 and stops dow the on-chip program.)

Description

Transfer Destination Address Setting Error

This bit is set to 1 when an error has occurred the start address specified by bits TDA6 to TD A start address error is determined by whether set in bits TDA6 to TDA0 is within the range o H'02 when download is executed by setting th in FCCS to 1. Make sure that this bit is cleared before setting the SCO bit to 1 and the value s

R/W

R/W

Bit

7

Bit Name Value

0

TDER

Rev. 2.00 Sep. 10, 2008 Page

processing result is written in R0. The programming/erasing interface parameters are usedownload control, initialization before programming or erasing, programming, and erasing 22.4 shows the usable parameters and target modes. The meaning of the bits in the flash parameters.

Initial

Value

Undefined

Allo

ERC

R/W

R/W

fail result parameter (FPFR) varies in initialization, programming, and erasure.

Table 22.4 Parameters and Target Modes

Initialization

Download

DPFR	0	_	_	_	R/W	Undefined	On-
FPFR	0	0	0	0	R/W	Undefined	R0L
FPEFEQ	_	0		_	R/W	Undefined	ER0
FMPAR	_	_	0	_	R/W	Undefined	ER1
FMPDR	_	_	0	_	R/W	Undefined	ER0

Programming

Erasure

0

Note: * A single byte of the start address of the on-chip RAM specified by FTDAR

(a) Download Control

Parameter

FEBS

The on-chip program is automatically downloaded by setting the SCO bit in FCCS to 1. The chip RAM area to download the on-chip program is the 4-Kbyte area starting from the standards specified by FTDAR. Download is set by the programming/erasing interface region the download pass and fail result parameter (DPFR) indicates the return value.

The start address of the programming destination on the user MAT must be stored in ge register ER1. This parameter is called the flash multipurpose address area parameter (FI

The program data is always in 128-byte units. When the program data does not satisfy 1 128-byte program data is prepared by filling the dummy code (H'FF). The boundary of address of the programming destination on the user MAT is aligned at an address where

The program data for the user MAT must be prepared in consecutive areas. The program must be in a consecutive space which can be accessed using the MOV.B instruction of t

The start address of the area that stores the data to be written in the user MAT must be s general register ER0. This parameter is called the flash multipurpose data destination ar parameter (FMPDR).

For details on the programming procedure, see section 22.8.2, User Program Mode.

(d) Erasure

eight bits (A7 to A0) are H'00 or H'80.

and is not in the flash memory space.

When the flash memory is erased, the erase block number on the user MAT must be pasterasing program which is downloaded.

The erase block number on the user MAT must be set in general register ER0. This para

called the flash erase block select parameter (FEBS).

One block is selected from the block numbers of 0 to 19 as the erase block number.

For details on the erasing procedure, see section 22.8.2, User Program Mode.



2	SS	_	R/W	Source Select Error Detect
				Only one type can be specified for the on-chip which can be downloaded. When the program downloaded is not selected, more than two type programs are selected, or a program which is mapped is selected, an error occurs.
				0: Download program selection is normal
				1: Download program selection is abnormal
1	FK	_	R/W	Flash Key Register Error Detect
				Checks the FKEY value (H'A5) and returns the
				0: FKEY setting is normal (H'A5)
				1: FKEY setting is abnormal (value other than h
0	SF	_	R/W	Success/Fail
				Returns the download result. Reads back the p downloaded to the on-chip RAM and determine whether it has been transferred to the on-chip R
				Download of the program has ended normall error)
				 Download of the program has ended abnorm (error occurs)

Unused

These bits return 0.

7 to 3

Rev. 2.00 Sep. 10, 2008 Page 832 of 1132

Bit	Bit Name	• Value	R/W	Description
7 to 2			_	Unused
				These bits return 0.
1	FQ	_	R/W	Frequency Error Detect
				Compares the specified CPU operating freque the operating frequencies supported by this LS returns the result.
				0: Setting of operating frequency is normal
				1: Setting of operating frequency is abnormal
0	SF	_	R/W	Success/Fail
				Returns the initialization result.
				0: Initialization has ended normally (no error)

Initial

1: Initialization has ended abnormally (error of

6	MD	_	R/W	Programming Mode Related Setting Error Dete
				Detects the error protection state and returns the When the error protection state is entered, this to 1. Whether the error protection state is enter can be confirmed with the FLER bit in FCCS. F conditions to enter the error protection state, see 22.9.3, Error Protection.
				0: Normal operation (FLER = 0)
				1: Error protection state, and programming can performed (FLER = 1)
5	EE	_	R/W	Programming Execution Error Detect
				Writes 1 to this bit when the specified data coul written because the user MAT was not erased. is set to 1, there is a high possibility that the us has been written to partially. In this case, after the error factor, erase the user MAT. If FMATS H'AA and the user boot MAT is selected, an en when programming is performed. In this case, I user MAT and user boot MAT have not been w Programming the user boot MAT should be per boot mode or programmer mode.
				0: Programming has ended normally
				 Programming has ended abnormally (progra result is not guaranteed)



Rev. 2.00 Sep. 10, 2008 Page 834 of 1132

				 Setting of the start address of the storage of the program data is normal
				Setting of the start address of the storage of the program data is abnormal
1	WA	_	R/W	Write Address Error Detect
				When the following items are specified as the address of the programming destination, an eccurs.
				An area other than flash memory
				 The specified address is not aligned with byte boundary (lower eight bits of the add other than H'00 and H'80)
				Setting of the start address of the program destination is normal
				Setting of the start address of the program destination is abnormal

R/W

0

SF

Success/Fail

Returns the programming result.

0: Programming has ended normally (no error1: Programming has ended abnormally (error

When an address not in the flash memory are specified as the start address of the storage of for the program data, an error occurs.

6	MD	_	R/W	Erasure Mode Related Setting Error Detect
				Detects the error protection state and returns the When the error protection state is entered, this to 1. Whether the error protection state is enter can be confirmed with the FLER bit in FCCS. F conditions to enter the error protection state, see 22.9.3, Error Protection.
				0: Normal operation (FLER = 0)
				1: Error protection state, and programming can performed (FLER = 1)
5	EE	_	R/W	Erasure Execution Error Detect
				Returns 1 when the user MAT could not be erawhen the flash memory related register settings partially changed. If this bit is set to 1, there is a possibility that the user MAT has been erased plinthis case, after removing the error factor, erauser MAT. If FMATS is set to H'AA and the user MAT is selected, an error occurs when erasure performed. In this case, both the user MAT and boot MAT have not been erased. Erasing of the boot MAT should be performed in boot mode or programmer mode.
				0: Erasure has ended normally

1: Erasure has ended abnormally

Rev. 2.00 Sep. 10, 2008 Page 836 of 1132

				0: Setting of erase block number is normal
				1: Setting of erase block number is abnorma
2, 1	_	_	_	Unused
				These bits return 0.
0	SF	_	R/W	Success/Fail
				Indicates the erasure result.

(3) Flash Program/Erase Frequency Parameter (FPEFEQ: General Register ER

0: Erasure has ended normally (no error)1: Erasure has ended abnormally (error occur

FPEFEQ sets the operating frequency of the CPU. The operating frequency available in ranges from 8 MHz to 50 MHz.

Bit	31	30	29	28	27	26	25	
Bit Name	_	_	_	_	_	_	_	Г
Bit	23	22	21	20	19	18	17	
DIL	23	22		20	19	10	17	_
Bit Name	_	_	_	_	_	_	_	
Bit	15	14	13	12	11	10	9	
Bit Name	F15	F14	F13	F12	F11	F10	F9	
·								
Bit	7	6	5	4	3	2	1	
Bit Name	F7	F6	F5	F4	F3	F2	F1	

shown in a number of two decimal places.

2. The value multiplied by 100 is converted to t

digit and is written to FPEFEQ (general regis

- is 35.000 MHz, the value is as follows:1. The number of three decimal places of 35.00 rounded.
- 7. T
- 2. The formula of $35.00 \times 100 = 3500$ is conver binary digit and B'0000 1101 1010 1100 (H'0 set to ER0.

Rev. 2.00 Sep. 10, 2008 Page 838 of 1132 REJ09B0364-0200

RENESAS

Bit Nan	ne	MOA1	5	MOA14	MOA13	MOA12	MOA11	MOA10	MOA9	
Bit		7		6	5	4	3	2	1	
Bit Nan	ne	MOA	7	MOA6	MOA5	MOA4	МОАЗ	MOA2	MOA1	
Bit 31 to 0		Name		· -	W The description of the descrip	escription nese bits si estination cogramming art address art address 18-byte boo eared to 0.	tore the standard to the user of the user of the user of the properties of the prope	r MAT. Cor ted starting er MAT. Tl ogramming	nsecutive g from the herefore, t g destination	128 spe he on I

MOA21

13

20

MOA20

12

MOA19

11

MOA18

10

MOA17

9

Bit

Bit

Bit Name

MOA23

15

MOA22

14

Rev. 2.00 Sep. 10, 2008 Page

Bit	23	22	21	20	19	18	17	
Bit Name	MOD23	MOD22	MOD21	MOD20	MOD19	MOD18	MOD17	М
Bit	15	14	13	12	11	10	9	
Bit Name	MOD15	MOD14	MOD13	MOD12	MOD11	MOD10	MOD9	М
Bit	7	6	5	4	3	2	1	
Bit Name	MOD7	MOD6	MOD5	MOD4	MOD3	MOD2	MOD1	М

MOD0 stores the program data for the user MAT	Bit	Initial Bit Name Value	R/W	Description
from the specified start address.	31 to 0		R/W	These bits store the start address of the area wastores the program data for the user MAT. Con 128-byte data is programmed to the user MAT from the specified start address.

Rev. 2.00 Sep. 10, 2008 Page 840 of 1132 REJ09B0364-0200



H8SX/1638

FEBS specifies the erase block number. Settable values range from 0 to 23 (H'0000 A value of 0 corresponds to block EB0 and a value of 23 corresponds to block EB23 occurs when a value over the range (from 0 to 23) is set.

Bit	31	30	29	28	27	26	25	
Bit Name								Π
Initial Value		_	_	_	_	_	_	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	23	22	21	20	19	18	17	
Bit Name								
Initial Value	_	_	_	_	_	_	_	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	15	14	13	12	11	10	9	
Bit Name								ı
Initial Value	_	_	_	_	_	_	_	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit Name								Г
Initial Value	_	_	_	_	_	_	_	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	_	0	R	Reserved
				These are read-only bits and cannot be modifie
3	RAMS	0	R/W	RAM Select
				Selects the function which emulates the flash musing the on-chip RAM.
				0: Disables RAM emulation function
				Enables RAM emulation function (all blocks of user MAT are protected against programmin erasing)
2	RAM2	0	R/W	Flash Memory Area Select
1	RAM1	0	R/W	These bits select the user MAT area overlaid w
0	RAM0	0	R/W	on-chip RAM when RAMS = 1. The following all correspond to the 4-Kbyte erase blocks.
				000: H'000000 to H'000FFF (EB0)
				001: H'001000 to H'001FFF (EB1)
				010: H'002000 to H'002FFF (EB2)
				011: H'003000 to H'003FFF (EB3)
				100: H'004000 to H'004FFF (EB4)
				101: H'005000 to H'005FFF (EB5)
				110: H'006000 to H'006FFF (EB6)

Rev. 2.00 Sep. 10, 2008 Page 842 of 1132 REJ09B0364-0200

R/W

R

R

R

R

R/W

R/W

R/W



111: H'007000 to H'007FFF (EB7)

Mode Setting	EMLE	MD2	MD1	MD0
User boot mode	0	0	0	1
Boot mode	0	0	1	0
User program mode	0	1	1	0
	0	1	1	1

22.8.1 Boot Mode

Boot mode executes programming/erasure of the user MAT or user boot MAT by mean control command and program data transmitted from the externally connected host via t SCI_4.

In boot mode, the tool for transmitting the control command and program data, and the data must be prepared in the host. The serial communication mode is set to asynchronous. The system configuration in boot mode is shown in figure 22.6. Interrupts are ignored in mode. Configure the user system so that interrupts do not occur.




Figure 22.6 System Configuration in Boot Mode



Rev. 2.00 Sep. 10, 2008 Page

adjustment end sign. When the host receives this bit adjustment end sign normally, it tran byte of H'55 to this LSI. When reception is not executed normally, initiate boot mode again bit rate may not be adjusted within the allowable range depending on the combination of rate of the host and the system clock frequency of this LSI. Therefore, the transfer bit rate host and the system clock frequency of this LSI must be as shown in table 22.6.




Figure 22.7 Automatic-Bit-Rate Adjustment Operation

Table 22.6 System Clock Frequency for Automatic-Bit-Rate Adjustment

Bit Rate of Host	System Clock Frequency of This LS
9,600 bps	8 to 18 MHz
19,200 bps	8 to 18 MHz




Figure 22.8 Boot Mode State Transition Diagram


Rev. 2.00 Sep. 10, 2008 Page

erasing command is transmitted. When the erasure is finished, the erase block number set to H'FF and transmitted. Then the state of waiting for erase block data is returned state of waiting for programming/erasing command. Erasure must be executed when to specified block is programmed without a reset start after programming is executed in mode. When programming can be executed by only one operation, all blocks are eras entering the state of waiting for programming/erasing command or another command this case, the erasing operation is not required. The commands other than the programming/erasing command perform sum check, blank check (erasure check), and

waiting for crase block data is efficied. The crase block number must be transmitted a

Memory read of the user MAT/user boot MAT can only read the data programmed after MAT/user boot MAT has automatically been erased. No other data can be read.

read of the user MAT/user boot MAT and acquisition of current status information.






Figure 22.9 Programming/Erasing Flow




Figure 22.10 RAM Map when Programming/Erasure is Executed






Figure 22.11 Programming Procedure in User Program Mode

- H'FF, the program processing time can be shortened.
- 1. Select the on-chip program to be downloaded and the download destination. When th bit in FPCS is set to 1, the programming program is selected. Several programming/e programs cannot be selected at one time. If several programs are selected, a download
 - returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the c destination is specified by FTDAR. 2. Write H'A5 in FKEY. If H'A5 is not written to FKEY, the SCO bit in FCCS cannot be

procedure program. The download result can be confirmed by the return value of the parameter. To prevent incorrect decision, before setting the SCO bit to 1, set one byte on-chip RAM start address specified by FTDAR, which becomes the DPFR parameter value other than the return value (e.g. H'FF). Since particular processing that is accon by bank switching as described below is performed when download is executed, initia

- to request download of the on-chip program. 3. After initializing VBR to H'00000000, set the SCO bit to 1 to execute download. To s
- SCO bit to 1, all of the following conditions must be satisfied. — RAM emulation mode has been canceled.
 - H'A5 is written to FKEY.
 - Setting the SCO bit is executed in the on-chip RAM.
 - When the SCO bit is set to 1, download is started automatically. Since the SCO bit is to 0 when the procedure program is resumed, the SCO bit cannot be confirmed to be

- VBR contents to H'00000000. Dummy read of FCCS must be performed twice imme after the SCO bit is set to 1.
- The user-MAT space is switched to the on-chip program storage area.
- After the program to be downloaded and the on-chip RAM start address specified FTDAR are checked, they are transferred to the on-chip RAM.
- FPCS, FECS, and the SCO bit in FCCS are cleared to 0.



- operation cannot be guaranteed. Make sure that an access request by the DMAC not generated.
- 4. FKEY is cleared to H'00 for protection.
 - 5. The download result must be confirmed by the value of the DPFR parameter. Check of the DPFR parameter (one byte of start address of the download destination specif

CPU).

If the value is not H'00, the source that caused download to fail can be investigated by description below. — If the value of the DPFR parameter is the same as that before downloading, the s the start address of the download destination in FTDAR may be abnormal. In thi


FTDAR). If the value of the DPFR parameter is H'00, download has been performed

— If access to the flash memory is requested by the DMAC or DTC during download

- confirm the setting of the TDER bit in FTDAR. — If the value of the DPFR parameter is different from that before downloading, ch
- bit or FK bit in the DPFR parameter to confirm the download program selection setting, respectively.
- 6. The operating frequency of the CPU is set in the FPEFEQ parameter for initializatio settable operating frequency of the FPEFEQ parameter ranges from 8 to 50 MHz. W frequency is set otherwise, an error is returned to the FPFR parameter of the initializ program and initialization is not performed. For details on setting the frequency, see

22.7.2 (3), Flash Program/Erase Frequency Parameter (FPEFEQ: General Register F

- Since the stack area is used in the initialization program, a stack area of 128 bytes maximum must be allocated in RAM.
- Interrupts can be accepted during execution of the initialization program. Make su program storage area and stack area in the on-chip RAM and register values are ne overwritten.
- 8. The return value in the initialization program, the FPFR parameter is determined.
- 9. All interrupts and the use of a bus master other than the CPU are disabled during programming/erasure. The specified voltage is applied for the specified time when programming or erasing. If interrupts occur or the bus mastership is moved to other the CPU during programming/erasure, causing a voltage exceeding the specifications to be applied, the flash memory may be damaged. Therefore, interrupts are disabled by sett (I bit) in the condition code register (CCR) to B'1 in interrupt control mode 0 and by bits 2 to 0 (I2 to I0 bits) in the extend register (EXR) to B'111 in interrupt control modern
- Accordingly, interrupts other than NMI are held and not executed. Configure the user so that NMI interrupts do not occur. The interrupts that are held must be executed after programming completes. When the bus mastership is moved to other than the CPU, so the DMAC or DTC, the error protection state is entered. Therefore, make sure the DM
- not acquire the bus. 10. FKEY must be set to H'5A and the user MAT must be prepared for programming.
- 11. The parameters required for programming are set. The start address of the programmi
 - destination on the user MAT (FMPAR parameter) is set in general register ER1. The address of the program data storage area (FMPDR parameter) is set in general registe — Example of FMPAR parameter setting: When an address other than one in the use area is specified for the start address of the programming destination, even if the
 - boundary.



programming program is executed, programming is not executed and an error is rethe FPFR parameter. Since the program data for one programming operation is 12 the lower eight bits of the address must be H'00 or H'80 to be aligned with the 128

- The general registers other than Livo and Livi are note in the programming program — R0L is a return value of the FPFR parameter.
 - Since the stack area is used in the programming program, a stack area of 128 byt
 - maximum must be allocated in RAM.
 - 13. The return value in the programming program, the FPFR parameter is determined.
 - 14. Determine whether programming of the necessary data has finished. If more than 12 data are to be programmed, update the FMPAR and FMPDR parameters in 128-byte repeat steps 11 to 14. Increment the programming destination address by 128 bytes a
 - the programming data pointer correctly. If an address which has already been progra written to again, not only will a programming error occur, but also flash memory will damaged. 15. After programming finishes, clear FKEY and specify software protection. If this LS
 - restarted by a reset immediately after programming has finished, secure the reset inp (period of $\overline{RES} = 0$) of at least 100 µs.




Figure 22.12 Erasing Procedure in User Program Mode

on in FPCs is set to 1, the programming program is selected. Several programming/ programs cannot be selected at one time. If several programs are selected, a downloa returned to the SS bit in the DPFR parameter. The on-chip RAM start address of the destination is specified by FTDAR. For the procedures to be carried out after setting FKEY, see section 22.8.2 (2), Progr

- 2. Set the FEBS parameter necessary for erasure. Set the erase block number (FEBS pa of the user MAT in general register ER0. If a value other than an erase block numbe user MAT is set, no block is erased even though the erasing program is executed, an is returned to the FPFR parameter. 3. Erasure is executed. Similar to as in programming, the entry point of the erasing pro
 - the address which is 16 bytes after #DLTOP (start address of the download destinati specified by FTDAR). Call the subroutine to execute erasure by using the following MOV.L #DLTOP+16, ER2 ; Set entry address to ER2

```
@ER2
                               ; Call erasing routine
JSR
NOP
   The general registers other than ER0 and ER1 are held in the erasing program.
```

R0L is a return value of the FPFR parameter.

Procedure in User Program Mode.

- Since the stack area is used in the erasing program, a stack area of 128 bytes at the
- maximum must be allocated in RAM. 4. The return value in the erasing program, the FPFR parameter is determined.
- 5. Determine whether erasure of the necessary blocks has finished. If more than one blocks
- be erased, update the FEBS parameter and repeat steps 2 to 5. 6. After erasure completes, clear FKEY and specify software protection. If this LSI is a a power-on reset immediately after erasure has finished, secure the reset input period
- of RES = 0) of at least $100 \mu s$.




Figure 22.13 Repeating Procedure of Erasing, Programming, and RAM Emulation in User Program Mode



Initialization must be executed for both entry addresses: #DLTOP (start address of destination for erasing program) + 32 bytes, and #DLTOP (start address of download destination for programming program) + 32 bytes.

22.8.3 User Boot Mode

Branching to a programming/erasing program prepared by the user enables user boot mois a user-arbitrary boot mode to be used.

Only the user MAT can be programmed/erased in user boot mode. Programming/erasuruser boot MAT is only enabled in boot mode or programmer mode.

(1) Initiation in User Boot Mode

When the reset start is executed with the mode pins set to user boot mode, the built-in claroutine runs and checks the user MAT and user boot MAT states. While the check routing running, NMI and all other interrupts cannot be accepted. Next, processing starts from the execution start address of the reset vector in the user boot MAT. At this point, the user bits selected (FMATS = H'AA) as the execution memory MAT.




Figure 22.14 Procedure for Programming User MAT in User Boot Mode

description in section 22.11, Switching between User MAT and User Boot MAT.

Except for memory MAT switching, the programming procedure is the same as that in u program mode.

The area that can be executed in the steps of the procedure program (on-chip RAM, user and external space) is shown in section 22.8.4, On-Chip Program and Storable Area for Data.

Rev. 2.00 Sep. 10, 2008 Page




Figure 22.15 Procedure for Erasing User MAT in User Boot Mode

REJ09B0364-0200

Data.

22.8.4

On-Chip Program and Storable Area for Program Data

In the descriptions in this manual, the on-chip programs and program data storage areas assumed to be in the on-chip RAM. However, they can be executed from part of the flas which is not to be programmed or erased as long as the following conditions are satisfie

- The on-chip program is downloaded to and executed in the on-chip RAM specified I FTDAR. Therefore, this on-chip RAM area is not available for use.
- Since the on-chip program uses a stack area, allocate 128 bytes at the maximum as a area.
- Download requested by setting the SCO bit in FCCS to 1 should be executed from the RAM because it will require switching of the memory MATs.
- In an operating mode in which the external address space is not accessible, such as s
 mode, the required procedure programs, NMI handling vector table, and NMI handli
 should be transferred to the on-chip RAM before programming/erasure starts (down
 is determined).
- The flash memory is not accessible during programming/erasure. Programming/eras executed by the program downloaded to the on-chip RAM. Therefore, the procedure that initiates operation, the NMI handling vector table, and the NMI handling routing stored in the on-chip RAM other than the flash memory.
- After programming/erasure starts, access to the flash memory should be inhibited unis cleared. The reset input state (period of RES = 0) must be set to at least 100 μs who operating mode is changed and the reset start executed on completion of programming Transitions to the reset state are inhibited during programming/erasure. When the resist input, a reset input state (period of RES = 0) of at least 100 μs is needed before the signal is released.

RENESAS


Rev. 2.00 Sep. 10, 2008 Page

executed are determined by the combination of the processing contents, operating mode, structure of the memory MATs, as shown in tables 22.7 to 22.11.

Table 22.7 Executable Memory MAT

Operating ModeProcessing ContentsUser Program ModeUser Boot Mode*ProgrammingSee table 22.8See table 22.10ErasingSee table 22.9See table 22.11

Note: * Programming/Erasure is possible to the user MAT.





FCCS (download)				
Operation for clearing FKEY	0	0	0	
Decision of download result	0	0	0	
Operation for download error	0	0	0	
Operation for setting initialization parameter	0	0	0	
Execution of initialization	0	×	0	
Decision of initialization result	0	0	0	
Operation for initialization error	0	0	0	
NMI handling routine	0	×	0	
Operation for disabling interrupts	0	0	0	
Operation for writing H'5A to FKEY	0	0	0	
Operation for setting programming parameter	0	×	0	
Execution of programming	0	×	0	
Decision of programming result	0	×	0	
Operation for programming error	0	×	0	
Operation for clearing FKEY	0	×	0	

Note: * Transferring the program data to the on-chip RAM beforehand enables this a used.

Operation for clearing FKEY	0	0	0	
Decision of download result	0	0	0	
Operation for download error	0	0	0	
Operation for setting initialization parameter	0	0	0	
Execution of initialization	0	×	0	
Decision of initialization result	0	0	0	
Operation for initialization error	0	0	0	
NMI handling routine	0	×	0	
Operation for disabling interrupts	0	0	0	
Operation for writing H'5A to FKEY	0	0	0	
Operation for setting erasure parameter	0	×	0	
Execution of erasure	0	×	0	
Decision of erasure result	0	×	0	
Operation for erasure error	0	×	0	
Operation for clearing FKEY	0	×	0	

Rev. 2.00 Sep. 10, 2008 Page 864 of 1132 REJ09B0364-0200



FCCS (download)				
Operation for clearing FKEY	0	0		0
Decision of download result	0	0	1	0
Operation for download error	0	0	1	0
Operation for setting initialization parameter	0	0		0
Execution of initialization	0	×	(0
Decision of initialization result	0	0	1	0
Operation for initialization error	0	0	(0
NMI handling routine	0	×	(0
Operation for disabling interrupts	0	0		0
Switching memory MATs by FMATS	0	×	0	
Operation for writing H'5A to FKEY	0	×	0	
Operation for setting programming parameter	0	×	0	
Execution of programming	0	×	0	
Decision of programming result	0	×	0	
Operation for programming error	0	X* ²	0	
Operation for clearing FKEY	0	×	0	
Switching memory MATs by FMATS	0	×	(0

Notes: 1. Transferring the program data to the on-chip RAM beforehand enables this a

2. Switching memory MATs by FMATS by a program in the on-chip RAM enable area to be used.

Rev. 2.00 Sep. 10, 2008 Page REJ09

Operation for clearing FKEY	0	0		0	
Decision of download result	0	0		0	
Operation for download error	0	0		0	
Operation for setting initialization parameter	0	0		0	
Execution of initialization	0	×		0	
Decision of initialization result	0	0		0	
Operation for initialization error	0	0		0	
NMI handling routine	0	×		0	
Operation for disabling interrupts	0	0		0	
Switching memory MATs by FMATS	0	×	0		
Operation for writing H'5A to FKEY	0	×	0		
Operation for setting erasure parameter	0	×	0		
Execution of erasure	0	×	0		
Decision of erasure result	0	×	0		
Operation for erasure error	0	×*	0		
Operation for clearing FKEY	0	×	0		
Switching memory MATs by FMATS	0	×	0		
Note: * Switching memory MATs by FMATS by a program in the on-chip RAM enables					

area to be used.

RENESAS

Rev. 2.00 Sep. 10, 2008 Page 866 of 1132

program is initiated, and the error in programming/erasure is indicated by the FFFK part

Table 22.12 Hardware Protection

		Function to be	
Item	Description	Download	Progr Erasii
Reset protection	The programming/erasing interface registers are initialized in the reset state (including a reset by the WDT) and the programming/erasing protection state is entered.	0	0
	The reset state will not be entered by a reset using the RES pin unless the RES pin is held low until oscillation has settled after a power is initially supplied. In the case of a reset during operation, hold the RES pin low for the RES pulse width given in the AC characteristics. If a reset is input during programming or erasure, data in the flash memory is not guaranteed. In this case, execute erasure and then execute programming again.		

by SCO bit	entered when the SCO bit in FCCS is cleared to 0 to disable download of the programming/erasing programs.		
Protection by FKEY	The programming/erasing protection state is entered because download and programming/erasure are disabled unless the required key code is written in FKEY.	0	0
Emulation protection	The programming/erasing protection state is entered when the RAMS bit in the RAM emulation	0	0

22.9.3 **Error Protection**

an instruction fetch).

register (RAMER) is set to 1.


occurs or operations not according to the programming/erasing procedures are detected d programming/erasure of the flash memory. Aborting programming or erasure in such cas prevents damage to the flash memory due to excessive programming or erasing.

If an error occurs during programming/erasure of the flash memory, the FLER bit in FCC

Error protection is a mechanism for aborting programming or erasure when a CPU runaw

to 1 and the error protection state is entered.

- When an interrupt request, such as NMI, occurs during programming/erasure.
- When the flash memory is read from during programming/erasure (including a vector
- When a SLEEP instruction is executed (including software-standby mode) during programming/erasure.
- When a bus master other than the CPU, such as the DMAC and DTC, obtains bus ma during programming/erasure.






Figure 22.16 Transitions to Error Protection State

Rev. 2.00 Sep. 10, 2008 Page




Figure 22.17 RAM Emulation Flow




Figure 22.18 Address Map of Overlaid RAM Area (H8SX/1634)

The flash memory area that can be emulated is the one area selected by bits RAM2 to R RAMER from among the eight blocks, EB0 to EB7, of the user MAT.

To overlay a part of the on-chip RAM with block EB0 for realtime emulation, set the RAMER to 1 and bits RAM2 to RAM0 to B'000.

For programming/erasing the user MAT, the procedure programs including a download of the on-chip program must be executed. At this time, the download area should be spe that the overlaid RAM area is not overwritten by downloading the on-chip program. Sin in which the tuned data is stored is overlaid with the download area when FTDAR = H'(tuned data must be saved in an unused area beforehand.

Rev. 2.00 Sep. 10, 2008 Page




Figure 22.19 Programming Tuned Data (H8SX/1634)

- After tuning program data is completed, clear the RAMS bit in RAMER to 0 to cance overlaid RAM.
- 2. Transfer the user-created procedure program to the on-chip RAM.
- Start the procedure program and download the on-chip program to the on-chip RAM. address of the download destination should be specified by FTDAR so that the tuned does not overlay the download area.
- 4. When block EB0 of the user MAT has not been erased, the programming program mudownloaded after block EB0 is erased. Specify the tuned data saved in the FMPAR at FMPDR parameters and then execute programming.

Note: Setting the RAMS bit to 1 makes all the blocks of the user MAT enter the programming/erasing protection state (emulation protection state) regardless of the regardless of the RAM2 to RAM0 bits. Under this condition, the on-chip program cannot be downloaded. When data is to be actually programmed and erased, clear the RAM to 0.


for eight times (this prevents access to the flash memory during memory MAT switch

3. If an interrupt request has occurred during memory MAT switching, there is no guar which memory MAT is accessed. Always mask the maskable interrupts before switch memory MATs. In addition, configure the system so that NMI interrupts do not occur.

memory MAT switching.

<User MAT>

- 4. After the memory MATs have been switched, take care because the interrupt vector also have been switched. If interrupt processing is to be the same before and after me MAT switching, transfer the interrupt processing routines to the on-chip RAM and s
- VBR to place the interrupt vector table in the on-chip RAM.5. The size of the user MAT is different from that of the user boot MAT. Addresses whether the size of the 16-Kbyte user boot MAT should not be accessed. If an attempt is made read as an undefined value.



2. Write other than H'AA to FMATS.

<On-chip RAM>

Figure 22.20 Switching between User MAT and User Boot MAT

3. Before access to the user MAT, execute the NOP instruction for eight tin

REJ09

<User boot MAT>

	H8SX/1634	512 Kbytes	FZTAT512V3A
	H8SX/1638	1 Mbyte	FZTAT1024V3
User boot MAT	H8SX/1632	16 Kbytes	FZTATUSBT1
	H8SX/1634		
	H8SX/1638		

22.13 Standard Serial Communication Interface Specifications for E Mode

The boot program initiated in boot mode performs serial communication using the host at chip SCI_4. The serial communication interface specifications are shown below.

The boot program has three states.

1. Bit-rate-adjustment state

In this state, the boot program adjusts the bit rate to achieve serial communication with host. Initiating boot mode enables starting of the boot program and entry to the bit-rate adjustment state. The program receives the command from the host to adjust the bit rate adjusting the bit rate, the program enters the inquiry/selection state.

2. Inquiry/selection state

In this state, the boot program responds to inquiry commands from the host. The devi clock mode, and bit rate are selected. After selection of these settings, the program is enter the programming/erasing state by the command for a transition to the programming/erasing state. The program transfers the libraries required for erasure to chip RAM and erases the user MATs and user boot MATs before the transition.




Figure 22.21 Boot Program States

Rev. 2.00 Sep. 10, 2008 Page




Figure 22.22 Bit-Rate-Adjustment Sequence

(2) Communications Protocol

After adjustment of the bit rate, the protocol for serial communications between the host boot program is as shown below.

- 1. One-byte commands and one-byte responses
 - These one-byte commands and one-byte responses consist of the inquiries and the AC successful completion.
- 2. n-byte commands or n-byte responses

These commands and responses are comprised of n bytes of data. These are selections responses to inquiries.

The program data size is not included under this heading because it is determined in a command.

- 3. Error response
 - The error response is a response to inquiries. It consists of an error response and an er and comes two bytes.
- 4. Programming of 128 bytes

The size is not specified in commands. The size of n is indicated in response to the programming unit inquiry.

Rev. 2.00 Sep. 10, 2008 Page 876 of 1132 REJ09B0364-0200



	Error respo	onse	
128-byte programming	Address	Data (n bytes)	
	Command		Che
Memory read response	Size Response	Data	Che

Figure 22.23 Communication Protocol Format

- Command (one byte): Commands including inquiries, selection, programming, erasi checking
- Response (one byte): Response to an inquiry
- Size (one byte): The amount of data for transmission excluding the command, amou and checksum
- Checksum (one byte): The checksum is calculated so that the total of all values from command byte to the SUM byte becomes H'00.
- Data (n bytes): Detailed data of a command or response
- Error response (one byte): Error response to a command
- Error code (one byte): Type of the error
- Address (four bytes): Address for programming
- Data (n bytes): Data to be programmed (the size is indicated in the response to the programming unit inquiry.)
- Size (four bytes): Four-byte response to a memory read



Rev. 2.00 Sep. 10, 2008 Page

the start and last addresses of H'27 Programming unit inquiry Inquiry regarding the unit of pro H'3F New bit rate selection Selection of new bit rate H'40 Transition to programming/erasing Erasing of user MAT and user
the start and last addresses of H'27 Programming unit inquiry Inquiry regarding the unit of pro H'3F New bit rate selection Selection of new bit rate H'40 Transition to programming/erasing Erasing of user MAT and user
H'3F New bit rate selection Selection of new bit rate H'40 Transition to programming/erasing Erasing of user MAT and user
H'40 Transition to programming/erasing Erasing of user MAT and user
state entry to programming/erasing s
H'4F Boot program status inquiry Inquiry into the operated status program

Rev. 2.00 Sep. 10, 2008 Page 878 of 1132

Device selection

Clock mode inquiry

Clock mode selection

Multiplication ratio inquiry

Operating clock frequency inquiry

User boot MAT information inquiry



Selection of device code

and values of each mode

multiple

Inquiry regarding numbers of clock n

Indication of the selected clock mode

Inquiry regarding the number of frequency multiplied clock types, the number of multiplication ratios, and the values of

Inquiry regarding the maximum and values of the main clock and periphe

Inquiry regarding the number of user MATs and the start and last address

H'10

H'21

H'11

H'22

H'23

H'24

response to the supported device inquiry.

Command H'20

• Command, H'20, (one byte): Inquiry regarding supported devices

Response	H'30	Size Number of devices		
	Number of characters	Device code)	Product name
	•••			
	SUM			

- Response, H'30, (one byte): Response to the supported device inquiry
- Size (one byte): Number of bytes to be transmitted, excluding the command, size, ar checksum, that is, the amount of data contributes by the number of devices, characte codes and product names
- Number of devices (one byte): The number of device types supported by the boot pr
 Number of characters (one byte): The number of characters in the device codes and
- program's name
- Device code (four bytes): ASCII code of the supporting product
- Product name (n bytes): Type name of the boot program in ASCII-coded characters
- SUM (one byte): Checksum

The checksum is calculated so that the total number of all values from the command the SUM byte becomes H'00.

Rev. 2.00 Sep. 10, 2008 Page

SUM (one byte): Checksum

H'06

Response

Response, H'06, (one byte): Response to the device selection command
 ACK will be returned when the device code matches.

Error response H'90

• Error response, H'90, (one byte): Error response to the device selection command

ERROR : (one byte): Error code

H'11: Sum check error

ERROR

H'21: Device code error, that is, the device code does not match

(c) Clock Mode Inquiry

The boot program will return the supported clock modes in response to the clock mode ir

Command H'21

• Command, H'21, (one byte): Inquiry regarding clock mode

Response H'31 Size Mode ... SUM

- Response, H'31, (one byte): Response to the clock-mode inquiry
- Size (one byte): Amount of data that represents the modes
- Mode (one byte): Values of the supported clock modes (i.e. H'01 means clock mode)
- SUM (one byte): Checksum

REJ09B0364-0200



• SUM (one byte): Checksum

Response H'06

• Response, H'06, (one byte): Response to the clock mode selection command ACK will be returned when the clock mode matches.

Error Response H'91 ERROR

- Error response, H'91, (one byte): Error response to the clock mode selection comma
- ERROR : (one byte): Error code

H'11: Checksum error

H'22: Clock mode error, that is, the clock mode does not match.

Even if the clock mode numbers are H'00 and H'01 by a clock mode inquiry, the clock r be selected using these respective values.

Rev. 2.00 Sep. 10, 2008 Page

Number of multiplication ratios	Multiplica- tion ratio			
SUM				

- Response, H'32, (one byte): Response to the multiplication ratio inquiry
- Size (one byte): The amount of data that represents the numbers of types of multiplications. number of multiplication ratios, and the multiplication ratios
- Number of types of multiplication (one byte): The number of types of multiplication is which the device can be set.
- (e.g. when there are two multiplied clock types, which are the main and peripheral clo number of types will be H'02.)
- Number of multiplication ratios (one byte): The number of multiplication ratios for ea (e.g. the number of multiplication ratios to which the main clock can be set and the pe clock can be set.)
- Multiplication ratio (one byte)

Multiplication ratio: The value of the multiplication ratio (e.g. when the clock-frequent multiplier is four, the value of multiplication ratio will be H'04.)

Division ratio: The inverse of the division ratio, i.e. a negative number (e.g. when the divided by two, the value of division ratio will be H'FE. H'FE = D'-2)

The number of multiplication ratios returned is the same as the number of multiplication and as many groups of data are returned as there are types of multiplication.

SUM (one byte): Checksum

	speciality are an in equipment,		,
	•••		
	SUM		
ารเ	e. H'33 (one b	vte). Response	e to operating clock frequency inquiry

- Response, H'33, (one byte): Response to operating clock frequency inquiry
- Size (one byte): The number of bytes that represents the minimum values, maximum and the number of frequencies.
- Number of operating clock frequencies (one byte): The number of supported operati frequency types (e.g. when there are two operating clock frequency types, which are the main and pe
- clocks, the number of types will be H'02.) • Minimum value of operating clock frequency (two bytes): The minimum value of th
- multiplied or divided clock frequency. The minimum and maximum values of the operating clock frequency represent the v MHz, valid to the hundredths place of MHz, and multiplied by 100. (e.g. when the v
- 17.00 MHz, it will be 2000, which is H'07D0.) • Maximum value (two bytes): Maximum value among the multiplied or divided clock
- frequencies. There are as many pairs of minimum and maximum values as there are operating clo frequencies.
- SUM (one byte): Checksum

- Response, H'34, (one byte): Response to user boot MAT information inquiry
 - Size (one byte): The number of bytes that represents the number of areas, area-start and area-last address
 - Number of Areas (one byte): The number of consecutive user boot MAT areas When user boot MAT areas are consecutive, the number of areas returned is H'01.
 - Area-start address (four byte): Start address of the areaArea-last address (four byte): Last address of the area
 - There are as many groups of data representing the start and last addresses as there are
 - SUM (one byte): Checksum

(h) User MAT Information Inquiry

The boot program will return the number of user MATs and their addresses.

Command H'25

• Command, H'25, (one byte): Inquiry regarding user MAT information

Response	H'35 Size Number of areas			
	Start address area			Last address area
	SUM			

- Response, H'35, (one byte): Response to the user MAT information inquiry
 Size (one byte): The number of bytes that represents the number of areas, area-start acts.
- and area-last addressNumber of areas (one byte): The number of consecutive user MAT areas
- When the user MAT areas are consecutive, the number of areas is H'01.
- Area-start address (four bytes): Start address of the area

Rev. 2.00 Sep. 10, 2008 Page 884 of 1132 REJ09B0364-0200

RENESAS

•			
	Block	start ad	ldress
	:		
	SUM		

• Response, H'36, (one byte): Response to the number of erased blocks and addresses

Block last address

- Size (three bytes): The number of bytes that represents the number of blocks, block-addresses, and block-last addresses.
- Number of blocks (one byte): The number of erased blocks
 - Block start address (four bytes): Start address of a block
- Block last Address (four bytes): Last address of a block

There are as many groups of data representing the start and last addresses as there are SUM (one byte): Checksum

(j) Programming Unit Inquiry

The boot program will return the programming unit used to program data.

Command H'27

Command, H'27, (one byte): Inquiry regarding programming unit

Response H'37 Size Programming unit SUM

- Response, H'37, (one byte): Response to programming unit inquiry
- Size (one byte): The number of bytes that indicate the programming unit, which is fi
- Programming unit (two bytes): A unit for programming This is the unit for reception of programming.
- SUM (one byte): Checksum



- Size (one byte): The number of bytes that represents the bit rate, input frequency, nur types of multiplication ratios, and multiplication ratio Bit rate (two bytes): New bit rate
- Input frequency (two bytes): Frequency of the clock input to the boot program This is valid to the hundredths place and represents the value in MHz multiplied by 19
- when the value is 20.00 MHz, it will be 2000, which is H'07D0.) Number of types of multiplication ratios (one byte): The number of types of multiplic ratios to which the device can be set.
 - (e.g. when there are two multiplied clock types, which are the main and peripheral clock number of types will be H'02.) Multiplication ratio 1 (one byte): The value of multiplication or division ratios for the

One hundredth of the value (e.g. when the value is 19200 bps, it will be 192, which is

- operating frequency Multiplication ratio (one byte): The value of the multiplication ratio (e.g. when the clo frequency is multiplied by four, the multiplication ratio will be H'04.)
 - Division ratio: The inverse of the division ratio, as a negative number (e.g. when the frequency is divided by two, the value of division ratio will be H'FE. H'FE = D'-2) Multiplication ratio 2 (one byte): The value of multiplication or division ratios for the peripheral frequency

Multiplication ratio (one byte): The value of the multiplication ratio (e.g. when the clo

- frequency is multiplied by four, the multiplication ratio will be H'04.) (Division ratio: The inverse of the division ratio, as a negative number (E.g. when the divided by two, the value of division ratio will be H'FE. H'FE = D'-2)
- SUM (one byte): Checksum

Response H'06 • Response, H'06, (one byte): Response to selection of a new bit rate

When it is possible to set the bit rate, the response will be ACK.

Rev. 2.00 Sep. 10, 2008 Page 886 of 1132

RENESAS

The frequency is not within the specified range.

(4) Receive Data Check

The methods for checking of receive data are listed below.

1. Input frequency

The received value of the input frequency is checked to ensure that it is within the raminimum to maximum frequencies which matches the clock modes of the specified When the value is out of this range, an input-frequency error is generated.

2. Multiplication ratio

The received value of the multiplication ratio or division ratio is checked to ensure the matches the clock modes of the specified device. When the value is out of this range frequency error is generated.

3. Operating frequency error

Operating frequency is calculated from the received value of the input frequency and multiplication or division ratio. The input frequency is input to the LSI and the LSI at the operating frequency. The expression is given below.

Operating frequency = Input frequency \times Multiplication ratio, or Operating frequency = Input frequency \div Division ratio

The calculated operating frequency should be checked to ensure that it is within the minimum to maximum frequencies which are available with the clock modes of the

device. When it is out of this range, an operating frequency error is generated.

response. The host will send an ACK with the new bit rate for confirmation and the boot will response with that rate.

Confirmation H'06

• Confirmation, H'06, (one byte): Confirmation of a new bit rate

Response H'06

• Response, H'06, (one byte): Response to confirmation of a new bit rate

The sequence of new bit-rate selection is shown in figure 22.24.




Figure 22.24 New Bit-Rate Selection Sequence

Command, H'40, (one byte): Transition to programming/erasing state

Response H'06

Response, H'06, (one byte): Response to transition to programming/erasing state
 The boot program will send ACK when the user MAT and user boot MAT have bee
 by the transferred erasing program.

Error Response H'C0 H'51

- Error response, H'C0, (one byte): Error response for user boot MAT blank check
- Error code, H'51, (one byte): Erasing error
 An error occurred and erasure was not completed.


(6) Command Error

A command error will occur when a command is undefined, the order of commands is it or a command is unacceptable. Issuing a clock-mode selection command before a device or an inquiry command after the transition to programming/erasing state command, are

Error Response H'80 H'xx

- Error response, H'80, (one byte): Command error
- Command, H'xx, (one byte): Received command

- be made, such as the multiplication-ratio inquiry (H'22) or operating frequency inquir which are needed for a new bit-rate selection.
- 6. A new bit rate should be selected with the new bit-rate selection (H'3F) command, acc to the returned information on multiplication ratios and operating frequencies.
- 7. After selection of the device and clock mode, the information of the user boot MAT a MAT should be made to inquire about the user boot MATs information inquiry (H'24 MATs information inquiry (H'25), erased block information inquiry (H'26), and programme to the programme of unit inquiry (H'27).
 - 8. After making inquiries and selecting a new bit rate, issue the transition to programming/erasing state command (H'40). The boot program will then enter the programming/erasing state.



H'4B H'4C	User MAT sum check	Checks the checksum of the us
-1'4C		Checks the checksum of the us
	User boot MAT blank check	Checks the blank data of the us
H'4D	User MAT blank check	Checks the blank data of the us
H'4C	User boot MAT blank check	Checks whether the contents o boot MAT are blank
H'4D	User MAT blank check	Checks whether the contents of MAT are blank
H'4F	Boot program status inquiry	Inquires into the boot program'

User MAT programming selection

128-byte programming

User boot MAT sum check

Erasing selection

Block erasing

Memory read

H'43

H'50

H'48

H'58

H'52

H'4A

Rev. 2.00 Sep. 10, 2008 Page

Transfers the user MAT programm

Programs 128 bytes of data

Erases a block of data

Transfers the erasing program

Reads the contents of memory

Checks the checksum of the user

program

command represents the data programmed according to the method specified by the s command. When more than 128-byte data is programmed, 128-byte commands shoul repeatedly be executed. Sending a 128-byte programming command with H'FFFFFFF address will stop the programming. On completion of programming, the boot program wait for selection of programming or erasing.

Where the sequence of programming operations that is executed includes programmin another method or of another MAT, the procedure must be repeated from the program selection command.

The sequence for the programming selection and 128-byte programming commands i in figure 22.25.




Figure 22.25 Programming Sequence

³² RENESAS




Figure 22.26 Erasure Sequence

Rev. 2.00 Sep. 10, 2008 Page

Error Response H'C2 ERROR

- Error response: H'C2 (1 byte): Error response to user boot MAT programming select
 - ERROR: (1 byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not complete

User MAT Programming Selection

The boot program will transfer a program for user MAT programming selection. The data programmed to the user MATs by the transferred program for programming.

H'43 Command

Command, H'43, (one byte): User MAT programming selection

H'06 Response

- Response, H'06, (one byte): Response to user MAT programming selection When the programming program has been transferred, the boot program will return A Error Response H'C3 **ERROR**
- Error response: H'C3 (1 byte): Error response to user MAT programming selection
- ERROR: (1 byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not complete

- Programming Address (four bytes): Start address for programming
 Multiple of the size specified in response to the programming unit inquiry
 (i.e. H'00, H'01, H'00, H'00 : H'01000000)
- Program data (128 bytes): Data to be programmed

 The size is specified in the response to the programming unit inquiry.
- SUM (one byte): Checksum

Response H'06

Response, H'06, (one byte): Response to 128-byte programming
 On completion of programming, the boot program will return ACK.

Error Response H'D0 ERROR

- Error response, H'D0, (one byte): Error response for 128-byte programming
- ERROR: (one byte): Error code

H'11: Checksum Error

H'2A: Address error

The address is not in the specified MAT.

H'53: Programming error

A programming error has occurred and programming cannot be contin

The specified address should match the unit for programming of data. For example, who programming is in 128-byte units, the lower eight bits of the address should be H'00 or 1 When there are less than 128 bytes of data to be programmed, the host should fill the rest H'FF.

Sending the 128-byte programming command with the address of H'FFFFFFF will sto programming operation. The boot program will interpret this as the end of the programm wait for selection of programming or erasing.



- Error Response, H Do, (one byte): Error response for 128-byte programming
 - ERROR: (one byte): Error code
 - III11 Cl. 1

H'11: Checksum error

H'53: Programming error

An error has occurred in programming and programming cannot be cor

(d) Erasure Selection

The boot program will transfer the erasure program. User MAT data is erased by the tran erasure program.

Command H'48

• Command, H'48, (one byte): Erasure selection

Response H'06

• Response, H'06, (one byte): Response for erasure selection
After the erasure program has been transferred, the boot program will return ACK.

Error Response H'C8 ERROR

- Error Response, H'C8, (one byte): Error response to erasure selection
- ERROR: (one byte): Error code

H'54: Selection processing error (transfer error occurs and processing is not complete

Response H'06
Response, H'06, (one byte): Response to Erasure

After erasure has been completed, the boot program will return ACK.

Error Response H'D8 ERROR

- Error Response, H'D8, (one byte): Response to Erasure
- ERROR (one byte): Error code

H'11: Sum check error

H'29: Block number error

Block number is incorrect.

H'51: Erasure error

An error has occurred during erasure.

On receiving block number H'FF, the boot program will stop erasure and wait for a sele command.

Command H'58 Size Block number SUM

- Command, H'58, (one byte): Erasure
- Size, (one byte): The number of bytes that represents the block number This is fixed to 1.
- Block number (one byte): H'FF Stop code for erasure
- SUM (one byte): Checksum

Response H'06

Response, H'06, (one byte): Response to end of erasure (ACK)
 When erasure is to be performed after the block number H'FF has been sent, the procession of the executed from the erasure selection command.



Rev. 2.00 Sep. 10, 2008 Page

An address error occurs when the area setting is incorrect.

- Read address (4 bytes): Start address to be read from
- Read size (4 bytes): Size of data to be read
- SUM (1 byte): Checksum

Response

H'52	Read si	ize				
Data						
SUM						

- Response: H'52 (1 byte): Response to memory read
- Read size (4 bytes): Size of data to be read
- Data (n bytes): Data for the read size from the read address
- SUM (1 byte): Checksum

Error Response

H'D2 ERROR

- Error response: H'D2 (1 byte): Error response to memory read
- ERROR: (1 byte): Error code

H'11: Sum check error

H'2A: Address error

The read address is not in the MAT.

H'2B: Size error

The read size exceeds the MAT.

Rev. 2.00 Sep. 10, 2008 Page 898 of 1132

REJ09B0364-0200



This is fixed to 4.

- Checksum of user boot program (four bytes): Checksum of user boot MATs The total of the data is obtained in byte units.
- SUM (one byte): Sum check for data being transmitted

(h) User MAT Sum Check

The boot program will return the byte-by-byte total of the contents of the bytes of the us program.

Command H'4B

• Command, H'4B, (one byte): Sum check for user program

Response H'5B Size Checksum of user program SUM

- Response, H'5B, (one byte): Response to the sum check of the user program
- Size (one byte): The number of bytes that represents the checksum This is fixed to 4.
- Checksum of user boot program (four bytes): Checksum of user MATs The total of the data is obtained in byte units.
- SUM (one byte): Sum check for data being transmitted

Rev. 2.00 Sep. 10, 2008 Page

- Error Response, H'CC, (one byte): Response to blank check for user boot MAT
 - Error Code, H'52, (one byte): Erasure has not been completed.

1100 1102

User MAT Blank Check (j)

The boot program will check whether or not all user MATs are blank and return the resul

Command H'4D

Command, H'4D, (one byte): Blank check for user MATs

H'06 Response

• Response, H'06, (one byte): Response to the blank check for user MATs If the contents of all user MATs are blank (H'FF), the boot program will return ACK.

Error Response H'CD H'52

- Error Response, H'CD, (one byte): Error response to the blank check of user MATs.
- Error code, H'52, (one byte): Erasure has not been completed.

- Status (one byte): State of the boot program
- ERROR (one byte): Error status

ERROR = 0 indicates normal operation.

ERROR = 1 indicates error has occurred.

• SUM (one byte): Sum check

Table 22.17 Status Code

Code	Description
 '11	Device selection wait
1 '12	Clock mode selection wait
- l'13	Bit rate selection wait
-d'1F	Programming/erasing state transition wait (bit rate selection is completed)
1 '31	Programming state for erasure
∃'3F	Programming/erasing selection wait (erasure is completed)
-1'4F	Program data receive wait
∃'5F	Erase block specification wait (erasure is completed)

H'26	Multiplication ratio error
H'27	Operating frequency error
H'29	Block number error
H'2A	Address error
H'2B	Data length error
H'51	Erasure error
H'52	Erasure incomplete error
H'53	Programming error
H'54	Selection processing error
H'80	Command error
H'FF	Bit-rate-adjustment confirmation error



- 3.3-V programming voltage. Use only the specified socket adapter. 5. Do not turn off the Vcc power supply nor remove the chip from the PROM program
- damage the flash memory permanently. If a reset is input, the reset must be released reset input period of at least 100 µs. 6. The flash memory is not accessible until FKEY is cleared after programming/erasure the operating mode is changed and this LSI is restarted by a reset immediately after

programming/erasure in which a high voltage is applied to the flash memory. Doing

- programming/erasure has finished, secure the reset input period (period of RES = 0) 100µs. Transition to the reset state during programming/erasure is inhibited. If a rese accidentally, the reset must be released after the reset input period of at least 100us. 7. At powering on the Vcc power supply, fix the RES pin to low and set the flash mem
 - hardware protection state. This power on timing must also be satisfied at a power-of power-on caused by a power failure and other factors. 8. In on-board programming mode or programmer mode, programming of the 128-byte
 - programming-unit block must be performed only once. Perform programming in the where the programming-unit block is fully erased. 9. When the chip is to be reprogrammed with the programmer after execution of program
 - erasure in on-board programming mode, it is recommended that automatic programming performed after execution of automatic erasure. 10. To program the flash memory, the program data and program must be allocated to a

maximum.

- which are higher than those of the external interrupt vector table and H'FF must be v all the system reserved areas in the exception handling vector table.
- 11. The programming program that includes the initialization routine and the erasing program. includes the initialization routine are each 4 Kbytes or less. Accordingly, when the C frequency is 35 MHz, the download for each program takes approximately 60 µs at 1

Rev. 2.00 Sep. 10, 2008 Page

Immediately after executing the instruction to set the SCO bit to 1, dummy read of the must be executed twice.

15. The contents of general registers ER0 and ER1 are not saved during download of an o program, initialization, programming, or erasure. When needed, save the general regis before a download request or before execution of initialization, programming, or eras the procedure program.

RENESAS

Rev. 2.00 Sep. 10, 2008 Page 904 of 1132

valid

• Six test modes:

BYPASS mode

EXTEST mode SAMPLE/PRELOAD mode

CLAMP mode

HIGHZ mode

IDCODE mode




Figure 23.1 Block Diagram of Boundary Scan Function

23.3 Pin Configuration

Table 23.1 shows the I/O pins used in the boundary scan function.

Table 23.1 Pin Configuration

Pin Name	I/O	Description
TCK	Input	Test clock input pin
		Clock signal for boundary scan. Input the clock the duty cycle of wh percent when boundary scan function is used.
TMS	Input	Test mode select pin
TDI	Input	Test data input pin
TDO	Output	Test data output pin
TRST	Input	Test reset input pin

TDI and TDO pins in BYPASS mode. The boundary scan register (JTBSR), which is a register (see table 23.4), is connected between the TDI and TDO pins when test data are shifted in. None of the registers is accessible from the CPU.

Table 23.2 shows the availability of serial transfer for the registers.

Table 23.2 Serial Transfers for Registers

Register Abbreviation	Serial Input	Serial Output
JTIR	Available	Not available
JTBPR	Available	Available
JTBSR	Available	Available
JTID	Not available	Available

D.,	D'Al	Initial	D 04/	5				
R/W	_	_	_	_	_	_	_	
Initial Val	lue 0	0	0	0	0	0	0	
Bit Name	·	_	_	_	_	_	_	
Bit	7	6	5	4	3	2	1	
R/W	_	_	_	_	_	_	_	
Initial Va	lue 0	0	0	0	0	0	0	

R/W	_	_	_	
Bit	Bit Name	Initial Value	R/W	Descriptions
15 to 12	TS[3:0]	All 0		Test Bit Set
				Specify an instruction as shown in table 23.3.
11 to 0	_	All 0	_	Reserved
				These bits are always read as 0. The write val always 0.

0	1	1	1	Reserved	
1	0	0	0	Reserved	
1	0	0	1	Reserved	
1	0	1	0	Reserved	
1	0	1	1	Reserved	
1	1	0	0	Reserved	
1	1	0	1	Reserved	
1	1	1	0	Reserved	
1	1	1	1	BYPASS	

23.4.2 Bypass Register (JTBPR)

JTBPR is a 1-bit register and is connected between the TDI and TDO pins when JTIR is BYPASS mode. JTBPR cannot be read from or written to by the CPU.

Output enable Output MD2 Input Input Output enable Output Input Output enable Output Input Output enable Output PF6 Input Output enable Output Input Output enable Output Output enable Output				
4 MD2 Input 5 PF7 Input Output enable Output 6 PF6 Input Output enable Output 7 PF5 Input Output enable Output 8 PF4 Input Output enable Output 9 PF3 Input Output enable Output Output enable Output Output enable Output	3	PB3	Output enable	295 294
PF7 Input Output enable Output Input Output enable Output Input Output enable Output PF5 Input Output enable Output Input Output enable Output PF4 Input Output enable Output Input Output enable Output Input Output enable Output Output enable Output			Output	293
Output enable Output 6 PF6 Input Output enable Output 7 PF5 Input Output enable Output 8 PF4 Input Output enable Output 9 PF3 Input Output enable Output Output enable Output Output Output enable Output	4	MD2	Input	289
Output 6 PF6 Input Output enable Output 7 PF5 Input Output enable Output 8 PF4 Input Output enable Output 9 PF3 Input Output enable Output Output enable Output	5	PF7		274
PF6 Input Output enable Output Input Output enable Output Input Output enable Output Input Output enable Output Input Output enable Output Output enable Output Output Output enable Output			Output enable	273
Output enable Output PF5 Input Output enable Output Input Output enable Output PF4 Input Output enable Output Input Output enable Output Output Output enable Output			Output	272
Output 7 PF5 Input Output enable Output 8 PF4 Input Output enable Output 9 PF3 Input Output Output Output Output Output Output Output Output Output	6	PF6	Input	271
PF5 Input Output enable Output Input Output enable Output enable Output PF3 Input Output Output Output Output Output Output Output Output Output			Output enable	270
Output enable Output 8 PF4 Input Output enable Output 9 PF3 Input Output enable Output Output Output Output Output			Output	269
PF4 Input Output enable Output 9 PF3 Input Output Output Output Output Output Output	7	PF5	Input	268
8 PF4 Input Output enable Output 9 PF3 Input Output enable Output enable Output			Output enable	267
Output enable Output 9 PF3 Input Output enable Output enable Output			Output	266
9 PF3 Input Output enable Output	8	PF4	Input	265
9 PF3 Input Output enable Output			Output enable	264
Output enable Output			Output	263
Output	9	PF3	Input	262
·			Output enable	261
11 PF2 Input			Output	260
	11	PF2	Input	259
Output enable			Output enable	258
·				257

Pin Name

Input/Output

Input

Output

Output enable

Bit Name

256

255

254

PF1

12

Pin No.

From TDI

		Output enable Output	237 236
21	PE2	Input Output enable Output	235 234 233
22	PE1	Input Output enable Output	232 231 230
23	PE0	Input Output enable Output	229 228 227
24	PD7	Input Output enable Output	226 225 224
25	PD6	Input Output enable Output	223 222 221
27	PD5	Input Output enable Output	220 219 218
28	PD4	Input Output enable Output	217 216 215

PE4

PE3

18

20

Output enable

Output enable

Output

Output

Input

Input

243

242

241

240

239

238

		Output enable	204
		Output	203
34	P20	Input	183
		Output enable	182
		Output	181
35	P21	Input	180
		Output enable	179
		Output	178
36	P22	Input	177
		Output enable	176
		Output	175
37	P23	Input	174
		Output enable	173
		Output	172
38	P24	Input	171
		Output enable	170
		Output	169
39	P25	Input	168
		Output enable	167
		Output	166
43	P30	Input	165
		Output enable	164
		Output	163
45	P31	Input	162
		Output enable	161
		Output	160
46	P32	Input	159
		a	4 = 0

Rev. 2.00 Sep. 10, 2008 Page 912 of 1132 REJ09B0364-0200



Output enable Output

		Output enable Output	145 144
53	PH0	Input Output enable Output	143 142 141
54	PH1	Input Output enable Output	140 139 138
55	PH2	Input Output enable Output	137 136 135
56	PH3	Input Output enable Output	134 133 132
61	PH7	Input Output enable Output	131 130 129
58	PH4	Input Output enable Output	128 127 126
59	PH5	Input Output enable Output	125 124 123
60	PH6	Input Output enable Output	122 121 120

Input

146

P34

48

		Output enable	109
		Output	108
68	PI4	Input	107
		Output enable	106
		Output	105
69	PI5	Input	104
		Output enable	103
		Output	102
71	PI7	Input	101
		Output enable	100
		Output	99
70	PI6	Input	98
	Output enable	97	
	Output	96	
72	P10	Input	95
		Output enable	94
		Output	93
73	P11	Input	92
		Output enable	91
		Output	90
74	P12	Input	89
	Output enable	88	
	Output	87	
75 P13	P13	Input	86
	Output enable	85	
		Output	84
79	P14	Input	77
		Output enable	76
		O	75

Output

		Output enable	64
		Output	63
49	P35	Input	62
		Output enable	61
		Output	60
89	P60	Input	59
		Output enable	58
		Output	57
51	P37	Input	56
		Output enable	55
		Output	54
90	P61	Input	53
		Output enable	52
		Output	51
97	MD0	Input	50
109	MD1	Input	43
110	PA0	Input	32
		Output enable	31
		Output	30
111	PA1	Input	29
		Output enable	28
		Output	27
112	PA2	Input	26
		Output enable	25
		Output	24
113	PA3	Input	23
		Output enable	22
		O	0.4

Output

21

		Output enable	10
		Output	9
120	PB0	Input	8
		Output enable	7
		Output	6
1	PB1	Input	5
		Output enable	4
		Output	3
2	PB2	Input	2
		Output enable	1
		Output	0
To TDO			

Rev. 2.00 Sep. 10, 2008 Page 916 of 1132



Bit	Bit Name	Initial Value R/W	Descriptions
31 to 0	DID31 to	H'0803A447 —	Device ID
	DID0		JTID is a register the value showing the deci IDCODE is fixed.

Initial Value




Figure 23.2 State Transition of TAP Controller

the subsequent clock cycles, the TDI signal is output on the TDO pin.

2) EXTEST (Instruction Code: B'0000)

The EXTEST instruction is used to test external circuits when this LSI is installed on the circuit board. If this instruction is executed, output pins are used to output test data (specthe SAMPLE/PRELOAD instruction) from the boundary scan register to the print circuit and input pins are used to input test result.

(3) SAMPLE/PRELOAD (Instruction Code: B'0100)

The SAMPLE/PRELOAD instruction is used to input data from the LSI internal circuits boundary scan register, output data from scan path, and reload the data to the scan path. instruction is executed, input signals are directly input to the LSI and output signals are directly output to the external circuits. The LSI system circuit sis not affected by this further than the scan path.

In SAMPLE operation, the boundary scan register latches the snap shot of data transferring input pins to internal circuit or data transferred from internal circuit to output pins. The data is read from the scan path. The scan register latches the snap data at the rising edge TCK in Capture-DR state. The scan register latches snap shot without affecting the LSI operation.

In PRELOAD operation, initial value is written from the scan path to the parallel output the boundary scan register prior to the EXTEST instruction execution. If the EXTEST is without executing this PRELOAD operation, undefined values are output from the begin the end (transfer to the output latch) of the EXTEST sequence. (In EXTEST instruction, parallel latches are always output to the output pins.)



controller state. BYPASS is connected between TDI and TDO, the same operation as BY instruction can be achieved.

HIGHZ (Instruction Code: B'0011)

When the HIGHZ instruction is selected, all output pins enter high-impedance state. Whi HIGHZ instruction is selected, the status of boundary scan register is maintained regardle state of the TAP controller.

BYPASS is connected between TDI and TDO pins, leading to the same operation as whe BYPASS instruction has been selected.

Rev. 2.00 Sep. 10, 2008 Page 920 of 1132 RENESAS REJ09B0364-0200






Figure 23.3 Serial Data Input/Output

- 2. If a pin with open-drain function is SAMPLEed while its open-drain function is enal while the corresponding OUT register is set to 1, the corresponding Control register to 0 (the pin status is Hi-Z). If the pin is SAMPLEed while the corresponding OUT cleared to 0, the corresponding Control register is set to 1 (the pin status is 0).
- 3. Pins of the boundary scan (TCK, TDI, TMS, and TRST) have to be pulled up by pul resistors.
- 4. Power supply pins (VCC, VCL, VSS, AVCC, AVSS, AVref, PLLVCC, and PLLVS be boundary-scanned.
- 5. Clock pins (EXTAL and XTAL) cannot be boundary-scanned.
- 6. Reset and standby signals (RES and STBY) cannot be boundary-scanned.
- 7. Boundary scan pins (TCK, TMS, TRST, TDI, and TDO) cannot be boundary-scanned
- 8. The boundary scan function is not available when this LSI are in the following states
 - (1) Reset state
 - (2) Hardware standby mode, software standby mode, and deep software standby m



Rev. 2.00 Sep. 10, 2008 Page

Rev. 2.00 Sep. 10, 2008 Page 922 of 1132

REJ09B0364-0200



bus. Frequencies of the peripheral module clock, the external bus clock, and the system be set independently, although the peripheral module clock and the external bus clock of the frequency lower than the system clock frequency.




Figure 24.1 Block Diagram of Clock Pulse Generator

24.1.1 System Clock Control Register (SCKCR)

SCKCR controls $B\phi$ output control and frequencies of the system, peripheral module, and bus clocks.

Bit	15	14	13	12	11	10	9	
Bit Name	PSTOP1	_	_	_	_	ICK2	ICK1	
Initial Value	0	0	0	0	0	0	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
	,		<u> </u>	-	0		'	
Bit Name	_	PCK2	PCK1	PCK0		BCK2	BCK1	
Initial Value	0	0	1	0	0	0	1	
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

		Initial		
Bit	Bit Name	Value	R/W	Description
15	PSTOP1	0	R/W	Bφ Clock Output Enable
				Controls φ output on PA7.
				Normal operation
				0: φ output
				1: Fixed high

Rev. 2.00 Sep. 10, 2008 Page 924 of 1132

REJ09B0364-0200

RENESAS

			001: × 2
			010: × 1
			011: × 1/2
			1xx: Setting prohibited
			The frequencies of the peripheral module cloc external bus clock change to the same freque system clock if the frequency of the system cl lower than that of the two clocks.
_	0	R/W	Reserved
			Although this bit is readable/writable, only 0 s written to.
PCK2	0	R/W	Peripheral Module Clock (Pφ) Select
PCK1	1	R/W	These bits select the frequency of the periphe
PCK0	0	R/W	module clock. The ratio to the input clock is a
			PCK (2:0)
			000: × 4
			001: × 2
			010: × 1
			011: × 1/2

7

5

1xx: Setting prohibited

The frequency of the peripheral module clock lower than that of the system clock. Though the can be set so as to make the frequency of the peripheral module clock higher than that of th clock, the clocks will have the same frequenc


 $001: \times 2$ 010: × 1

 $011: \times 1/2$

1xx: Setting prohibited

The frequency of the external bus clock should than that of the system clock. Though these bit set so as to make the frequency of the externa clock higher than that of the system clock, the will have the same frequency in reality.

Note: x: Don't care






Figure 24.2 Connection of Crystal Resonator (Example)

Table 24.2 Damping Resistance Value

Frequency (MHz)	8	12	16	18
$R_{d}(\Omega)$	200	0	0	0

Figure 24.3 shows an equivalent circuit of the crystal resonator. Use a crystal resonator the characteristics shown in table 24.3.




Figure 24.3 Crystal Resonator Equivalent Circuit

Rev. 2.00 Sep. 10, 2008 Page

pin, put the external clock in high level during standby mode.




Figure 24.4 External Clock Input (Examples)




Figure 24.5 External Clock Input Timing

REJ09B0364-0200



updated frequency.

24.5 Usage Notes

24.5.1 Notes on Clock Pulse Generator

peripheral module clock, $B\phi$: external bus clock) supplied to each module changes a to the setting of SCKCR.

1. The following points should be noted since the frequency of ϕ (I ϕ : system clock, P ϕ .

- Select a clock division ratio that is within the operation guaranteed range of clock cy t_{cvc} shown in the AC timing of electrical characteristics.
- $t_{\rm cyc}$ snown in the AC timing of electrical characteristics. The frequency should be set under the conditions of 8 MHz \leq I ϕ \leq 50 MHz, 8 MHz
- MHz, and 8 MHz \leq B ϕ \leq 50 MHz.
- All the on-chip peripheral modules (except for the DMAC and DTC) operate on the therefore that the time processing of modules such as a timer and SCI differs before changing the clock division ratio.
 - In addition, wait time for clearing software standby mode differs by changing the cledivision ratio. For details, see section 25.7.3, Setting Oscillation Settling Time after Software Standby Mode.
- 3. The relationship among the system clock, peripheral module clock, and external bus $\geq P\phi$ and $I\phi \geq B\phi$. In addition, the system clock setting has the highest priority. According to P\$\phi\$ or B\$\phi\$ may have the frequency set by bits ICK2 to ICK0 regardless of the settings PCK2 to PCK0 or BCK2 to BCK0.
- 4. Note that the frequency of ϕ will be changed in the middle of a bus cycle when setting while executing the external bus cycle with the write-data-buffer function.
- 5. Figure 24.6 shows the clock modification timing. After a value is written to SCKCR waits for the current bus cycle to complete. After the current bus cycle completes, ea frequency will be modified within one cycle (worst case) of the external input clock



Figure 24.6 Clock Modification Timing

24.5.2 Notes on Resonator

Since various characteristics related to the resonator are closely linked to the user's board thorough evaluation is necessary on the user's part, using the resonator connection examp shown in this section as a reference. As the parameters for the resonator will depend on the floating capacitance of the resonator and the mounting circuit, the parameters should be determined in consultation with the resonator manufacturer. The design must ensure that exceeding the maximum rating is not applied to the resonator pin.

24.5.3 Notes on Board Design

When using the crystal resonator, place the crystal resonator and its load capacitors as clo XTAL and EXTAL pins as possible. Other signal lines should be routed away from the o circuit as shown in Figure 24.7 to prevent induction from interfering with correct oscillates.




Figure 24.7 Note on Board Design for Oscillation Circuit

Rev. 2.00 Sep. 10, 2008 Page 930 of 1132

REJ09B0364-0200



Note: * CB and CPB are laminated ceramic capacitors.

Figure 24.8 Recommended External Circuitry for PLL Circuit



Rev. 2.00 Sep. 10, 2008 Page

Rev. 2.00 Sep. 10, 2008 Page 932 of 1132

REJ09B0364-0200



- Module stop function
 The functions for each peripheral module can be stopped to make a transition to a po
 - The functions for each peripheral module can be stopped to make a transition to a mode.
 - Transition function to power-down mode

Transition to a power-down mode is possible to stop the CPU, peripheral modules, a oscillator.

• Five power-down modes

Sleep mode

All-module-clock-stop mode

Software standby mode

Deep software standby mode

Hardware standby mode

Table 25.1 shows conditions to shift to a power-down mode, states of the CPU and peripmodules, and clearing method for each mode. After the reset state, since this LSI operat normal program execution state, the modules, other than the DMAC and DTC, are stopped to the condition of the condition

,		
Watchdog timer	Operating	Operating
8-bit timer (unit 0/1)	Operating	Operating*4
Voltage detection circuit*9	Operating	Operating
Power-on reset circuit *9	Operating	Operating
Other peripheral modules	Operating	Halted*1

Operating

operations are suspended.

(retained)

Operating

(retained)

Operating

(retained)

Halted

CPU

6 to 4

3 to 0

On-chip RAMs

(H'FEE000 to H'FF3FFF)

On-chip RAMs

(H'FF4000 to H'FFBFFF)

(retained)

(retained)

Halted

Halted

Halted

Halted

Halted

(retained)

(retained)

Operating

Operating

Halted*1

Retained*6

(retained)

(retained)

(retained)

Halted

Halted

Halted

Halted

Halted

(retained/

undefined)*5

(undefined)

(undefined)

Operating

Operating

Halted*7

Halted*6

(undefined)

(undefined)

(undefined)

(undefined)

Halted

Halted

Halted

(retained)

Retained

power supply for internal operations is turned off.

"Halted (retained)" in the table means that the internal values are retained and "Halted (undefined)" in the table means that the internal values are undefined

I/O ports

Notes:

Rev. 2.00 Sep. 10, 2008 Page 934 of 1132

1. SCI enters the reset state, and other peripheral modules retain their states. 2. External interrupt and some internal interrupts (8-bit timer and watchdog timer

REJ09B0364-0200

RENESAS



Halte

(und

Halte

(und

Halte

(und



Halte


(und

Hi-Z



RENESAS

Rev. 2.00 Sep. 10, 2008 Page



- $2. \ \ \, \text{NMI, } \overline{\text{IRQ0}} \text{ to } \overline{\text{IRQ15}}, \text{ and voltage monitoring interrupt}^{*\epsilon}. \text{Note that IRQ is valid only when the corresponding bit in SSIER is the property of the prop$
- 3. NMI, IRQO-A to IRQ3-A, and voltage monitoring interrupt**. Note that IRQ is valid only when the corresponding bit in DPSi
- 4. The SLPIE bit in SBYCR is cleared to 0.
- 5. If a conflict between a transition to deep software standby mode and generation of software standby mode clearing source occurs, a mode transition may be made from software standby mode to program execution state through execution of interrupt exception handling. In this case, a transition to deep software standby mode is not made. For details, refer to section 25.12, Usage Notes.
- 6. Supported only by the H8SX/1638L Group.

From any state, a transition to hardware standby mode occurs when $\overline{\text{STBY}}$ is driven low. From any state except hardware standby mode, a transition to the reset state occurs when $\overline{\text{RES}}$ is driven low.

Figure 25.1 Mode Transitions

- Deep standby wait control register (DPSWCR)
- Deep standby interrupt enable register (DPSIER)
- Deep standby interrupt flag register (DPSIFR)
- Deep standby interrupt edge register (DPSIEGR)
- Reset status register (RSTSR)
- Deep standby backup register (DPSBKRn) (n=15 to 0)

25.2.1 Standby Control Register (SBYCR)

SBYCR controls software standby mode.

Bit	15	14	13	12	11	10	9	
Bit name	SSBY	OPE	_	STS4	STS3	STS2	STS1	
Initial value:	. 0	1	0	0	1	1	1	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit name	SLPIE	_	_	_	_	_	_	
Initial value:	. 0	0	0	0	0	0	0	
R/W∙	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

			disabled. In this case, a transition is always mad sleep mode or all-module-clock-stop mode after SLEEP instruction is executed. When the SLPIE to 1, this bit should be cleared to 0.
OPE	1	R/W	Output Port Enable
			Specifies whether the output of the address bus control signals (CSO to CS7, AS, RD, HWR, and retained or these lines are set to the high-Z state software standby mode or deep software standb
			 In software standby mode or deep software st mode, address bus and bus control signal line high-impedance.
			 In software standby mode or deep software st mode, output states of address bus and bus of signals are retained.

always be 0.

This bit is always read as 0. The write value sho

13 — 0 R/W Reserved

Rev. 2.00 Sep. 10, 2008 Page 938 of 1132

the Po clock frequency. Careful consideration is in multi-clock mode. 00000: Reserved 00001: Reserved 00010: Reserved 00011: Reserved 00100: Reserved 00101: Standby time = 64 states 00110: Standby time = 512 states

00111: Standby time = 1024 states

01000: Standby time = 2048 states 01001: Standby time = 4096 states

01010: Standby time = 16384 states 01011: Standby time = 32768 states 01100: Standby time = 65536 states 01101: Standby time = 131072 states

1xxxx: Reserved

01110: Standby time = 262144 states

01111: Standby time = 524288 states

			executed, this bit remains set to 1. For clearing, this bit.
6 to 0 —	All 0	R/W	Reserved
			These bits are always read as 0. The write value

Notes: 1. x: Don't care

2. With the F-ZTAT version, the flash memory settling time must be reserved.

always be 0.

25.2.2 Module Stop Control Registers A and B (MSTPCRA and MSTPCRB)

MSTPCRA and MSTPCRB control module stop state. Setting a bit to 1 makes the corresmodule entermodule stop state, while clearing the bit to 0 clears module stop state.

MSTPCRA

Bit	15	14	13	12	11	10	9	
Bit name	ACSE	MSTPA14	MSTPA13	MSTPA12	MSTPA11	MSTPA10	MSTPA9	M
Initial value:	0	0	0	0	1	1	1	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Bit	7	6	5	4	3	2	1	
Bit name	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	M
Initial value:	1	1	1	1	1	1	1	
R/W:	R/W	R/W	R/W	R/W	R/W	R/W	R/W	

Rev. 2.00 Sep. 10, 2008 Page 940 of 1132 REJ09B0364-0200



• MSTPCRA

		Initial		
Bit	Bit Name	Value	R/W	Module
15	ACSE	0	R/W	All-Module-Clock-Stop Mode Enable
				Enables/disables all-module-clock-stop state fo current consumption by stopping the bus control I/O ports operations when the CPU executes the instruction after module stop state has been seen on-chip peripheral modules controlled by MSTF
				0: All-module-clock-stop mode disabled
				1: All-module-clock-stop mode enabled
14	MSTPA14	0	R/W	Reserved
13	MSTPA13	0	R/W	DMA controller (DMAC)
12	MSTPA12	0	R/W	Data transfer controller (DTC)
11	MSTPA11	1	R/W	Reserved
10	MSTPA10	1	R/W	These bits are always read as 1. The write valualways be 1.
9	MSTPA9	1	R/W	8-bit timer (TMR_3 and TMR_2)
8	MSTPA8	1	R/W	8-bit timer (TMR_1 and TMR_0)
7	MSTPA7	1	R/W	Reserved
6	MSTPA6	1	R/W	These bits are always read as 1. The write valualways be 1.

				·
0	MSTPA0	1	R/W	16-bit timer pulse unit (TPU channels 5 to 0)
• M	ISTPCRB			
		Initial		

Module

Reserved

always be 1.

16-bit timer pulse unit (TPU channels 11 to 6)

Programmable pulse generator (PPG_0: PO15 t

These bits are always read as 1. The write value

Serial communications interface_4 (SCI_4)

Serial communications interface_3 (SCI_3)

Serial communications interface 2 (SCI 2)

Serial communications interface_1 (SCI_1)

R/W

8	MSTPB8	1	R/W	Serial communications interface_0 (SCI_0)
7	MSTPB7	1	R/W	I ² C bus interface 2_1 (IIC2_1)
6	MSTPB6	1	R/W	I ² C bus interface 2_0 (IIC2_0)
5	MSTPB5	1	R/W	User break controller (UBC)
4	MSTPB4	1	R/W	Reserved
3	MSTPB3	1	R/W	These bits are always read as 1. The write value
2	MSTPB2	1	R/W	always be 1.
1	MSTPB1	1	R/W	

1

Rev. 2.00 Sep. 10, 2008 Page 942 of 1132

RENESAS

MSTPB0

MSTPA1

Bit Name

MSTPB15

MSTPB14

MSTPB13

MSTPB12

MSTPB11

MSTPB10

MSTPB9

1

Value

1

1

1

1

1

Bit

15

14

13

12

11

10

9

Bit		15	14		13	12	11	10	9	
Bit n	ame	MSTPC15	MSTPO	C14	MSTPC13	MSTPC12	_	MSTPC10	MSTPC9	Γ
Initia	ıl value:	1	1		1	1	1	1	1	
R/W	:	R/W	R/W	1	R/W	R/W	R/W	R/W	R/W	
Bit		7	6		5	4	3	2	1	
Bit n	ame	MSTPC7	MSTP	C6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	
Initia	ıl value:	0	0		0	0	0	0	0	
R/W	:	R/W	R/W	1	R/W	R/W	R/W	R/W	R/W	
Bit	Bit N		nitial Value	R/V	V Mod	ule				
15	MST	PC15	1	R/V	V Seria	al communi	cations int	erface_5 (S	SCI_5), (IrE)/
14	MST	PC14	1	R/V	V Seria	al communi	ications int	erface_6 (S	SCI_6)	
13	MST	PC13	1	R/V	V 8-bit	timer (TMF	R_4, TMR_	5)		
12	MST	PC12	1	R/V	V 8-bit	timer (TMF	R_6, TMR_	7)		
11	_	()	R/V	V Rese	erved				
					This be 1	bit is alway	s read as	1. The write	e value sho)L

10

9

8

MSTPC10

MSTPC9

MSTPC8

1

1

1

R/W

R/W

R/W

REJ09

Programmable pulse generator (PPG_1: PO31 to

Cyclic redundancy check calculator

A/D converter (unit 1)

On-chip RAM 4 (H'FF2000 to H'FF3FFF)

Always set the MSTPC5 and MSTPC4 bits to the sar

0	MSTPC0	0	R/W	Always set the MSTPC1 and MSTPC0 bits to the sa value.
1	MSTPC1	0	R/W	On-chip RAM_1, 0 (H'FF8000 to H'FFBFFF)
2	MSTPC2	0	R/W	Always set the MSTPC3 and MSTPC2 bits to the sar
3	MSTPC3	0	R/W	On-chip RAM_3, 2 (H'FF4000 to H'FF7FFF)

Rev. 2.00 Sep. 10, 2008 Page 944 of 1132 RENESAS REJ09B0364-0200



e standby n software st	node. At this time, if there is tandby mode and this bit is software standby mode is n
DPSBY	Entry to
Х	Enters sleep mode af execution of a SLEEF
0	Enters software stand after execution of a Sl instruction.
1	Enters deep software mode after execution of instruction.
t, this bit re of this bit ha og timer mo ion always i	are standby mode is cancell mains at 1. Write a 0 here as no effect when the WD ode. In this case, executing initiates entry to sleep moden mode. Be sure to clear thi
	e standby n software ston to deep software ston to deep software ston to deep software ston always colock-stop

Module

Deep Software Standby

When the SSBY bit in SBYCR has been set to executing the SLEEP instruction causes a trans

Initial Value

0

R/W

R/W

Bit Name

DPSBY

Bit

7

Rev. 2.00 Sep. 10, 2008 Page

				when a 0 is written to this bit follow from deep software standby mode.
				In operation in external extended mode, however address bus, bus control signals (CSO, AS, RD, and LWR), and data bus are set to the initial state exit from deep software standby mode.
5	RAMCUT2	0	R/W	On-chip RAM Power Off 2
				RAMCUT 2 to 0 control the internal power suppl on-chip RAM in deep software standby mode. For see descriptions of the RAMCUT0 bit.
4	RAMCUT1	0	R/W	On-chip RAM Power Off 1
				RAMCUT 2 to 0 control the internal power suppl on-chip RAM in deep software standby mode. F see descriptions of the RAMCUT0 bit.
3 to 1	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value always be 0.
0	RAMCUT0	1	R/W	On-chip RAM Power Off 0
				RAMCUT 2 to 0 control the internal power suppl on-chip RAM in deep software standby mode.

RAMCUT 2 to 0

000: Power is supplied to the on-chip RAM.111: Power is not supplied to the on-chip RAM.Settings other than above are prohibited.

1

simultaneously with exit from deep

The retained port states are releas

software standby mode.

RENESAS

Rev. 2.00 Sep. 10, 2008 Page 946 of 1132

REJ09B0364-0200

Bit	Bit Name	Initial Value	R/W	Module
7, 6	_	All 0	R/W	Reserved
				These bits are always read as 0. The write valualways be 0.

R/W

R/W

R/W

R/W

R/W:

R/W

R/W

R/W

During the oscillation settling period, counting is performed with the clock frequency input to the I 000000: Reserved 000001: Reserved 000010: Reserved 000011: Reserved 000100: Reserved 000101: Wait time = 64 states 000110: Wait time = 512 states 000111: Wait time = 1024 states 001000: Wait time = 2048 states 001001: Wait time = 4096 states 001010: Wait time = 16384 states 001011: Wait time = 32768 states 001100: Wait time = 65536 states 001101: Wait time = 131072 states 001110: Wait time = 262144 states 001111: Wait time = 524288 states

Rev. 2.00 Sep. 10, 2008 Page 948 of 1132



01xxxx: Reserved

Initial

Bit	Bit Name	Value	R/W	Module
7	_	0	R/W	Reserved
				This bit is always read as 0. The write value should 0.
6 to 5	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value sh always be 0.
4	DLVDIE*	0	R/W	LVD Interrupt Enable
				Enables/disables exit from deep software standby n the voltage monitoring interrupt signal.
				 Disables exit from deep software standby mode to voltage monitoring interrupt signal.
				 Enables exit from deep software standby mode b voltage monitoring interrupt signal.
3	DIRQ3E	0	R/W	IRQ3 Interrupt Enable
				Enables or disables exit from deep software standby IRQ3-A.

0: Disables exit from deep software standby mode by 1: Enables exit from deep software standby mode b

				1: Enables exit from deep software standby mode by
0	DIRQ0E	0	R/W	IRQ0 Interrupt Enable
				Enables or disables exit from deep software standby IRQ0-A.
				0: Disables exit from deep software standby mode by
				1: Enables exit from deep software standby mode by

Disables exit from deep software standby mode by

Note: * Supported only by the H8SX/1638L Group.

Rev. 2.00 Sep. 10, 2008 Page 950 of 1132



	1. Only 0 can be 2. Supported on			
Bit	Bit Name	Initial Value	R/W	Module
		value		
7	DNMIF	0	R/(W)*1	NMI Flag
				[Setting condition]
				NMI input specified in DPSIEGR is generated.
				[Clearing condition]
				Writing a 0 to this bit after reading it as 1.
6 to 5	_	All 0	R/W	Reserved
				These bits are always read as 0. The write value

R/(W)*1

0

R

0

R/(W)*1

0

R/(W)*1

0

R/(W)*1

0

R/(W)*1

0

R

Initial value:

R/W:

4

0 R/(W)*1

DLVDIF*3

always be 0.

LVD Interrupt Flag

[Setting condition]

[Clearing condition]

Voltage monitoring interrupt is generated.

Writing a 0 to this bit after reading it as 1.

				Writing a 0 to this bit after reading it as 1.
1	DIRQ1F	0	R/(W)*1	IRQ1 Interrupt Flag
				[Setting condition]
				IRQ1-A input specified in DPSIEGR is generated.
				[Clearing condition]
				Writing a 0 to this bit after reading it as 1.
0	DIRQ0F	0	R/(W)*1	IRQ0-A Interrupt Flag
				[Setting condition]
				IRQ0 input specified in DPSIEGR is generated.
				[Clearing condition]
				Writing a 0 to this bit after reading it as 1.

[Clearing condition]

Notes: 1. Only 0 can be written to clear the flag.

2. Supported only by the H8SX/1638L Group.

Rev. 2.00 Sep. 10, 2008 Page 952 of 1132

				Selects the active edge for NMI pin input.
				0: The interrupt request is generated by a falling
				1: The interrupt request is generated by a rising
6 to 4	_	All 0	R/W	Reserved
				These bits are always read as 0. The write valualways be 0.
3	DIRQ3EG	0	R/W	IRQ3-A Interrupt Edge Select
				Selects the active edge for IRQ3 pin input.
				0: The interrupt request is generated by a falling
				1: The interrupt request is generated by a rising
2	DIRQ2EG	0	R/W	IRQ2-A Interrupt Edge Select
				Selects the active edge for IRQ2 pin input.

R/W

R/W

R/W

R/W

NMI Edge Select

Module

R/W

R/W

R/W

n/vv.

Bit

7

R/W

Bit Name

DNMIEG

R/W

Initial

Value

0

0: The interrupt request is generated by a fallin 1: The interrupt request is generated by a rising

25.2.9 Reset Status Register (RSTSR)

The DPSRSTF bit in RSTSR indicates that deep software standby mode has been canceled interrupt.

RSTSR is not initialized by the internal reset signal upon exit from deep software standby

Bit	7	6	5	4	3	2	1	
Bit name	DPSRSTF	_	_	_	_	LVDF*2	_	F
Initial value:	0	0	0	0	0	0*3	0*3	
R/W:	R/(W)*1	R/W	R/W	R/W	R/W	R/(W)*4	R/W	

Notes: 1. Only 0 can be written to clear the flag.

- 2. Supported only by the H8SX/1638L Group.
- 3. Initial value is undefined in the H8SX/1638L Group.
- 4. Only 0 can be written to clear the flag in the H8SX/1638L Group.
- 5. Readable only in the H8SX/1638L Group.

Rev. 2.00 Sep. 10, 2008 Page 954 of 1132 REJ09B0364-0200



6 to 3	_	All 0	R/W	Reserved
				These bits are always read as 0. The write valualways be 0.
• H8S	SX/1638 Gro	up		
		Initial		
Bit	Bit Name	Value	R/W	Module
2 0 0	_	All 0	R/W	Reserved
200	_	All 0	R/W	Reserved These bits are always read as 0. The write valualways be 0.
2 0 0	_	All 0	R/W	These bits are always read as 0. The write value
	 SX/1638L Gr		R/W	These bits are always read as 0. The write value

H8SX/1638L Group									
Bit	Bit Name	Initial Value	R/W	Module					
2	LVDF	Undefined	R/(W)*	LVD Flag					
				This bit indicates that the voltage-detection circ detected a low voltage (Vcc at or below Vdet).					
				For details, see section 5, Voltage Detection Ci					

(LVD).


Reserved

			The write value should always be 0.				
0	PORF	Undefined R	Power-on Reset Flag				
			This bit indicates that a power-on reset has bee generated.				
			For details, see section 4, Resets.				
Note:	* Only 0 can be written to clear the flag.						

Undefined R/W

1





DI.	7	6	5	4	3	2	1	
Bit name	BKUPn7	BKUPn6	BKUPn5	BKUPn4	BKUPn3	BKUPn2	BKUPn1	
Initial value:	0	0	0	0	0	0	0	
R/W:	R/W	R/W	R/W	R/W	R/W	JPn3 BKUPn2 E	R/W	
n: 15 to 0								

25.3 Multi-Clock Function

When bits ICK2 to ICK0, PCK2 to PCK0, and BCK2 to BCK0 in SCKCR are set, the cloffrequency is changed at the end of the bus cycle. The CPU and bus masters operate on the operating clock specified by bits ICK2 to ICK0. The peripheral modules operate on the oclock specified by bits PCK2 to PCK0. The external bus operates on the operating clock by bits BCK2 to BCK0.

Even if the frequencies specified by bits PCK2 to PCK0 and BCK2 to BCK0 are higher to frequency specified by bits ICK2 to ICK0, the specified values are not reflected in the per module and external bus clocks. The peripheral module and external bus clocks are restricted to perating clock specified by bits ICK2 to ICK0.

After the reset state is cleared, all modules other than the DMAC, DTC, and on-chip RA placed in a module stop state.

The registers of the module for which the module stop state is selected cannot be read frewritten to.

Sleep mode is exited by any interrupt, signals on the RES or STBY pin, a reset caused by watchdog timer overflow, a voltage monitoring reset*, or a power-on reset*.

Exit from sleep mode by interrupt

When an interrupt occurs, sleep mode is exited and interrupt exception processing sta mode is not exited if the interrupt is disabled, or interrupts other than NMI are masked CPU.

• Exit from sleep mode by RES pin

Setting the RES pin level low selects the reset state. After the stipulated reset input du driving the RES pin high makes the CPU start the reset exception processing.

• Exit from sleep mode by STBY pin

- When the STBY pin level is driven low, a transition is made to hardware standby modern to the standard process of the standard • Exit from sleep mode by reset caused by watchdog timer overflow
- Sleep mode is exited by an internal reset caused by a watchdog timer overflow.
- Exit from voltage monitoring reset* Sleep mode is exited by a voltage monitoring reset of the voltage detection circuit.
- Exit from power-on reset* Sleep mode is exited by a power-on reset.

Supported only by the H8SX/1638L Group.

modules controlled by MSTPCRC (MSTPCRC[15:8] = H'FFFF).

RES pin input, or an internal interrupt (8-bit timer*¹, watchdog timer, or voltage-detection circuit*2), and the CPU returns to the normal program execution state via the exception state. All-module-clock-stop mode is not cleared if interrupts are disabled, if interrupts of NMI are masked on the CPU side, or if the relevant interrupt is designated as a DTC act source.

All-module-clock-stop mode is cleared by an external interrupt (NMI or $\overline{IRQ0}$ to $\overline{IRQ15}$

When the STBY pin is driven low, a transition is made to hardware standby mode.

- Notes: 1. Operation or halting of the 8-bit timer can be selected by bits MSTPA9 and I
 - 2. Supported only by the H8SX/1638L Group.

in MSTPCRA.

Rev. 2.00 Sep. 10, 2008 Page

mode the oscillator stops, allowing power consumption to be significantly reduced.

If the WDT is used in watchdog timer mode, it is impossible to make a transition to softw standby mode. The WDT should be stopped before the SLEEP instruction execution.

25.7.2 Exit from Software Standby Mode

Software standby mode is cleared by an external interrupt (NMI, or $\overline{\text{IRO0}}$ to $\overline{\text{IRO15}}^{*1}$), as interrupt (a voltage monitoring interrupt*2), a voltage monitoring reset*2, a power-on rese means of the RES pin or STBY pin.

1. Exit from software standby mode by interrupt

and after the elapse of the time set in bits STS4 to STS0 in SBYCR, stable clocks are to the entire LSI, software standby mode is cleared, and interrupt exception handling When clearing software standby mode with an IRQ0 to IRQ15*1 interrupt, set the corresponding enable bit to 1 and ensure that no interrupt with a higher priority than i IRQ0 to IRQ15*1 is generated. Software standby mode cannot be cleared if the interru

When an NMI, or IRQ0 to IRQ15*1 interrupt request signal is input, clock oscillation

been masked on the CPU side or has been designated as a DTC activation source. 2. Exit from voltage monitoring reset*2

When a voltage monitoring reset is generated by the fall of power-voltage, software s mode is cleared and a clock oscillation starts. At the same time, a clock signal is supp throughout the LSI. After that, if power voltage rises, the voltage detection reset is rel Thereafter, CPU starts the reset exception handling.

- 5. Exit from software standby mode by STBY pin
 - When the STBY pin is driven low, a transition is made to hardware standby mode.
 - Notes: 1. By setting the SSIn bit in SSIER to 1, IRQ0 to IRQ15 can be used as a softw standby mode clearing source.
 - 2. Supported only by the H8SX/1638L Group.

25.7.3 Setting Oscillation Settling Time after Exit from Software Standby Mode

Set bits STS4 to STS0 so that the standby time is at least equal to the oscillation sett

Bits STS4 to STS0 in SBYCR should be set as described below.

- 1. Using a crystal resonator
- Table 25.2 shows the standby times for operating frequencies and settings of bits ST STS0.
- 2. Using an external clock

A PLL circuit settling time is necessary. Refer to table 25.2 to set the standby time.

				1	1024	29.3	41.0	51.2	78.8	102.4
	1	0	0	0	2048	58.5	81.9	102.4	157.5	204.8
				1	4096	0.12	0.16	0.20	0.32	0.41
			1	0	16384	0.47	0.66	0.82	1.26	1.64
				1	32768	0.94	1.31	1.64	2.52	3.28
		1	0	0	65536	1.87	2.62	3.28	5.04	6.55
				1	131072	3.74	5.24	6.55	10.08	13.11
			1	0	262144	7.49	10.49	13.11	20.16	26.21
				1	524288	14.98	20.97	26.21	40.33	52.43
1	0	0	0	0	Reserved	_	_	_	_	_

14.6

20.5

25.6

39.4

51.2

64.0 128.0

256.0 0.51 2.05 4.10 8.19 16.38 32.77 65.54

[Legend]

: Recommended setting when crystal oscillator is in use

Note:

: Recommended setting when external clock is in use

1

0

512

depends on the resonator characteristics. The above figures are for reference.

 $P\phi$ is the output from the peripheral module frequency divider. The oscillation s

time, which includes a period where the oscillation by an oscillator is not stable




Figure 25.2 Software Standby Mode Application Example

mode will be cleared regardless of the DPSB1 bit setting, and the interrupt exception har starts after the oscillation settling time for software standby mode specified by the bits ST STS0 in SBYCR has elapsed.

When both of the SSBY bit in SBYCR and the DPSBY bit in DPSBYCR are set to 1 and software standby mode-clearing source occurs, a transition to deep software standby mode made immediately after software standby mode is entered.

In deep software standby mode, the CPU, on-chip peripheral functions, on-chip RAMs 6

oscillator functionality are all halted. In addition, the internal power supply to these mode resulting in a significant reduction in power consumption. At this time, the contents of all registers of the CPU, on-chip peripheral functions, and on-chip RAMs 6 to 4 become und Contents of the on-chip RAMs 3 to 0 can be retained when all the bits RAMCUT2 to RA

in DPSBYCR have been cleared to 0. If these bits are set to all 1, the internal power supp on-chip RAMs 3 to 0 stops and the power consumption is further reduced. At this time, the contents of the on-chip RAMs 3 to 0 become undefined.

The voltage detection circuit* and power-on reset circuit* can operate in deep software si

mode.

The I/O ports can be retained in the same state as in software standby mode.

Supported only by the H8SX/1638L Group.



can be specified with DPSIEGR. The DLVDIF bit is set to 1 when a voltage-monito is generated. The DLVDIF bit is set to 1 when a voltage-monitoring interrupt is gene

When deep software standby mode clearing source is generated, internal power supp simultaneously with the start of clock oscillation, and internal reset signal is generate entire LSI. Once the time specified by the WTSTS5 to WTSTS0 bits in DPSWCR h a stable clock signal is being supplied throughout the LSI and the internal reset is cle Deep software standby mode is canceled on clearing of the internal reset, and then the exception handling starts.

When deep software standby mode is canceled by an external interrupt pin, the DPS in RSTSR is set to 1.

- 2. Exit from deep software standby mode by a voltage-monitoring reset* When a voltage monitoring reset is generated by the power-supply voltage falling, the
 - released from deep software standby mode and clock oscillation starts. At the same t clock signal is supplied throughout the LSI. When the power-supply voltage has rise sufficiently, the LSI is released from the voltage-detection reset state. The CPU then reset-exception handling.
- 3. Exit from power-on reset*

When a power-on reset is generated by the power-supply voltage falling, the LSI is a from deep software standby mode. If the power-supply voltage then rises sufficiently oscillation starts and the LSI is released from the power-on reset state after the clock oscillation stabilization time has been secured. As soon as the clock oscillation starts signal is provided to the LSI. After that, the CPU starts reset-exception handling.

In deep software standby mode, the ports retain the states that were held during software mode. The internal of the LSI is initialized by an internal reset caused by deep software s mode, and the reset exception handling starts as soon as deep software standby mode is c

(1) Pins for address bus, bus control and data bus

The following shows the port states at this time.

Pins for the address bus, bus control signals (\overline{CSO} , \overline{AS} , \overline{HWR} and \overline{LWR}), and data bus op depending on the CPU.

(2) Pins other than address bus, bus control and data bus pins

Whether the ports are initialized or retain the states that were held during software stands can be selected by the IOKEEP bit.

- When IOKEEP = 0
 Ports are initialized by an internal reset caused by deep software standby mode.
- When IOKEEP = 1
 The port states that were held in deep software standby mode are retained regardless of the port states.

internal state though the internal of the LSI is initialized by an internal reset caused by software standby mode. At this time, the port states that were held in software standby are retained even if settings of I/O ports or peripheral modules are set. Subsequently, retained port states are released when the IOKEEP bit is cleared to 0 and operation is performed according to the internal settings.

IOKEEP bit is not initialized by an internal reset caused by clearing deep software stands



- 1. Change the value of the PSTOP1 bit from 0 to 1 to fix the $B\phi$ output at the high leve that the $B\phi$ output was already fixed high).
- 2. Clear the IOKEEP bit to 0 to end retention of the $B\phi$ state.
- 3. Clear the PSTOP1 bit to 0 to enable Bφ output.

For the port state when the IOKEEP bit is set to 1, see section 25.8.3, Pin State on Exit to Software Standby Mode.




Figure 25.3 B¢ Operation after Exit from Deep Software Standby Mode

Rev. 2.00 Sep. 10, 2008 Page 968 of 1132

REJ09B0364-0200



1			1	0	512	28.4	32.0	36.6	42.7	51.2	6
				1	1024	56.9	64.0	73.1	85.3	102.4	1
	1	0	0	0	2048	113.8	128.0	146.3	170.7	204.8	2
				1	4096	0.23	0.26	0.29	0.34	0.41	C
			1	0	16384	0.91	1.02	1.17	1.37	1.64	2
				1	32768	1.82	2.05	2.34	2.73	3.28	4
		1	0	0	65536	3.64	4.10	4.68	5.46	6.55	8
				1	131072	7.28	8.19	9.36	10.92	13.11	1
			1	0	262144	14.56	16.38	18.72	21.85	26.21	3
				1	524288	29.13	32.77	37.45	43.69	52.43	6
	0	0	0	0	Reserved		_			_	_

64

3.6

4.0

4.6

[Legend]

: Recommended setting when external clock is in use

: Recommended setting when crystal oscillator is in use

Note:

The oscillation settling time, which includes a period where the oscillation by oscillator is not stable, depends on the resonator characteristics.

The above figures are for reference.

Rev. 2.00 Sep. 10, 2008 Page

5.3

6.4

After that, deep software standby mode is canceled at the rising edge on the NMI pin.

transition to deep software standby mode is triggered by execution of a SLEEP instructio




Figure 25.4 Deep Software Standby Mode Application Example (IOKEEP




Figure 25.5 Example of Deep Software Standby Mode Operation in External Extended Mode (IOKEEP = OPE = 1)

Rev. 2.00 Sep. 10, 2008 Page 972 of 1132

REJ09B0364-0200






Figure 25.6 Example of Deep Software Standby Mode Operation in External Extended Mode (IOKEEP =0, OPE = 1)

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

III bψ output is also set.

Rev. 2.00 Sep. 10, 2008 Page 974 of 1132

REJ09B0364-0200






Figure 25.7 Flowchart of Deep Software Standby Mode Operation

25.9.2 Clearing Hardware Standby Mode

Hardware standby mode is cleared by means of the \overline{STBY} pin and the \overline{RES} pin. When the pin is driven high while the \overline{RES} pin is low, the reset state is entered and clock oscillation started. Ensure that the \overline{RES} pin is held low until clock oscillation settles (for details on the oscillation settling time, refer to table 25.2). When the \overline{RES} pin is subsequently driven high transition is made to the program execution state via the reset exception handling state.

25.9.3 Hardware Standby Mode Timing

Figure 25.8 shows an example of hardware standby mode timing.

When the \overline{STBY} pin is driven low after the \overline{RES} pin has been driven low, a transition is n hardware standby mode. Hardware standby mode is cleared by driving the \overline{STBY} pin hig waiting for the oscillation settling time, then changing the \overline{RES} pin from low to high.




Figure 25.8 Hardware Standby Mode Timing

Rev. 2.00 Sep. 10, 2008 Page 976 of 1132

REJ09B0364-0200

RENESAS

Timing.

In a power-on reset*, power on while driving the \overline{STBY} or \overline{RES} pin to a high-level..

Note: * Supported only by the H8SX/1638L Group.




Figure 25.9 Timing Sequence at Power-On

Rev. 2.00 Sep. 10, 2008 Page

instruction. Transitions to the power-down state are inhibited when sleep instruction exceed handling is initiated, and the CPU immediately starts sleep instruction exception handling

When a SLEEP instruction is executed while the SLPIE bit is cleared to 0, a transition is the power-down state. The power-down state is canceled by a canceling factor interrupt (25.10).

When a canceling factor interrupt is generated immediately before the execution of a SLI instruction, exception handling for the interrupt starts. When execution returns from the eservice routine, the SLEEP instruction is executed to enter the power-down state. In this power-down state is not canceled until the next canceling factor interrupt is generated (see 25.11).

When the SLPIE bit is set to 1 in the service routine for a canceling factor interrupt so the execution of a SLEEP instruction will produce sleep instruction exception handling, the

of the system is as shown in figure 25.12. Even if a canceling factor interrupt is generated immediately before the SLEEP instruction is executed, sleep instruction exception handli initiated by execution of the SLEEP instruction. Therefore, the CPU executes the instruct follows the SLEEP instruction after sleep instruction exception and exception service rou without shifting to the power-down state.

When the SLPIE bit is set to 1 to start sleep exception handling, clear the SSBY bit in SE 0.



Figure 25.10 When Canceling Factor Interrupt is Generated after SLEE Instruction Execution




Figure 25.11 When Canceling Factor Interrupt is Generated before SLEEP Instruction Execution (Sleep Instruction Exception Handling Not Init



Rev. 2.00 Sep. 10, 2008 Page

REJ09




Figure 25.12 When Canceling Factor Interrupt is Generated before SLEEP Instruction Execution (Sleep Instruction Exception Handling Initiate

Rev. 2.00 Sep. 10, 2008 Page 980 of 1132

REJ09B0364-0200

	egister ng Value	Normal Operating	Sleep	All-Module-		Software Standby Mode		Deep Software Standby Mode	
DDR	PSTOP1	Mode	Mode	Mode	OPE = 0	OPE = 1	IOKEEP = 0	IOKEEP = 1	
0	х	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z	
1	0	B∮ output	B∳ output	B∳ output	High	High	High	High	
1	1	High	High	High	High	High	High	High	

[Legend] x = Don't care

REJ09

Current consumption increases during the oscillation settling standby period.

25.12.3 Module Stop State of DMAC or DTC

Depending on the operating state of the DMAC and DTC, bits MSTPA13 and MSTPA12 be set to 1, respectively. The module stop state setting for the DMAC or DTC should be out only when the DMAC or DTC is not activated.

For details, refer to section 10, DMA Controller (DMAC), and section 11, Data Transfer Controller (DTC).

25.12.4 On-Chip Peripheral Module Interrupts

Relevant interrupt operations cannot be performed in a module stop state. Consequently, stop state is entered when an interrupt has been requested, it will not be possible to clear interrupt source or the DMAC or DTC activation source. Interrupts should therefore be d before entering a module stop state.

25.12.5 Writing to MSTPCRA, MSTPCRB, and MSTPCRC

MSTPCRA, MSTPCRB, and MSTPCRC should only be written to by the CPU.

RENESAS

standby mode clearing source occurs, a transition to deep software standby mode is not the software standby mode clearing sequence is executed. In this case, an interrupt excellent handling for the input interrupt starts after the oscillation settling time for software stand (set by the STS4 to STS0 bits in SBYCR) has elapsed.

Note that if a conflict between a deep software standby mode transition and NMI interrupt the NMI interrupt exception handling routine is required.

If a conflict between a deep software standby mode transition, IRQ0 to IRQ15 interrupt voltage-monitoring interrupt* occurs, a transition to deep software standby mode can be without executing the interrupt execution handling by clearing the SSIn bits in SSIER to beforehand.

Note: * Supported only by the H8SX/1638L Group.

25.12.8 B\(\phi\) Output State

 $B\phi$ output is undefined for a maximum of one cycle immediately after deep software statement mode is canceled with the IOKEEP bit cleared to 0 or immediately after the IOKEEP bit after cancellation of deep software standby mode with the IOKEEP bit set to 1.

However, $B\phi$ can be normally output by setting the IOKEEP and PSTOP1 bits. For deta section 25.8.4, $B\phi$ Operation after Exit from Deep Software Standby Mode.

REJ09

REJ09B0364-0200



- clock. For details, refer to section 9.5.4, External Bus Interface.
- Among the internal I/O register area, addresses not listed in the list of registers are u or reserved addresses. Undefined and reserved addresses cannot be accessed. Do not these addresses; otherwise, the operation when accessing these bits and subsequent cannot be guaranteed.
- 2. Register bits
 - Bit configurations of the registers are listed in the same order as the register addresse • Reserved bits are indicated by — in the bit name column.
 - - Space in the bit name field indicates that the entire register is allocated to either the data.
 - For the registers of 16 or 32 bits, the MSB is listed first.
 - Byte configuration description order is subject to big endian.
- 3. Register states in each operating mode
- Register states are listed in the same order as the register addresses.
- For the initialized state of each bit, refer to the register description in the correspond
- section.
- The register states shown here are for the basic operating modes. If there is a specific an on-chip peripheral module, refer to the section on that on-chip peripheral module

Time constant register B_4	TCORB_4	8	H'FEA46	TMR_4	16	ЗРф
Time constant register B_5	TCORB_5	8	H'FEA47	TMR_5	16	3P\$/
Timer counter_4	TCNT_4	8	H'FEA48	TMR_4	16	3P¢/
Timer counter_5	TCNT_5	8	H'FEA49	TMR_5	16	3P¢/
Timer counter control register_4	TCCR_4	8	H'FEA4A	TMR_4	16	3P¢/
Timer counter control register_5	TCCR_5	8	H'FEA4B	TMR_5	16	3P¢/
CRC control register	CRCCR	8	H'FEA4C	CRC	16	3P\$/
CRC data input register	CRCDIR	8	H'FEA4D	CRC	16	3P¢/
CRC data output register	CRCDOR	16	H'FEA4E	CRC	16	3P¢/
Timer control register_6	TCR_6	8	H'FEA50	TMR_6	16	3P\$/
Timer control register_7	TCR_7	8	H'FEA51	TMR_7	16	3P\$/
Timer control/status register_6	TCSR_6	8	H'FEA52	TMR_6	16	3P\$/
Timer control/status register_7	TCSR_7	8	H'FEA53	TMR_7	16	3P\$/
Time constant register A_6	TCORA_6	8	H'FEA54	TMR_6	16	3P¢/
Time constant register A_7	TCORA_7	8	H'FEA55	TMR_7	16	3P¢/
Time constant register B_6	TCORB_6	8	H'FEA56	TMR_6	16	3P¢/
Time constant register B_7	TCORB_7	8	H'FEA57	TMR_7	16	3P¢/
Timer counter_6	TCNT_6	8	H'FEA58	TMR_6	16	3P¢/
Timer counter_7	TCNT_7	8	H'FEA59	TMR_7	16	3P\$/
Timer counter control register_6	TCCR_6	8	H'FEA5A	TMR_6	16	3P\$/
Timer counter control register_7	TCCR_7	8	H'FEA5B	TMR_7	16	3P\$/
A/D data register A_1	ADDRA_1	16	H'FEA80	A/D_1	16	3P¢/
	ADDRB_1	16	H'FEA82	A/D_1	16	3Рф

TCORA_5

8

3Pφ/

16

H'FEA45 TMR_5

Time constant register A_5

Serial status register_5	SSR_5	8	H'FF604	SCI_5	8	3P
Receive data register_5	RDR_5	8	H'FF605	SCI_5	8	3P
Smart card mode register_5	SCMR_5	8	H'FF606	SCI_5	8	3P
Serial extended mode register_5	SEMR_5	8	H'FF608	SCI_5	8	3P
IrDA control register	IrCR	8	H'FF60C	SCI_5	8	3P
Serial mode register_6	SMR_6	8	H'FF610	SCI_6	8	3P
Bit rate register_6	BRR_6	8	H'FF611	SCI_6	8	3P
Serial control register_6	SCR_6	8	H'FF612	SCI_6	8	3P
Transmit data register_6	TDR_6	8	H'FF613	SCI_6	8	3P
Serial status register_6	SSR_6	8	H'FF614	SCI_6	8	3P
Receive data register_6	RDR_6	8	H'FF615	SCI_6	8	3P
Smart card mode register_6	SCMR_6	8	H'FF616	SCI_6	8	3P
Serial extended mode register_6	SEMR_6	8	H'FF618	SCI_6	8	3P
PPG output control register_1	PCR_1	8	H'FF636	PPG_1	8	3P
PPG output mode register_1	PMR_1	8	H'FF637	PPG_1	8	3P
Next data enable register H_1	NDERH_1	8	H'FF638	PPG_1	8	3P

NDERL_1

PODRH_1

PODRL_1

ADCR_1

SMR_5

BRR_5

SCR_5

TDR_5

8

8

8

8

8

H'FEAA1

H'FF600

H'FF601

H'FF602

H'FF603

A/D_1

SCI_5

SCI_5

SCI_5

SCI_5

A/D control register_1

Serial mode register_5

Serial control register 5

Transmit data register_5

Next data enable register L_1

Output data register H_1

Output data register L_1

Bit rate register_5



8

H'FF639

H'FF63A

H'FF63B

PPG_1

PPG_1

PPG_1

Rev. 2.00 Sep. 10, 2008 Page

8

8

3P

3P

3P

REJ09

3Р

3P

3P

3P

3P

16

8

8

8

Break address register BH	BARBH	16	H'FFA08	UBC	16	2I _φ /2
Break address register BL	BARBL	16	H'FFA0A	UBC	16	2I¢/
Break address mask register BH	BAMRBH	16	H'FFA0C	UBC	16	2Ιφ/
Break address mask register BL	BAMRBL	16	H'FFA0E	UBC	16	2I\p/:
Break address register CH	BARCH	16	H'FFA10	UBC	16	2lø/:
Break address register CL	BARCL	16	H'FFA12	UBC	16	2I¢/
Break address mask register CH	BAMRCH	16	H'FFA14	UBC	16	2Ιφ/
Break address mask register CL	BAMRCL	16	H'FFA16	UBC	16	2I _φ /2
Break address register DH	BARDH	16	H'FFA18	UBC	16	2I¢/
Break address register DL	BARDL	16	H'FFA1A	UBC	16	2Ιφ/
Break address mask register DH	BAMRDH	16	H'FFA1C	UBC	16	2I¢/
Break address mask register DL	BAMRDL	16	H'FFA1E	UBC	16	2Ιφ/
Break control register A	BRCRA	16	H'FFA28	UBC	16	2Ιφ/
Break control register B	BRCRB	16	H'FFA2C	UBC	16	2Ιφ/
Break control register C	BRCRC	16	H'FFA30	UBC	16	2Ιφ/
Break control register D	BRCRD	16	H'FFA34	UBC	16	2Ιφ/
Timer start register	TSTRB	8	H'FFB00	TPU (unit 1)	16	2P¢
Timer synchronous register	TSYRB	8	H'FFB01	TPU (unit 1)	16	2P¢
Timer control register_6	TCR_6	8	H'FFB10	TPU_6	16	2P¢
Timer mode register_6	TMDR_6	8	H'FFB11	TPU_6	16	2P¢
Timer I/O control register H_6	TIORH_6	8	H'FFB12	TPU_6	16	2P¢
Timer I/O control register L_6	TIORL_6	8	H'FFB13	TPU_6	16	2Pd

RENESAS

BAMRAL

16

H'FFA06

UBC

2Ιφ/2

16

REJ09B0364-0200

Break address mask register AL

, , ,	_			_		
Timer status register_7	TSR_7	8	H'FFB25	TPU_7	16	2P
Timer counter_7	TCNT_7	16	H'FFB26	TPU_7	16	2P
Timer general register A_7	TGRA_7	16	H'FFB28	TPU_7	16	2P
Timer general register B_7	TGRB_7	16	H'FFB2A	TPU_7	16	2P
Timer control register_8	TCR_8	8	H'FFB30	TPU_8	16	2P
Timer mode register_8	TMDR_8	8	H'FFB31	TPU_8	16	2P
Timer I/O control register_8	TIOR_8	8	H'FFB32	TPU_8	16	2P
Timer interrupt enable register_8	TIER_8	8	H'FFB34	TPU_8	16	2P
Timer status register_8	TSR_8	8	H'FFB35	TPU_8	16	2P
Timer counter_8	TCNT_8	16	H'FFB36	TPU_8	16	2P
Timer general register A_8	TGRA_8	16	H'FFB38	TPU_8	16	2P
Timer general register B_8	TGRB_8	16	H'FFB3A	TPU_8	16	2P
Timer control register_9	TCR_9	8	H'FFB40	TPU_9	16	2P
Timer mode register_9	TMDR_9	8	H'FFB41	TPU_9	16	2P
Timer I/O control register H_9	TIORH_9	8	H'FFB42	TPU_9	16	2P
Timer I/O control register L_9	TIORL_9	8	H'FFB43	TPU_9	16	2P
Timer interrupt enable register_9	TIER_9	8	H'FFB44	TPU_9	16	2P
Timer status register_9	TSR_9	8	H'FFB45	TPU_9	16	2P
Timer counter_9	TCNT_9	16	H'FFB46	TPU_9	16	2P

TGRA_9

TCR_7

TMDR_7

TIOR_7

TIER_7

8

8

8

8

H'FFB20

H'FFB21

H'FFB22

H'FFB24

TPU_7

TPU_7

TPU_7

TPU_7

2P

2P

2P

2P

16

16

16

16

Timer control register_7

Timer mode register_7

Timer I/O control register_7

Timer general register A_9

Timer interrupt enable register_7

RENESAS

16

H'FFB48



16

2P

REJ09

TPU_9

Rev. 2.00 Sep. 10, 2008 Page

Timer general register A_10	TGRA_10	16	H'FFB58	TPU_10	16	2Ρφ
Timer general register B_10	TGRB_10	16	H'FFB5A	TPU_10	16	2P¢
Timer control register_11	TCR_11	8	H'FFB60	TPU_11	16	2P¢
Timer mode register_11	TMDR_11	8	H'FFB61	TPU_11	16	2Рф
Timer I/O control register_11	TIOR_11	8	H'FFB62	TPU_11	16	2Ρφ
Timer interrupt enable register_11	TIER_11	8	H'FFB64	TPU_11	16	2P¢
Timer status register_11	TSR_11	8	H'FFB65	TPU_11	16	2Рф
Timer counter_11	TCNT_11	16	H'FFB66	TPU_11	16	2P¢
Timer general register A_11	TGRA_11	16	H'FFB68	TPU_11	16	2P¢
Timer general register B_11	TGRB_11	16	H'FFB6A	TPU_11	16	2Рф
Port 1 data direction register	P1DDR	8	H'FFB80	I/O port	8	2Ρφ
Port 2 data direction register	P2DDR	8	H'FFB81	I/O port	8	2Рф
Port 3 data direction register	P3DDR	8	H'FFB82	I/O port	8	2Ρφ
Port 6 data direction register	P6DDR	8	H'FFB85	I/O port	8	2Ρφ
Port A data direction register	PADDR	8	H'FFB89	I/O port	8	2P¢
Port B data direction register	PBDDR	8	H'FFB8A	I/O port	8	2Рф
Port D data direction register	PDDDR	8	H'FFB8C	I/O port	8	2Рф
Port E data direction register	PEDDR	8	H'FFB8D	I/O port	8	2Рф

TSR_10

TCNT_10

8

16

Timer status register_10

Port F data direction register

REJ09B0364-0200

Port 1 input buffer control register

Rev. 2.00 Sep. 10, 2008 Page 990 of 1132

Timer counter_10

Port 2 input buffer control register P2ICR 8 H'FFB91 Port 3 input buffer control register P3ICR 8 H'FFB92

PFDDR

P1ICR



RENESAS



8



H'FFB8E

H'FFB90

TPU_10

TPU_10

H'FFB55

H'FFB56

2Ρφ

2Ρφ

16

16

8

8

8

8

I/O port

I/O port

I/O port

I/O port

2Ρφ

2Ρφ

2Рф

2Ρφ

Port K register	PORTK	8	H'FFBA3	I/O port	8	2F
Port H data register	PHDR	8	H'FFBA4	I/O port	8	2F
Port I data register	PIDR	8	H'FFBA5	I/O port	8	2F
Port J data register	PJDR	8	H'FFBA6	I/O port	8	2F
Port K data register	PKDR	8	H'FFBA7	I/O port	8	2F
Port H data direction register	PHDDR	8	H'FFBA8	I/O port	8	2F
Port I data direction register	PIDDR	8	H'FFBA9	I/O port	8	2F
Port J data direction register	PJDDR	8	H'FFBAA	I/O port	8	2F
Port K data direction register	PKDDR	8	H'FFBAB	I/O port	8	2F
Port H input buffer control register	PHICR	8	H'FFBAC	I/O port	8	2F
Port I input buffer control register	PIICR	8	H'FFBAD	I/O port	8	2F
Port J input buffer control register	PJICR	8	H'FFBAE	I/O port	8	2F
Port K input buffer control register	PKICR	8	H'FFBAF	I/O port	8	2F
Port D pull-up MOS control register	PDPCR	8	H'FFBB4	I/O port	8	2F
Port E pull-up MOS control register	PEPCR	8	H'FFBB5	I/O port	8	2F
Port F pull-up MOS control register	PFPCR	8	H'FFBB6	I/O port	8	2F
Port H pull-up MOS control register	PHPCR	8	H'FFBB8	I/O port	8	2F
Port I pull-up MOS control register	PIPCR	8	H'FFBB9	I/O port	8	2F
Port J pull-up MOS control register	PJPCR	8	H'FFBBA	I/O port	8	2F
Port K pull-up MOS control register	PKPCR	8	H'FFBBB	I/O port	8	2F
Port 2 open-drain control register	P2ODR	8	H'FFBBC	I/O port	8	2F

PORTH

PORTI

PORTJ

8

8

8

H'FFBA0

H'FFBA1

H'FFBA2

I/O port

I/O port

I/O port

8

8

8

2P

2P

2P

REJ09

Port H register

Port I register

Port J register



Deep standby backup register 1	DPSBKR1	8	H'FFBF1
Deep standby backup register 2	DPSBKR2	8	H'FFBF2
Deep standby backup register 3	DPSBKR3	8	H'FFBF3
Deep standby backup register 4	DPSBKR4	8	H'FFBF4
Deep standby backup register 5	DPSBKR5	8	H'FFBF5
Deep standby backup register 6	DPSBKR6	8	H'FFBF6
Deep standby backup register 7	DPSBKR7	8	H'FFBF7
Deep standby backup register 8	DPSBKR8	8	H'FFBF8
Deep standby backup register 9	DPSBKR9	8	H'FFBF9
Deep standby backup register 10	DPSBKR10	8	H'FFBFA
Deep standby backup register 11	DPSBKR11	8	H'FFBFB
Deep standby backup register 12	DPSBKR12	8	H'FFBFC
Deep standby backup register 13	DPSBKR13	8	H'FFBFD
Deep standby backup register 14	DPSBKR14	8	H'FFBFE
Deep standby backup register 15	DPSBKR15	8	H'FFBFF
DMA source address register_0	DSAR_0	32	H'FFC00

Rev. 2.00 Sep. 10, 2008 Page 992 of 1132

REJ09B0364-0200

Port function control register 9

Port function control register A

Port function control register B

Port function control register C

Port function control register D

Software standby release IRQ

Deep standby backup register 0

enable register

PFCR9

PFCRA

PFCRB

PFCRC

PFCRD

SSIER

DPSBKR0

8

8

8

8

8

16

8

H'FFBC9

H'FFBCA

H'FFBCB

H'FFBCC

H'FFBCD

H'FFBCE

H'FFBF0

I/O port

I/O port

I/O port

I/O port

I/O port

SYSTEM

SYSTEM

SYSTEM

SYSTEM

SYSTEM

SYSTEM

SYSTEM

SYSTEM

SYSTEM

SYSTEM

SYSTEM

SYSTEM

INTC

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

16

2Pφ

2Pφ

2Pφ

2Pφ

2Pφ

2Pφ

2I\p/3

2I\p/3

2I\p/3

2I\p\3

2I\p/3

2I\p/3

2I\p/3

2I\p/3

2I\p/3

2I\p/3

2I\p/3

2I\p\3

2I\p/3


2I\p/3

2I\p/3

2I\p/3

 $2l\phi/2$





SYSTEM

DMAC_0

DMA block size register_1	DBSR_1	32	H'FFC30	DMAC_1	16	21¢
DMA mode control register_1	DMDR_1	32	H'FFC34	DMAC_1	16	210
DMA address control register_1	DACR_1	32	H'FFC38	DMAC_1	16	21¢
DMA source address register_2	DSAR_2	32	H'FFC40	DMAC_2	16	21¢
DMA destination address register_2	DDAR_2	32	H'FFC44	DMAC_2	16	21¢
DMA offset register_2	DOFR_2	32	H'FFC48	DMAC_2	16	21¢
DMA transfer count register_2	DTCR_2	32	H'FFC4C	DMAC_2	16	21¢
DMA block size register_2	DBSR_2	32	H'FFC50	DMAC_2	16	21¢
DMA mode control register_2	DMDR_2	32	H'FFC54	DMAC_2	16	21¢
DMA address control register_2	DACR_2	32	H'FFC58	DMAC_2	16	21¢
DMA source address register_3	DSAR_3	32	H'FFC60	DMAC_3	16	21¢
DMA destination address register_3	DDAR_3	32	H'FFC64	DMAC_3	16	21¢
DMA offset register_3	DOFR_3	32	H'FFC68	DMAC_3	16	21¢
DMA transfer count register_3	DTCR_3	32	H'FFC6C	DMAC_3	16	21¢
DMA block size register_3	DBSR_3	32	H'FFC70	DMAC_3	16	21¢
DMA mode control register_3	DMDR_3	32	H'FFC74	DMAC_3	16	21¢
DMA address control register 3	DACR 3	32	H'FFC78	DMAC 3	16	21¢

DSAR_1

DDAR_1

DOFR_1

DTCR_1

32

32

32

32

H'FFC20

H'FFC24

H'FFC28

H'FFC2C

DMAC_1

DMAC_1

DMAC_1

DMAC_1

Rev. 2.00 Sep. 10, 2008 Page

REJ09

16

16

16

16

2I¢

2I¢

2I¢

2I¢

DMA source address register_1

DMA transfer count register_1

DMA destination address

DMA offset register_1

register_1



Interrupt priority register I	IPRI	16
Interrupt priority register K	IPRK	16
Interrupt priority register L	IPRL	16
Interrupt priority register M	IPRM	16
Interrupt priority register N	IPRN	16
Interrupt priority register O	IPRO	16
Interrupt priority register Q	IPRQ	16
Interrupt priority register R	IPRR	16
IRQ sense control register H	ISCRH	16
IRQ sense control register L	ISCRL	16
DTC vector base register	DTCVBR	32
Bus width control register	ABWCR	16
Access state control register	ASTCR	16
Wait control register A	WTCRA	16
Wait control register B	WTCRB	16

Read strobe timing control register RDNCR

Rev. 2.00 Sep. 10, 2008 Page 994 of 1132

REJ09B0364-0200

Interrupt priority register A

Interrupt priority register B

Interrupt priority register C

Interrupt priority register D


Interrupt priority register E

Interrupt priority register F

Interrupt priority register G

Interrupt priority register H





BSC

BSC

BSC

RENESAS







16

















216/3

2I\p\3

2I\p\3

2I\p\3

2I\p/3

2I\p/3

2I\p/3

2I\p\3

2I\p\3

2I\p\3



2Ιφ/3

2I\p\3

2Ιφ/3

2I\p\3

2I\p\3

216/3

2I\p\3

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16

16



IPRA

IPRB

IPRC

IPRD

IPRE

IPRF

16

16

16

16

16

16

16

16



H'FFD54

H'FFD56

H'FFD58

H'FFD5A

H'FFD5C

H'FFD60

H'FFD62

H'FFD68

H'FFD6A

H'FFD8C

H'FFD40

H'FFD42

H'FFD44

H'FFD46

H'FFD48

H'FFD4A

INTC

Mode control register	MDCR	16	H'FFDC0	SYSTEM	16	2I¢
System control register	SYSCR	16	H'FFDC2	SYSTEM	16	2l¢
System clock control register	SCKCR	16	H'FFDC4	SYSTEM	16	210
Standby control register	SBYCR	16	H'FFDC6	SYSTEM	16	210
Module stop control register A	MSTPCRA	16	H'FFDC8	SYSTEM	16	21¢
Module stop control register B	MSTPCRB	16	H'FFDCA	SYSTEM	16	210
Module stop control register C	MSTPCRC	16	H'FFDCC	SYSTEM	16	21¢
Flash code control/status register	FCCS	8	H'FFDE8	FLASH	16	210
Flash program code select register	FPCS	8	H'FFDE9	FLASH	16	210
Flash erase code select register	FECS	8	H'FFDEA	FLASH	16	210
Flash key code register	FKEY	8	H'FFDEC	FLASH	16	210
Flash MAT select register	FMATS	8	H'FFDED	FLASH	16	210
Flash transfer destination address register	FTDAR	8	H'FFDEE	FLASH	16	210
Deep standby control register	DPSBYCR	8	H'FFE70	SYSTEM	8	210
Deep standby wait control register	DPSWCR	8	H'FFE71	SYSTEM	8	210
Deep standby interrupt enable register	DPSIER	8	H'FFE72	SYSTEM	8	210
Deep standby interrupt flag register	DPSIFR	8	H'FFE73	SYSTEM	8	210
Deep standby interrupt edge register	DPSIEGR	8	H'FFE74	SYSTEM	8	210

BROMCR

MPXCR

RAMER

16

16

8

Burst ROM interface control

Address/data multiplexed I/O

RAM emulation register

register

control register



BSC

BSC

BSC

H'FFD9A

H'FFD9C

H'FFD9E

16

16

16

Rev. 2.00 Sep. 10, 2008 Page

REJ09

2I¢

2I¢

2I¢

Receive data register_3	RDR_3	8	H'FFE8D	SCI_3	8	2P¢
Smart card mode register_3	SCMR_3	8	H'FFE8E	SCI_3	8	2P¢
Serial control register_4	SMR_4	8	H'FFE90	SCI_4	8	2Рф
Bit rate register_4	BRR_4	8	H'FFE91	SCI_4	8	2P¢
Serial control register_4	SCR_4	8	H'FFE92	SCI_4	8	2Ρφ
Transmit data register_4	TDR_4	8	H'FFE93	SCI_4	8	2Рф
Serial status register_4	SSR_4	8	H'FFE94	SCI_4	8	2Ρφ
Receive data register_4	RDR_4	8	H'FFE95	SCI_4	8	2Ρφ
Smart card mode register_4	SCMR_4	8	H'FFE96	SCI_4	8	2Ρφ
I ² C bus control register A_0	ICCRA_0	8	H'FFEB0	IIC2_0	8	2Рф
I ² C bus control register B_0	ICCRB_0	8	H'FFEB1	IIC2_0	8	2Рф
I ² C bus mode register_0	ICMR_0	8	H'FFEB2	IIC2_0	8	2Ρφ
I ² C bus interrupt enable register_0	ICIER_0	8	H'FFEB3	IIC2_0	8	2Рф
l ² C bus status register_0	ICSR_0	8	H'FFEB4	IIC2_0	8	2Ρφ
Slave address register_0	SAR_0	8	H'FFEB5	IIC2_0	8	2Ρφ
I ² C bus transmit data register_0	ICDRT_0	8	H'FFEB6	IIC2_0	8	2Ρφ
I ² C bus receive data register_0	ICDRR_0	8	H'FFEB7	IIC2_0	8	2P¢
I ² C bus control register A_1	ICCRA_1	8	H'FFEB8	IIC2_1	8	2P¢
I ² C bus control register B_1	ICCRB_1	8	H'FFEB9	IIC2_1	8	2P¢
I ² C bus mode register_1	ICMR_1	8	H'FFEBA	IIC2_1	8	2P¢
I ² C bus interrupt enable register_1	ICIER_1	8	H'FFEBB	IIC2_1	8	2P¢
I ² C bus status register_1	ICSR_1	8	H'FFEBC	IIC2_1	8	2P¢

TDR_3

SSR_3

8

8

H'FFE8B

H'FFE8C

SCI_3

SCI_3

8

8

2Ρφ

2Рф

Transmit data register_3

Serial status register_3



Rev. 2.00 Sep. 10, 2008 Page 996 of 1132

REJ09B0364-0200



Timer counter_2	TCNT_2	8	H'FFEC8	TMR_2	16	2P
Timer counter_3	TCNT_3	8	H'FFEC9	TMR_3	16	2P
Timer counter control register_2	TCCR_2	8	H'FFECA	TMR_2	16	2P
Timer counter control register_3	TCCR_3	8	H'FFECB	TMR_3	16	2P
Timer control register_4	TCR_4	8	H'FFEE0	TPU_4	16	2P
Timer mode register_4	TMDR_4	8	H'FFEE1	TPU_4	16	2P
Timer I/O control register_4	TIOR_4	8	H'FFEE2	TPU_4	16	2P
Timer interrupt enable register_4	TIER_4	8	H'FFEE4	TPU_4	16	2P
Timer status register_4	TSR_4	8	H'FFEE5	TPU_4	16	2P
Timer counter_4	TCNT_4	16	H'FFEE6	TPU_4	16	2P
Timer general register A_4	TGRA_4	16	H'FFEE8	TPU_4	16	2P
Timer general register B_4	TGRB_4	16	H'FFEEA	TPU_4	16	2P
Timer control register_5	TCR_5	8	H'FFEF0	TPU_5	16	2P
Timer mode register_5	TMDR_5	8	H'FFEF1	TPU_5	16	2P
Timer I/O control register_5	TIOR_5	8	H'FFEF2	TPU_5	16	2P
Timer interrupt enable register_5	TIER_5	8	H'FFEF4	TPU_5	16	2P
Timer status register_5	TSR_5	8	H'FFEF5	TPU_5	16	2P

TCNT_5

TGRA_5

TGRB_5

TCORA_2

TCORA_3

TCORB_2

TCORB_3

8

8

8

8

H'FFEC4

H'FFEC5

H'FFEC6

H'FFEC7

TMR_2

TMR_3

TMR_2

TMR_3

Time constant register A_2

Time constant register A_3

Time constant register B_2

Time constant register B_3

Timer counter_5

Timer general register A_5

Timer general register B_5



H'FFEF6

H'FFEF8

H'FFEFA

TPU_5

TPU_5

TPU_5

Rev. 2.00 Sep. 10, 2008 Page

16

16

16

2P

2P

2P

REJ09

16

16

16

2P

2P

2P

2P

16

16

16

16







IRQ status register	ISR	16	H'FFF36	INTC	16	2I¢/
Port 1 register	PORT1	8	H'FFF40	I/O port	8	2Рф
Port 2 register	PORT2	8	H'FFF41	I/O port	8	2Рф
Port 3 register	PORT3	8	H'FFF42	I/O port	8	2Рф
Port 5 register	PORT5	8	H'FFF44	I/O port	8	2Рф
Port 6 register	PORT6	8	H'FFF45	I/O port	8	2P\$/
Port A register	PORTA	8	H'FFF49	I/O port	8	2P\$/
Port B register	PORTB	8	H'FFF4A	I/O port	8	2Рф
Port D register	PORTD	8	H'FFF4C	I/O port	8	2P\$/
Port E register	PORTE	8	H'FFF4D	I/O port	8	2P\$/
Port F register	PORTF	8	H'FFF4E	I/O port	8	2Рф
Port 1 data register	P1DR	8	H'FFF50	I/O port	8	2Рф
Port 2 data register	P2DR	8	H'FFF51	I/O port	8	2Рф
Port 3 data register	P3DR	8	H'FFF52	I/O port	8	2Ρφ
Port 6 data register	P6DR	8	H'FFF55	I/O port	8	2Ρφ

PADR

PBDR

PDDR

PEDR

PFDR

SMR_2

8

8

8

8

8

8

RENESAS

H'FFF59

H'FFF5A

H'FFF5C

H'FFF5D

H'FFF5E

H'FFF60

I/O port

I/O port

I/O port

I/O port

I/O port

SCI_2

8

8

8

8

8

8

2Ρφ 2Ρφ

2Ρφ

2Pφ

2Ρφ

2Ρφ

INTCR

IER

CPUPCR

8

8

16

H'FFF32

H'FFF33

H'FFF34

INTC

INTC

INTC

Interrupt control register

IRQ enable register

Port A data register

Port B data register

Port D data register

Port E data register

Port F data register

REJ09B0364-0200

Serial mode register_2

Rev. 2.00 Sep. 10, 2008 Page 998 of 1132

CPU priority control register

2Ιφ/3

2I\p\3

2I\p/3

16

16

16

PPG output mode register	PMR	8	H'FFF77	PPG_0	8	2P
Next data enable register H	NDERH	8	H'FFF78	PPG_0	8	2P
Next data enable register L	NDERL	8	H'FFF79	PPG_0	8	2P
Output data register H	PODRH	8	H'FFF7A	PPG_0	8	2P
Output data register L	PODRL	8	H'FFF7B	PPG_0	8	2P
Next data register H*1	NDRH	8	H'FFF7C	PPG_0	8	2P
Next data register L*1	NDRL	8	H'FFF7D	PPG_0	8	2P
Next data register H*1	NDRH	8	H'FFF7E	PPG_0	8	2P
Next data register L*1	NDRL	8	H'FFF7F	PPG_0	8	2P
Serial mode register_0	SMR_0	8	H'FFF80	SCI_0	8	2P
Bit rate register_0	BRR_0	8	H'FFF81	SCI_0	8	2P
Serial control register_0	SCR_0	8	H'FFF82	SCI_0	8	2P
Transmit data register_0	TDR_0	8	H'FFF83	SCI_0	8	2P
Serial status register_0	SSR_0	8	H'FFF84	SCI_0	8	2P
Receive data register_0	RDR_0	8	H'FFF85	SCI_0	8	2P
Smart card mode register_0	SCMR_0	8	H'FFF86	SCI_0	8	2P
Serial mode register_1	SMR_1	8	H'FFF88	SCI_1	8	2P
Bit rate register_1	BRR_1	8	H'FFF89	SCI_1	8	2P
Serial control register_1	SCR_1	8	H'FFF8A	SCI_1	8	2P
Transmit data register_1	TDR_1	8	H'FFF8B	SCI_1	8	2P
Serial status register_1	SSR_1	8	H'FFF8C	SCI_1	8	2P

DADR1

DACR01

PCR

8

8

8

D/A data register 1

D/A control register 01

PPG output control register



RENESAS

H'FFF69

H'FFF6A

H'FFF76

D/A

D/A

PPG_0

Rev. 2.00 Sep. 10, 2008 Page

REJ09

8

8

8

2P

2P

2P

A/D data register G_0	ADDRG_0	16	H'FFF9C	A/D_0	16	2Рф
A/D data register H_0	ADDRH_0	16	H'FFF9E	A/D_0	16	2Рф
A/D control/status register_0	ADCSR_0	8	H'FFFA0	A/D_0	16	2Pф/
A/D control register_0	ADCR_0	8	H'FFFA1	A/D_0	16	2Рф
Timer control/status register	TCSR	8	H'FFFA4	WDT	16	2Рф
Timer counter	TCNT	8	H'FFFA5	WDT	16	2P¢/
Reset control/status register	RSTCSR	8	H'FFFA7	WDT	16	2Pф
Timer control register_0	TCR_0	8	H'FFFB0	TMR_0	16	2Рф
Timer control register_1	TCR_1	8	H'FFFB1	TMR_1	16	2Рф
Timer control/status register_0	TCSR_0	8	H'FFFB2	TMR_0	16	2Pф
Timer control/status register_1	TCSR_1	8	H'FFFB3	TMR_1	16	2Pф
Time constant register A_0	TCORA_0	8	H'FFFB4	TMR_0	16	2Рф
Time constant register A_1	TCORA_1	8	H'FFFB5	TMR_1	16	2Pф
Time constant register B_0	TCORB_0	8	H'FFFB6	TMR_0	16	2Pф
Time constant register B_1	TCORB_1	8	H'FFFB7	TMR_1	16	2Рф
Timer counter_0	TCNT_0	8	H'FFFB8	TMR_0	16	2Рф
Timer counter_1	TCNT_1	8	H'FFFB9	TMR_1	16	2Pф
Timer counter control register_0	TCCR_0	8	H'FFFBA	TMR_0	16	2Ρφ
Timer counter control register_1	TCCR_1	8	H'FFFBB	TMR_1	16	2Pф
Timer start register	TSTR	8	H'FFFBC	TPU	16	2Рф
Timer synchronous register	TSYR	8	H'FFFBD	TPU	16	2Рф
Timer control register_0	TCR_0	8	H'FFFC0	TPU_0	16	2Ρφ
Timer mode register_0	TMDR 0	8	H'FFFC1	TPU 0	16	2Ρφ

ADDRF_0

16


RENESAS

H'FFF9A

A/D_0

16

2Ρφ



REJ09B0364-0200

A/D data register F_0

Timer interrupt enable register_1	TIER_1	8	H'FFFD4	TPU_1	16	2P
Timer status register_1	TSR_1	8	H'FFFD5	TPU_1	16	2P
Timer counter_1	TCNT_1	16	H'FFFD6	TPU_1	16	2P
Timer general register A_1	TGRA_1	16	H'FFFD8	TPU_1	16	2P
Timer general register B_1	TGRB_1	16	H'FFFDA	TPU_1	16	2P
Timer control register_2	TCR_2	8	H'FFFE0	TPU_2	16	2P
Timer mode register_2	TMDR_2	8	H'FFFE1	TPU_2	16	2P
Timer I/O control register_2	TIOR_2	8	H'FFFE2	TPU_2	16	2P
Timer interrupt enable register_2	TIER_2	8	H'FFFE4	TPU_2	16	2P
Timer status register_2	TSR_2	8	H'FFFE5	TPU_2	16	2P
Timer counter_2	TCNT_2	16	H'FFFE6	TPU_2	16	2P
Timer general register A_2	TGRA_2	16	H'FFFE8	TPU_2	16	2P
Timer general register B_2	TGRB_2	16	H'FFFEA	TPU_2	16	2P
Timer control register_3	TCR_3	8	H'FFFF0	TPU_3	16	2P
Timer mode register_3	TMDR_3	8	H'FFFF1	TPU_3	16	2P
Timer I/O control register H_3	TIORH_3	8	H'FFFF2	TPU_3	16	2P
Timer I/O control register L_3	TIORL_3	8	H'FFFF3	TPU_3	16	2P
Timer interrupt enable register_3	TIER_3	8	H'FFFF4	TPU_3	16	2P

TSR_3

TGRC_0

TGRD_0

TCR_1

TMDR_1

TIOR_1

16

16

8

8

8

Timer general register C_0

Timer general register D_0

Timer I/O control register_1

Timer control register_1

Timer mode register_1

Timer status register_3



8

H'FFFF5

TPU_0

TPU_0

TPU_1

TPU_1

TPU_1

TPU_3

Rev. 2.00 Sep. 10, 2008 Page

16

2P

REJ09

H'FFFCC

H'FFFCE

H'FFFD0

H'FFFD1

H'FFFD2

2P

2P

2P

2P

2P

16

16

16

16

16

INDAH addresses for pulse output groups 2 and 3 are highly and highly fire respectively. Similarly, when the same output trigger is specified for pulse outp 0 and 1 by the PCR setting, the NDRL address is H'FFF7D. When different ou triggers are specified, the NDRL addresses for pulse output groups 0 and 1 ar H'FFF7F and H'FFF7D, respectively.

setting, the NDRH address is H'FF63C. When different output triggers are spe NDRH addresses for pulse output groups 6 and 7 are H'FF63E and H'FF63C. respectively. When the same output trigger is specified for pulse output groups 4 and 5 by t setting, the NDRL address is H'FF63D. When different output triggers are specified

When the same output trigger is specified for pulse output groups 6 and 7 by t

NDRL addresses for pulse output groups 4 and 5 are H'FF63F and H'FF63D, respectively.

2. Supported only by the H8SX/1638L Group.

Rev. 2.00 Sep. 10, 2008 Page 1002 of 1132

TCORA_5	_							
TCORB_4								
TCORB_5								
TCNT_4								
TCNT_5								
TCCR_4	_		_	_	TMRIS		ICKS1	ICKS0
TCCR_5					TMRIS		ICKS1	ICKS0
CRCCR	DORCLR	_				LMS	G1	G0
CRCDIR								
CRCDOR								
TCR_6	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCR_7	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCSR_6	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0
TCSR_7	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0
TCORA_6								
TCORA_7								
TCORB_6								
TCORB_7								
TCNT_6								
TCNT_7								
TCCR_6					TMRIS		ICKS1	ICKS0
TCCR_7	_				TMRIS		ICKS1	ICKS0
				25.		Rev. 2.00	Sep. 10, 2	008 Page

TCORA_4



REJ09

ADDRE_1								
ADDRF_1								
ADDRG_1								
ADDRH_1								
ADCSR_1	ADF	ADIE	ADST	EXCKS	CH3	CH2	CH1	CH0
ADCR_1	TRGS1	TRGS0	SCANE	SCANS	CKS1	CKS0	ADSTCLR	EXTRGS
SMR_5*1	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0
	(GM)	(BLK)	(PE)	(O/\overline{E})	(BCP1)	(BCP0)		
BRR_5								
SCR_5*1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR_5								
SSR_5*1	TDRE	RDRF	ORER	FER	PER	TEND	MPB	MPBT
				(ERS)				
RDR_5								
SCMR_5	=	_	_	_	SDIR	SINV	_	SMIF
SEMR_5	_	_	_	ABCS	ACS3	ACS2	ACS1	ACS0
IrCR	IrE	IrCKS2	IrCKS1	IrCKS0	IrTxINV	IrRxINV	_	_
SMR_6*1	C/Ā	CHR	PE	O/Ē	STOP	MP	CKS1	CKS0
	(GM)	(BLK)	(PE)	(O/E)	(BCP1)	(BCP0)		
BRR_6								

Rev. 2.00 Sep. 10, 2008 Page 1004 of 1132 REJ09B0364-0200

RENESAS

PODRH_1	POD31	POD30	POD29	POD28	POD27	POD26	POD25	POD24
PODRL_1	POD23	POD22	POD21	POD20	POD19	POD18	POD17	POD16
NDRH_1*2	NDR31	NDR30	NDR29	NDR28	NDR27	NDR26	NDR25	NDR24
NDRL_1*2	NDR23	NDR22	NDR21	NDR20	NDR19	NDR18	NDR17	NDR16
NDRH_1*2	_	_	_	_	NDR27	NDR26	NDR25	NDR24
NDRL_1*2	_	_	_	_	NDR19	NDR18	NDR17	NDR16
BARAH	BARA31	BARA30	BARA29	BARA28	BARA27	BARA26	BARA25	BARA24
	BARA23	BARA22	BARA21	BARA20	BARA19	BARA18	BARA17	BARA16
BARAL	BARA15	BARA14	BARA13	BARA12	BARA11	BARA10	BARA9	BARA8
	BARA7	BARA6	BARA5	BARA4	BARA3	BARA2	BARA1	BARA0
BAMRAH	BAMRA31	BAMRA30	BAMRA29	BAMRA28	BAMRA27	BAMRA26	BAMRA25	BAMRA2
	BAMRA23	BAMRA22	BAMRA21	BAMRA20	BAMRA19	BAMRA18	BAMRA17	BAMRA1
BAMRAL	BAMRA15	BAMRA14	BAMRA13	BAMRA12	BAMRA11	BAMRA10	BAMRA9	BAMRA8
	BAMRA7	BAMRA6	BAMRA5	BAMRA4	BAMRA3	BAMRA2	BAMRA1	BAMRA0
BARBH	BARB31	BARB30	BARB29	BARB28	BARB27	BARB26	BARB25	BARB24
	BARB23	BARB22	BARB21	BARB20	BARB19	BARB18	BARB17	BARB16
BARBL	BARB15	BARB14	BARB13	BARB12	BARB11	BARB10	BARB9	BARB8
	BARB7	BARB6	BARB5	BARB4	BARB3	BARB2	BARB1	BARB0
BAMRBH	BAMRB31	BAMRB30	BAMRB29	BAMRB28	BAMRB27	BAMRB26	BAMRB25	BAMRB2
	BAMRB23	BAMRB22	BAMRB21	BAMRB20	BAMRB19	BAMRB18	BAMRB17	BAMRB1
						Rev. 2.00 S	Sep. 10, 20	08 Page

addition addition accision arollion arollion addition

G0INV

NDER28

NDER20

G3NOV

NDER27

NDER19

G2NOV

NDER26

NDER18

G1NOV

NDER25

NDER17

GUCIVIOU

G0NOV

NDER24

NDER16

REJ09

1 011_1

PMR_1

NDERH_1

NDERL_1

G3INV

NDER31

NDER23

G2INV

NDER30

NDER22

G1INV

NDER29

NDER21



BARDL	BARD15	BARD14	BARD13	BARD12	BARD11	BARD10	BARD9
	BARD7	BARD6	BARD5	BARD4	BARD3	BARD2	BARD1
BAMRDH	BAMRD31	BAMRD30	BAMRD29	BAMRD28	BAMRD27	BAMRD26	BAMRD25
	BAMRD23	BAMRD22	BAMRD21	BAMRD20	BAMRD19	BAMRD18	BAMRD17
BAMRDL	BAMRD15	BAMRD14	BAMRD13	BAMRD12	BAMRD11	BAMRD10	BAMRD9
	BAMRD7	BAMRD6	BAMRD5	BAMRD4	BAMRD3	BAMRD2	BAMRD1
BRCRA	_	_	CMFCPA	_	CPA2	CPA1	CPA0
	_	_	IDA1	IDA0	RWA1	RWA0	_
BRCRB	=	_	CMFCPB	=	CPB2	CPB1	CPB0
	_	_	IDB1	IDB0	RWB1	RWB0	_
BRCRC	_	_	CMFCPC	_	CPC2	CPC1	CPC0
	_	_	IDC1	IDC0	RWC1	RWC0	_
BRCRD	_	_	DMFCPD	_	CPD2	CPD1	CPD0
	_	_	IDD1	IDD0	RWD1	RWD0	_
TSTRB	_	_	CST5	CST4	CST3	CST2	CST1
TSYRB	_	_	SYNC5	SYNC4	SYNC3	SYNC2	SYNC1
TCR_6	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1
TMDR_6	_	_	BFB	BFA	MD3	MD2	MD1
TIORH_6	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1
TIORL_6	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1
Rev. 2.00 S	ep. 10, 200	08 Page 10		_			
REJ09B036	4-0200			RENE	-5/2		

BAMRCL

BARDH

BAMRC7

BARD31

BARD23

BAMRC6

BARD30

BARD22

BAMRC5

BARD29

BARD21

DAMINOZO DAMINOZE DAMINOZI DAMINOZO DAMINOTO DAMINOTO

BAMRC15 BAMRC14 BAMRC13 BAMRC12 BAMRC11 BAMRC10 BAMRC9

BAMRC4

BARD28

BARD20

BAMRC3

BARD27

BARD19

BAMRC2

BARD26

BARD18

BAMRC1

BARD25

BARD17

DAIVII IO IO

BAMRC8

BAMRC0

BARD24

BARD16

BARD8

BARD0

BAMRD24

BAMRD16

BAMRD8

BAMRD0

CST0

SYNC0

TPSC0

MD0

IOA0

IOC0

TCR_7	—	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_7					MD3	MD2	MD1	MD0
TIOR_7	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_7	_	_	TCIEU	TCIEV	_	=	TGIEB	TGIEA
TSR_7	TCFD	_	TCFU	TCFV	_	=	TGFB	TGFA
TCNT_7								
TGRA_7								
TGRB_7								
TCR_8	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_8	_	_	_	_	MD3	MD2	MD1	MD0
TIOR_8	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_8	_	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
TSR_8	TCFD		TCFU	TCFV			TGFB	TGFA
TCNT_8								
TGRA_8								

TGRC_6

TGRD_6

REJ09

Rev. 2.00 Sep. 10, 2008 Page

TGRA_9								
TGRB_9								
TGRC_9								
TGRD_9								
TCR_10	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_10	_	_	_	_	MD3	MD2	MD1	MD0
TIOR_10	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_10	_	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
TSR_10	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
TCNT_10								
TGRA_10								
TGRB_10								
TCR_11	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_11	_		_		MD3	MD2	MD1	MD0

IOB2

MD3 IOB0 IOA3

IOA2

IOB3

RENESAS

MD1 IOA1

IOA0

REJ09B0364-0200

TIOR_11

1011_3 TCNT_9

Rev. 2.00 Sep. 10, 2008 Page 1008 of 1132

IOB1

P6DDR	_	_	P65DDR	P64DDR	P63DDR	P62DDR	P61DDR	P60DDR
PADDR	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDR
PBDDR	_	_	_	_	PB3DDR	PB2DDR	PB1DDR	PB0DDR
PDDDR	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR
PEDDR	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR
PFDDR	PF7DDR	PF6DDR	PF5DDR	PF4DDR	PF3DDR	PF2DDR	PF1DDR	PF0DDR
P1ICR	P17ICR	P16ICR	P15ICR	P14ICR	P13ICR	P12ICR	P11ICR	P10ICR
P2ICR	P27ICR	P26ICR	P25ICR	P24ICR	P23ICR	P22ICR	P21ICR	P20ICR
P3ICR	P37ICR	P36ICR	P35ICR	P34ICR	P33ICR	P32ICR	P31ICR	P30ICR
P5ICR	P57ICR	P56ICR	P55ICR	P54ICR	P53ICR	P52ICR	P51ICR	P50ICR
P6ICR	_	_	P65ICR	P64ICR	P63ICR	P62ICR	P61ICR	P60ICR
PAICR	PA7ICR	PA6ICR	PA5ICR	PA4ICR	PA3ICR	PA2ICR	PA1ICR	PA0ICR
PBICR	_	_	_	_	PB3ICR	PB2ICR	PB1ICR	PB0ICR
PDICR	PD7ICR	PD6ICR	PD5ICR	PD4ICR	PD3ICR	PD2ICR	PD1ICR	PD0ICR
PEICR	PE7ICR	PE6ICR	PE5ICR	PE4ICR	PE3ICR	PE2ICR	PE1ICR	PE0ICR
PFICR	PF7ICR	PF6ICR	PF5ICR	PF4ICR	PF3ICR	PF2ICR	PF1ICR	PF0ICR
PORTH	PH7	PH6	PH5	PH4	PH3	PH2	PH1	PH0
PORTI	PI7	PI6	PI5	PI4	PI3	PI2	PI1	PI0
PORTJ	PJ7	PJ6	PJ5	PJ4	PJ3	PJ2	PJ1	PJ0
PORTK	PK7	PK6	PK5	PK4	PK3	PK2	PK1	PK0
PHDR	PH7DR	PH6DR	PH5DR	PH4DR	PH3DR	PH2DR	PH1DR	PH0DR
	•							

P1DDR

P2DDR

P3DDR

P17DDR

P27DDR

P37DDR

P16DDR

P26DDR

P36DDR

P15DDR

P25DDR

P35DDR

P14DDR

P24DDR

P34DDR

P13DDR

P23DDR

P33DDR

P12DDR

P22DDR

P32DDR

P11DDR

P21DDR

P31DDR

Rev. 2.00 Sep. 10, 2008 Page

REJ09

P10DDR

P20DDR

P30DDR



PKICR	PK7ICR	PK6ICR	PK5ICR	PK4ICR	PK3ICR	PK2ICR	PK1ICR	PK0ICR
PDPCR	PD7PCR	PD6PCR	PD5PCR	PD4PCR	PD3PCR	PD2PCR	PD1PCR	PD0PCR
PEPCR	PE7PCR	PE6PCR	PE5PCR	PE4PCR	PE3PCR	PE2PCR	PE1PCR	PE0PCR
PFPCR	PF7PCR	PF6PCR	PF5PCR	PF4PCR	PF3PCR	PF2PCR	PF1PCR	PF0PCR
PHPCR	PH7PCR	PH6PCR	PH5PCR	PH4PCR	PH3PCR	PH2PCR	PH1PCR	PH0PCR
PIPCR	PI7PCR	PI6PCR	PI5PCR	PI4PCR	PI3PCR	PI2PCR	PI1PCR	PI0PCR
PJPCR	PJ7PCR	PJ6PCR	PJ5PCR	PJ4PCR	PJ3PCR	PJ2PCR	PJ1PCR	PJ0PCR
PKPCR	PK7PCR	PK6PCR	PK5PCR	PK4PCR	PK3PCR	PK2PCR	PK1PCR	PK0PCR
P2ODR	P27ODR	P26ODR	P25ODR	P24ODR	P23ODR	P22ODR	P21ODR	P20ODR
PFODR	PF70DR	PF6ODR	PF5ODR	PF4ODR	PF3ODR	PF2ODR	PF10DR	PF0ODR
PFCR0	CS7E	CS6E	CS5E	CS4E	CS3E	CS2E	CS1E	CS0E
PFCR1	CS7SA	CS7SB	CS6SA	CS6SB	CS5SA	CS5SB	CS4SA	CS4SB
PFCR2	=	CS2S	BSS	BSE	_	RDWRE	ASOE	_
PFCR4	A23E	A22E	A21E	A20E	A19E	A18E	A17E	A16E
PFCR6	_	LHWROE	_	_	TCLKS	_	_	_
PFCR7	DMAS3A	DMAS3B	DMAS2A	DMAS2B	DMAS1A	DMAS1B	DMAS0A	DMAS0B
PFCR9	TPUMS5	TPUMS4	TPUMS3A	TPUMS3B	TPUMS2	TPUMS1	TPUMS0A	TPUMS0B
PFCRA	TPUMS11	TPUMS10	TPUMS9A	TPUMS9B	TPUMS8	TPUMS7	TPUMS6A	TPUMS6B
PFCRB	_	ITS14*3	ITS13	ITS12	ITS11	ITS10	ITS9	ITS8
PFCRC	ITS7	ITS6	ITS5	ITS4	ITS3	ITS2	ITS1	ITS0
PFCRD	PCJKE		_	_				

RENESAS



REJ09B0364-0200

1 111011

PIICR

PJICR

111/1011

PI7ICR

PJ7ICR

1 1101011

PI6ICR

PJ6ICR

1 1131011

PI5ICR

PJ5ICR

11141011

PI4ICR

PJ4ICR

1 1101011

PI3ICR

PJ3ICR

11121011

PI2ICR

PJ2ICR

11111011

PI1ICR

PJ1ICR

1 1101011

PIOICR

PJ0ICR

DPSBKR11	BKUP117	BKUP116	BKUP115	BKUP114	BKUP113	BKUP112	BKUP111	BKUP110
DPSBKR12	BKUP127	BKUP126	BKUP125	BKUP124	BKUP123	BKUP122	BKUP121	BKUP120
DPSBKR13	BKUP137	BKUP136	BKUP135	BKUP134	BKUP133	BKUP132	BKUP131	BKUP130
DPSBKR14	BKUP147	BKUP146	BKUP145	BKUP144	BKUP143	BKUP142	BKUP141	BKUP140
DPSBKR15	BKUP157	BKUP156	BKUP155	BKUP154	BKUP153	BKUP152	BKUP151	BKUP150
DSAR_0								
DDAR_0								
DOFR_0								

טו טטולוט

DPSBKR6

DPSBKR7

DPSBKR8

DPSBKR9

DPSBKR10

DIVOI 37

BKUP67

BKUP77

BKUP87

BKUP97

BKUP107

DIVOI 30

BKUP66

BKUP76

BKUP86

BKUP96

DIVOI 33

BKUP65

BKUP75

BKUP85

BKUP95

BKUP106 BKUP105

DIVOI 34

BKUP64

BKUP74

BKUP84

BKUP94

DIVOI 33

BKUP63

BKUP73

BKUP83

BKUP93

BKUP104 BKUP103

DI(01 32

BKUP62

BKUP72

BKUP82

BKUP92

ול וטאם

BKUP61

BKUP71

BKUP81

BKUP91

Rev. 2.00 Sep. 10, 2008 Page

REJ09

BKUP102 BKUP101

DIVOI 30

BKUP60

BKUP70

BKUP80

BKUP90

BKUP100



			0/111	0,110	
	SARIE	_	_	SARA4	SARA3
	DARIE	_	_	DARA4	DARA3
DSAR_1					
DDAR_1					
DOFR_1					
DTCR_1					
					·

DIVOZI

DTE

ACT

DTSZ1

DTF1

AMS

DMDR_0

DACR_0

REJ09B0364-0200

DINOZU

DACKE

DTSZ0

DTF0

DIRS

DINOZO

TENDE

MDS1

DTA

SAT1

DIVOZT

MDS0

SAT0

DINOZO

DREQS

ERRF

TSEIE

DINOZZ

DMAP2

RPTIE

SARA2

DARA2

NRD

DINOLI

ESIF

ESIE

DMAP1

ARS1

DAT1

SARA1

DARA1

DINOZU

DTIF

DTIE

DMAP0

ARS0

DAT0

SARA0

DARA0

Rev. 2.00 Sep. 10, 2008 Page 1012 of 1132

RENESAS

DARIE	_	_	DARA4	DARA3	DARA2	DARA1	DARA0
BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH24
BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH16
BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	BKSZ8
BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	BKSZ0
			Och:		Rev. 2.00	Sep. 10, 20	08 Page
			• (ENE	=>/\>			REJ09
	BKSZH23 BKSZ15	BKSZH23 BKSZH22 BKSZ15 BKSZ14	BKSZH23 BKSZH22 BKSZH21 BKSZ15 BKSZ14 BKSZ13	BKSZH23 BKSZH22 BKSZH21 BKSZH20 BKSZ15 BKSZ14 BKSZ13 BKSZ12 BKSZ7 BKSZ6 BKSZ5 BKSZ4	BKSZH23 BKSZH22 BKSZH21 BKSZH20 BKSZH19 BKSZ15 BKSZ14 BKSZ13 BKSZ12 BKSZ11 BKSZ7 BKSZ6 BKSZ5 BKSZ4 BKSZ3	BKSZH23 BKSZH22 BKSZH21 BKSZH20 BKSZH19 BKSZH18 BKSZ15 BKSZ14 BKSZ13 BKSZ12 BKSZ11 BKSZ10 BKSZ7 BKSZ6 BKSZ5 BKSZ4 BKSZ3 BKSZ2 Rev. 2.00 S	BKSZH23 BKSZH22 BKSZH21 BKSZH20 BKSZH19 BKSZH18 BKSZH17 BKSZ15 BKSZ14 BKSZ13 BKSZ12 BKSZ11 BKSZ10 BKSZ9 BKSZ7 BKSZ6 BKSZ5 BKSZ4 BKSZ3 BKSZ2 BKSZ1 Rev. 2.00 Sep. 10, 20

וווט

AMS

SARIE

DACR_1

טווט

DIRS

חום

SAT1

SAT0

SARA4

SARA3

DIVIALE

RPTIE

SARA2

DIVIALI

ARS1

DAT1

SARA1

DIVIAL

ARS0

DAT0

SARA0

TCR_3								
DBSR_3	BKSZH31	BKSZH30	BKSZH29	BKSZH28	BKSZH27	BKSZH26	BKSZH25	BKSZH24
	BKSZH23	BKSZH22	BKSZH21	BKSZH20	BKSZH19	BKSZH18	BKSZH17	BKSZH16
	BKSZ15	BKSZ14	BKSZ13	BKSZ12	BKSZ11	BKSZ10	BKSZ9	BKSZ8
	BKSZ7	BKSZ6	BKSZ5	BKSZ4	BKSZ3	BKSZ2	BKSZ1	BKSZ0
DMDR_3	DTE	DACKE	TENDE	_	DREQS	NRD	_	_
	ACT	_	_	_	_	_	ESIF	DTIF
	DTSZ1	DTSZ0	MDS1	MDS0	TSEIE	_	ESIE	DTIE
	DTF1	DTF0	DTA	_	_	DMAP2	DMAP1	DMAP0

DSAR_3

DDAR_3

DOFR_3

Rev. 2.00 Sep. 10, 2008 Page 1014 of 1132 RENESAS REJ09B0364-0200

IPRD	_	IPRD14	IPRD13	IPRD12		IPRD10	IPRD9	IPRD8
	_	IPRD6	IPRD5	IPRD4	_	IPRD2	IPRD1	IPRD0
IPRE		_	_	=	_	IPRE10	IPRE9	IPRE8
	_	_	_	_	_	_	_	_
IPRF	_	_	_	=	_	IPRF10	IPRF9	IPRF8
	_	IPRF6	IPRF5	IPRF4	_	IPRF2	IPRF1	IPRF0
IPRG	_	IPRG14	IPRG13	IPRG12	_	IPRG10	IPRG9	IPRG8
	_	IPRG6	IPRG5	IPRG4	_	IPRG2	IPRG1	IPRG0
IPRH		IPRH14	IPRH13	IPRH12	_	IPRH10	IPRH9	IPRH8
	_	IPRH6	IPRH5	IPRH4	_	IPRH2	IPRH1	IPRH0
IPRI		IPRI14	IPRI13	IPRI12	_	IPRI10	IPRI9	IPRI8
	_	IPRI6	IPRI5	IPRI4	_	IPRI2	IPRI1	IPRI0
IPRK		IPRK14	IPRK13	IPRK12				_
	=	IPRK6	IPRK5	IPRK4	=	IPRK2	IPRK1	IPRK0
IPRL	_	IPRL14	IPRL13	IPRL12	_	IPRL10	IPRL9	IPRL8

IPRA

IPRB

IPRC

IPRA14

IPRA6

IPRB14

IPRB6

IPRC14

IPRC6

IPRL6

IPRL5

IPRA13

IPRA5

IPRB13

IPRB5

IPRC13

IPRC5

IPRA12

IPRA4

IPRB12

IPRB4

IPRC12

IPRC4

_



IPRL4

IPRL1

Rev. 2.00 Sep. 10, 2008 Page

IPRL0

REJ09

IPRL2

IPRA10

IPRA2

IPRB10

IPRB2

IPRC10

IPRC2

IPRA9

IPRA1

IPRB9

IPRB1

IPRC9

IPRC1

IPRA8

IPRA0

IPRB8

IPRB0

IPRC8

IPRC0

DIOVEIL					
ABWCR	ABWH7	ABWH6	ABWH5	ABWH4	ABWH3
	ABWL7	ABWL6	ABWL5	ABWL4	ABWL3
ASTCR	AST7	AST6	AST5	AST4	AST3
	_	_	_	_	_
WTCRA	_	W72	W71	W70	_
	_	W52	W51	W50	_
WTCRB	_	W32	W31	W30	_
	_	W12	W11	W10	_
RDNCR	RDN7	RDN6	RDN5	RDN4	RDN3
	_	_	_	_	_
CSACR	CSXH7	CSXH6	CSXH5	CSXH4	CSXH3

11 1100

IPRR14

IRQ15SF

IRQ11SF

IRQ7SF

IRQ3SF

IRQ15SR

IRQ11SR

IRQ7SR

IRQ3SR

CSXT7

REJ09B0364-0200

CSXT6

Rev. 2.00 Sep. 10, 2008 Page 1016 of 1132

CSXT5

IPRR

ISCRH

ISCRL

DTCVBR

11 11000

IPRR13

IRQ14SR

IRQ10SR

IRQ6SR

IRQ2SR

11 11004

IPRR12

IRQ14SF

IRQ10SF

IRQ6SF

IRQ2SF

RENESAS

CSXT4

CSXH3 CSXT3

W62 W42 W22

W02

RDN2

CSXH2

CSXT2

ABWH2 ABWL2 AST2

11 1102

IPRR10

IPRR2

IRQ13SF

IRQ9SF

IRQ5SF

IRQ1SF

IRQ13SR

IRQ9SR

IRQ5SR

IRQ1SR

11 11001

IPRR9

IPRR1

IRQ12SR

IRQ8SR

IRQ4SR

IRQ0SR

ABWL1

AST1

W61

W41

W21

W01

RDN1

CSXH1

CSXT1

11 1100

IPRR8

IPRR0

IRQ12SF

IRQ8SF

IRQ4SF

IRQ0SF

ABWH1

W00 RDN0

CSXH0

CSXT0

W60 W40

W20







MDCR	_	_	_	_	MDS3	MDS2	MDS1	MDS0
		_	_	_	_	_	_	
SYSCR	_	_	MACS	_	FETCHMD	_	EXPE	RAME
	_	_	_	_	_	_	DTCMD	_
SCKCR	PSTOP1	_	_	_	_	ICK2	ICK1	ICK0
	_	PCK2	PCK1	PCK0	_	BCK2	BCK1	BCK0
SBYCR	SSBY	OPE	_	STS4	STS3	STS2	STS1	STS0
	SLPIE	_	_	_	_	_	_	_
MSTPCRA	ACSE	MSTPA14	MSTPA13	MSTPA12	MSTPA11	MSTPA10	MSTPA9	MSTPA8
	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0
MSTPCRB	MSTPB15	MSTPB14	MSTPB13	MSTPB12	MSTPB11	MSTPB10	MSTPB9	MSTPB8
	MSTPB7	MSTPB6	MSTPB5	MSTPB4	MSTPB3	MSTPB2	MSTPB1	MSTPB0
MSTPCRC	MSTPC15	MSTPC14	MSTPC13	MSTPC12	_	MSTPC10	MSTPC9	MSTPC8
	MSTPC7	MSTPC6	MSTPC5	MSTPC4	MSTPC3	MSTPC2	MSTPC1	MSTPC0
FCCS	_	_	_	FLER	_	_	_	SCO
FPCS	_	_	_	_	_	_	_	PPVS
•		_	_	_	_	_	_	EPVB

BROMCR

MPXCR

RAMER

BSRM0

BSRM1

MPXE7

BSTS02

BSTS12

MPXE6

BSTS01

BSTS11

MPXE5

BSTS00

BSTS10

MPXE4

MPXE3

RAMS

RAM2

BSWD01

BSWD11

RAM1

Rev. 2.00 Sep. 10, 2008 Page

REJ09

BSWD00

BSWD10

ADDEX

RAM0



SMR_3*1	C/Ā (GM)	CHR (BLK)	PE (PE)	O/Ē (O/Ē)	STOP (BCP1)	MP (BCP0)	CKS1
BRR_3							
SCR_3*1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1
TDR_3							
SSR_3*1	TDRE	RDRF	ORER	FER (ERS)	PER	TEND	MPB
RDR_3							
SCMR_3	_	_	_	_	SDIR	SINV	_
SMR_4*1	C/Ā (GM)	CHR (BLK)	PE (PE)	O/Ē (O/Ē)	STOP (BCP1)	MP (BCP0)	CKS1
BRR_4							
SCR_4*1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1
TDR_4							

ORER

FER

(ERS)

LVDMON

Rev. 2.00 Sep. 10, 2008 Page 1018 of 1132

REJ09B0364-0200

TDRE

RDRF

DI SILGIT

RSTSR

LVDCR*3

SEMR_2

SSR_4*1

RDR_4 SCMR_4 DIVIVILA

LVDE

DPSRSTF —

LVDRI

RENESAS

PER

SDIR

TEND MPB

SINV

DITIQUEG DITIQUEG

ACS2

ABCS

CKE0

DITIQUEG DITIQUEG

ACS0

CKS0

CKE0

MPBT

ACS1

MPBT

SMIF

SMIF CKS0

_							_	
SAR_1	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	_
ICDRT_1								
ICDRR_1								
TCR_2	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCR_3	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
TCSR_2	CMFB	CMFA	OVF	ADTE	OS3	OS2	OS1	OS0
TCSR_3	CMFB	CMFA	OVF	_	OS3	OS2	OS1	OS0
TCORA_2								
TCORA_3								
TCORB_2								
TCORB_3								
TCNT_2								
TCNT_3								
TCCR_2	_	_	_	_	TMRIS	_	ICKS1	ICKS0

1001111_0 ICCRA_1

ICCRB_1

ICMR_1

ICIER_1

ICSR_1

TCCR_3

ICE

BBSY

TIE

TDRE

RCVD

SCP

WAIT

TEIE

TEND

MST

SDAO

RIE

RDRF

TRS

NAKIE

NACKF

CKS3

SCLO

BCWP

STIE

STOP

CKS2

BC2

ACKE

ΑL

CKS1

IICRST

ACKBR

BC1

AAS

CKS0

BC0 ACKBT

ADZ

TMRIS

ICKS1 ICKS0

Rev. 2.00 Sep. 10, 2008 Page

REJ09

TGRB_4								
TCR_5		CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_5			_		MD3	MD2	MD1	MD0
TIOR_5	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_5	TTGE	_	TCIEU	TCIEV	_		TGIEB	TGIEA
TSR_5	TCFD		TCFU	TCFV			TGFB	TGFA
TCNT_5								
TGRA_5								
TGRB_5								
DTCERA	DTCEA15	DTCEA14	DTCEA13	DTCEA12	DTCEA11	DTCEA10	DTCEA9	DTCEA8
	DTCEA7	DTCEA6	DTCEA5	DTCEA4	DTCEA3	DTCEA2	DTCEA1	DTCEA0
DTCERB	DTCEB15	_	DTCEB13	DTCEB12	DTCEB11	DTCEB10	DTCEB9	DTCEB8
	DTCEB7	DTCEB6	DTCEB5	DTCEB4	DTCEB3	DTCEB2	DTCEB1	DTCEB0
DTCERC	DTCEC15	DTCEC14	DTCEC13	DTCEC12	DTCEC11	DTCEC10	DTCEC9	DTCEC8
	DTCEC7	DTCEC6	DTCEC5	DTCEC4	DTCEC3	DTCEC2		
DTCERD	_	_	DTCED13	DTCED12	DTCED11	DTCED10	_	_
	_	_	DTCED5	DTCED4	DTCED3	DTCED2	DTCED1	DTCED0

Rev. 2.00 Sep. 10, 2008 Page 1020 of 1132 RENESAS

PORT1	P17	P16	P15	P14	P13	P12	P11	P10
PORT2	P27	P26	P25	P24	P23	P22	P21	P20
PORT3	P37	P36	P35	P34	P33	P32	P31	P30
PORT5	P57	P56	P55	P54	P53	P52	P51	P50
PORT6	_	_	P65	P64	P63	P62	P61	P60
PORTA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PORTB	_	_	_	_	PB3	PB2	PB1	PB0
PORTD	PD7	PD6	PD5	PD4	PD3	PD2	PD1	PD0
PORTE	PE7	PE6	PE5	PE4	PE3	PE2	PE1	PE0
PORTF	PF7	PF6	PF5	PF4	PF3	PF2	PF1	PF0
P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR
P2DR	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR
P3DR	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR
P6DR	_	_	P65DR	P64DR	P63DR	P62DR	P61DR	P60DR
PADR	PA7DR	PA6DR	PA5DR	PA4DR	PA3DR	PA2DR	PA1DR	PA0DR
PBDR	_	_	_	_	PB3DR	PB2DR	PB1DR	PB0DR
PDDR	PD7DR	PD6DR	PD5DR	PD4DR	PD3DR	PD2DR	PD1DR	PD0DR
PEDR	PE7DR	PE6DR	PE5DR	PE4DR	PE3DR	PE2DR	PE1DR	PE0DR
	PF7DR	PF6DR	PF5DR	PF4DR	PF3DR	PF2DR	PF1DR	PF0DR

IIIQIJL

IRQ7E

IRQ15F

IRQ7F

ISR

IIIQ I+L

IRQ6E

IRQ14F

IRQ6F

II IQ IOL

IRQ5E

IRQ13F

IRQ5F

II IQ IZL

IRQ4E

IRQ12F

IRQ4F

IIIQIIL

IRQ3E

IRQ11F

IRQ3F

IIIQIOL

IRQ2E

IRQ10F

IRQ2F

II IQJL

IRQ1E

IRQ9F

IRQ1F

Rev. 2.00 Sep. 10, 2008 Page

REJ09

HIGOL

IRQ0E

IRQ8F

IRQ0F



NDERH	NDER15	NDER14	NDER13	NDER12	NDER11	NDER10
NDERL	NDER7	NDER6	NDER5	NDER4	NDER3	NDER2
PODRH	POD15	POD14	POD13	POD12	POD11	POD10
PODRL	POD7	POD6	POD5	POD4	POD3	POD2
NDRH* ²	NDR15	NDR14	NDR13	NDR12	NDR11	NDR10
NDRL*2	NDR7	NDR6	NDR5	NDR4	NDR3	NDR2
NDRH*2	_	_	_	_	NDR11	NDR10
NDRL*2	_	_	_	_	NDR3	NDR2
SMR_0*1	C/A	CHR	PE	O/Ē	STOP	MP
	(GM)	(BLK)	(PE)	(O/\overline{E})	(BCP1)	(BCP0)
BRR_0						
SCR_0*1	TIE	RIE	TE	RE	MPIE	TEIE
TDR_0						
SSR_0*1	TDRE	RDRF	ORER	FER (ERS)	PER	TEND

SDIR

SINV

SDIR

G1CMS1

G3NOV

SINV

G1CMS0

G2NOV

G0CMS1

G1NOV

NDER9

NDER1

POD9

POD1

NDR9

NDR1

NDR9

NDR1

CKS1

CKE1

MPB

RENESAS

REJ09B0364-0200

SCMR_2

DADR0 DADR1 DACR01

PCR

PMR

RDR_0 SCMR_0 DAOE1

G3CMS1

G3INV

DAOE0

G3CMS0

G2INV

DAE

G2CMS1

G1INV

G2CMS0

G0INV

Rev. 2.00 Sep. 10, 2008 Page 1022 of 1132

NDR0 CKS0

CKE0

MPBT

SMIF

SMIF

G0CMS0

G0NOV

NDER8

NDER0

POD8

POD0

NDR8

NDR0

NDR8

				REN	ESAS	Rev. 2.00	Sep. 10, 2	2008
TCR_1	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CI
TCR_0	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CI
RSTCSR	WOVF	RSTE	_	_	_	_	_	_
TCNT								
TCSR	OVF	WT/IT	TME			CKS2	CKS1	CI
ADCR_0	TRGS1	TRGS0	SCANE	SCANS	CKS1	CKS0	_	E
ADCSR_0	ADF	ADIE	ADST	_	CH3	CH2	CH1	CI
ADDRH_0								
ADDRG_0								
ADDRF_0								
	-							
ADDRE_0								
ADDRD_0								
	-							
ADDRC_0								

SDIR

SINV

SMIF

SCMR_1

ADDRA_0

TIER_0	TTGE	_	_	TCIEV	TGIED	TGIEC
TSR_0	_	_	_	TCFV	TGFD	TGFC
TCNT_0						
TGRA_0						
TGRB_0						
TGRC_0						
TGRD_0						
					·	

CST5

SYNC5

CCLR0

BFB

IOB1

IOD1

CST4

SYNC4

CKEG1

BFA

IOB0

IOD0

Rev. 2.00 Sep. 10, 2008 Page 1024 of 1132 REJ09B0364-0200

I OIVI _ I TCCR_0

TCCR_1

TSTR

TSYR

TCR_0

TMDR_0

TIORH_0

TIORL_0

CCLR2

IOB3

IOD3

CCLR1

IOB2

IOD2

RENESAS

ICKS1

ICKS1

CST1

SYNC1

TPSC1

MD1

IOA1

IOC1

TGIEB

TGFB

ICKS0

ICKS0

CST0

SYNC0

TPSC0

MD0

IOA0

IOC0

TGIEA

TGFA

TMRIS

TMRIS

CST3

SYNC3

CKEG0

MD3

IOA3

IOC3

CST2

SYNC2

TPSC2

MD2

IOA2

IOC2

TIOR_2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIER_2	TTGE	_	TCIEU	TCIEV	_	_	TGIEB	TGIEA
TSR_2	TCFD	_	TCFU	TCFV	_	_	TGFB	TGFA
TCNT_2								
	•							
TGRA_2								
	•							
TGRB_2								
TCR_3	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0
TMDR_3	_	_	BFB	BFA	MD3	MD2	MD1	MD0
TIORH_3	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2	IOA1	IOA0
TIORL_3	IOD3	IOD2	IOD1	IOD0	IOC3	IOC2	IOC1	IOC0
TIORL_3 TIER_3	IOD3 TTGE	IOD2	IOD1	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
		IOD2 —	IOD1 —					
TIER_3		IOD2	IOD1	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TIER_3 TSR_3		IOD2 — —	IOD1 — —	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TIER_3 TSR_3		IOD2 — —	IOD1	TCIEV	TGIED	TGIEC	TGIEB	TGIEA
TIER_3 TSR_3		IOD2	IOD1	TCIEV	TGIED	TGIEC	TGIEB	TGIEA

CKEG1

CKEG0

MD3

TPSC2

MD2

TPSC1

MD1

TPSC0

MD0

TGRB_1

TCR_2

TMDR_2

CCLR1

CCLR0

REJ09

Rev. 2.00 Sep. 10, 2008 Page

Each line covers eight bits, and 16-bit and 32-bit registers are shown as 2 or 4 lines, respectively.

- Notes: 1. Parts of the bit functions differ in normal mode and the smart card interface.
 - 2. When the same output trigger is specified for pulse output groups 2 and 3 by t setting, the NDRH address is H'FFF7C. When different output triggers are spe NDRH addresses for pulse output groups 2 and 3 are H'FFF7E and H'FFF7C. respectively. Similarly, when the same output trigger is specified for pulse output 0 and 1 by the PCR setting, the NDRL address is H'FFF7D. When different ou

When the same output trigger is specified for pulse output groups 6 and 7 by t setting, the NDRH address is H'FF63C. When different output triggers are spe NDRH addresses for pulse output groups 6 and 7 are H'FF63E and H'FF63C. respectively.

triggers are specified, the NDRL addresses for pulse output groups 0 and 1 ar

When the same output trigger is specified for pulse output groups 4 and 5 by t setting, the NDRL address is H'FF63D. When different output triggers are specified NDRL addresses for pulse output groups 4 and 5 are H'FF63F and H'FF63D, respectively.

3. Supported only by the H8SX/1638L Group.

H'FFF7F and H'FFF7D, respectively.

TCNT_4	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_5	Initialized	_	_	_	_	Initialized*1	Initialized
TCCR_4	Initialized	_	_	_	_	Initialized*1	Initialized
TCCR_5	Initialized	_	_	_	_	Initialized*1	Initialized
CRCCR	Initialized	_	_	_	_	Initialized*1	Initialized
CRCDIR	Initialized	_	_	_	_	Initialized*1	Initialized
CRCDOR	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCSR_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCSR_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCORA_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCORA_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCORB_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCORB_7	Initialized	_				Initialized*1	Initialized
TCNT_6	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_7	Initialized	_				Initialized*1	Initialized
TCCR_6	Initialized	_				Initialized*1	Initialized
TCCR_7	Initialized	_		_		Initialized*1	Initialized
ADDRA_1	Initialized	_	_		_	Initialized*1	Initialized
ADDRB_1	Initialized	_		_	_	Initialized*1	Initialized
				25	N. C. C. C. C.	Rev. 2.00 Sep.	10, 2008 Page 1
				•Œ	NESAS	•	REJ09

Initialized*1

Initialized*1

Initialized

Initialized

Initialized

TCORA_5

TCORB_4

TCORB_5

Initialized

Initialized

BRR_5	Initialized				_	Initialized*1	Initialized
SCR_5	Initialized	_	_	_	_	Initialized*1	Initialized
TDR_5	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SSR_5	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
RDR_5	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SCMR_5	Initialized	_	_	_	_	Initialized*1	Initialized
SEMR_5	Initialized	_	_	_	_	Initialized*1	Initialized
IrCR	Initialized	_	_	_	_	Initialized*1	Initialized
SMR_6	Initialized	_	_	_	_	Initialized*1	Initialized
BRR_6	Initialized	_	—	_	—	Initialized*1	Initialized
SCR_6	Initialized	_	_	_	_	Initialized*1	Initialized
TDR_6	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SSR_6	Initialized	Initialized		Initialized	Initialized	Initialized*1	Initialized
RDR_6	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SCMR_6	Initialized	_	_	_	_	Initialized*1	Initialized
SEMR_6	Initialized	_	_	_	_	Initialized*1	Initialized
PCR_1	Initialized	_	_	_	_	Initialized*1	Initialized I

Rev. 2.00 Sep. 10, 2008 Page 1028 of 1132

Initialized

Initialized

Initialized

ADCR_1

SMR_5

PMR_1

NDERH_1

NDERL_1

PODRH_1

PODRL_1

REJ09B0364-0200

Initialized

Initialized

Initialized Initialized

RENESAS

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

				REI	NESAS	ev. 2.00 Sep.	10, 2008 Page REJ09
TCNT_6	Initialized					Initialized*1	Initialized
TSR_6	Initialized					Initialized*1	Initialized
TIER_6	Initialized	_		_		Initialized*1	Initialized
TIORL_6	Initialized					Initialized*1	Initialized
TIORH_6	Initialized	_				Initialized*1	Initialized
TMDR_6	Initialized		_	_	_	Initialized*1	Initialized
TCR_6	Initialized	_	_	_	_	Initialized*1	Initialized
TSYRB	Initialized	_	_		_	Initialized*1	Initialized
TSTRB	Initialized	_	_	_	_	Initialized*1	Initialized
BRCRD	Initialized	_	_	_	_	Initialized*1	Initialized*
BRCRC	Initialized	_	_	_	_	Initialized*1	Initialized*
BRCRB	Initialized	_	_	_	_	Initialized*1	Initialized*
BRCRA	Initialized	_	_	_	_	Initialized*1	Initialized*
BAMRDL	Initialized	_	_	_	_	Initialized*1	Initialized*
BAMRDH	Initialized	_	_	_	_	Initialized*1	Initialized*
BARDL	Initialized	_	_	_	_	Initialized*1	Initialized*
BARDH	Initialized	_	_	_	_	Initialized*1	Initialized*
BAMRCL	Initialized	_	_	_	=	Initialized*1	Initialized*
BAMRCH	Initialized	_	_	_	_	Initialized*1	Initialized*
BARCL	Initialized	_	_	_	_	Initialized*1	Initialized*
BARCH	Initialized	_	_	_	_	Initialized*1	Initialized*

Initialized*1

Initialized*1

Initialized*

Initialized*

Initialized*

BARBL

BAMRBH

BAMRBL

Initialized

Initialized

TSR_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_7	Initialized	_	_	_	_	Initialized*1	Initialized
TGRA_7	Initialized	_	_	_	_	Initialized*1	Initialized
TGRB_7	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_8	Initialized	_	_	_	_	Initialized*1	Initialized -
TMDR_8	Initialized	_	_	_	_	Initialized*1	Initialized
TIOR_8	Initialized	_	_	_	_	Initialized*1	Initialized
TIER_8	Initialized	_	_	_	_	Initialized*1	Initialized
TSR_8	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_8	Initialized	_	_	_	_	Initialized*1	Initialized
TGRA_8	Initialized	_	_	_	_	Initialized*1	Initialized
TGRB_8	Initialized	_	_	_	_	Initialized*1	Initialized
TCR_9	Initialized	_	_	_	_	Initialized*1	Initialized -
TMDR_9	Initialized	_	_	_	_	Initialized*1	Initialized
TIORH_9	Initialized	_	_	_	_	Initialized*1	Initialized
TIORL_9	Initialized	_	_	_	_	Initialized*1	Initialized
TIER_9	Initialized	_	_	_	_	Initialized*1	Initialized
TSR_9	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_9	Initialized	_	_	_	_	Initialized*1	Initialized
TGRA_9	Initialized	_	=		_	Initialized*1	Initialized
TGRB_9	Initialized	_	_	_	_	Initialized*1	Initialized
TGRC_9	Initialized	_	_	_	_	Initialized*1	Initialized

Rev. 2.00 Sep. 10, 2008 Page 1030 of 1132

Initialized

TGRD_9

REJ09B0364-0200

TIER_7

Initialized

RENESAS

Initialized*1

Initialized

Initialized*1

TIER_11 TSR_11 TCNT_11	Initialized Initialized	_				Initialized*1	Initialized
	Initialized						
TCNT_11						Initialized*1	Initialized
	Initialized	_				Initialized*1	Initialized
TGRA_11	Initialized	_				Initialized*1	Initialized
TGRB_11	Initialized					Initialized*1	Initialized
P1DDR	Initialized	_		_	_	Initialized*1	Initialized
P2DDR	Initialized	_	_	_		Initialized*1	Initialized
P3DDR	Initialized	_	_	_		Initialized*1	Initialized
P6DDR	Initialized	_	_	_		Initialized*1	Initialized
PADDR	Initialized	_				Initialized*1	Initialized
PBDDR	Initialized					Initialized*1	Initialized
PDDDR	Initialized	_				Initialized*1	Initialized
PEDDR	Initialized					Initialized*1	Initialized
PFDDR	Initialized					Initialized*1	Initialized
P1ICR	Initialized	_				Initialized*1	Initialized
P2ICR	Initialized					Initialized*1	Initialized
P3ICR	Initialized					Initialized*1	Initialized
P5ICR	Initialized	_			_	Initialized*1	Initialized
P6ICR	Initialized	_		_		Initialized*1	Initialized
PAICR	Initialized	_		_	_	Initialized*1	Initialized

Initialized*1

Initialized*1

Initialized

Initialized

Initialized

REJ09

TGRB_10

TCR_11

TMDR_11

Initialized

Initialized



PORTK	_	_	_	_	_	_	_
PHDR	Initialized	_	_	_	_	Initialized*1	Initialized
PIDR	Initialized	_	_	_	_	Initialized*1	Initialized
PJDR	Initialized	_	_	_	_	Initialized*1	Initialized
PKDR	Initialized	_	_	_	_	Initialized*1	Initialized
PHDDR	Initialized	_	=	_	=	Initialized*1	Initialized
PIDDR	Initialized	_	_	_	_	Initialized*1	Initialized
PJDDR	Initialized	_	_	_	_	Initialized*1	Initialized
PKDDR	Initialized	_	_	_	_	Initialized*1	Initialized
PHICR	Initialized	_	_	_	_	Initialized*1	Initialized
PIICR	Initialized	_	=	_	=	Initialized*1	Initialized
PJICR	Initialized	_	_	_	_	Initialized*1	Initialized
PKICR	Initialized	_	_	_	_	Initialized*1	Initialized
PDPCR	Initialized	_	_	_	_	Initialized*1	Initialized
PEPCR	Initialized	_	_	_	_	Initialized*1	Initialized
PFPCR	Initialized	_	_	_	_	Initialized*1	Initialized
PHPCR	Initialized	_	=	_	=	Initialized*1	Initialized
PIPCR	Initialized	_	_	_	_	Initialized*1	Initialized
PJPCR	Initialized	_	_	_	_	Initialized*1	Initialized
PKPCR	Initialized	_	=	_	=	Initialized*1	Initialized
P2ODR	Initialized	_	_	_	_	Initialized*1	Initialized
PFODR	Initialized	_	_	_	_	Initialized*1	Initialized
PFCR0	Initialized				_	Initialized*1	Initialized
PFCR1	Initialized	_	=	_	_	Initialized*1	Initialized



Rev. 2.00 Sep. 10, 2008 Page 1032 of 1132



PFCRD	Initialized	_				Initialized*1	Initialized
SSIER	Initialized	_	_	_	_	Initialized*1	Initialized
DPSBKR0	Initialized	_	_	_	_	_	Initialized
DPSBKR1	Initialized	_	_	_	_	_	Initialized
DPSBKR2	Initialized	_	_	_	_	_	Initialized
DPSBKR3	Initialized	_	_	_	_	_	Initialized
DPSBKR4	Initialized	_	_	_	_	_	Initialized
DPSBKR5	Initialized	_	_	_	_	_	Initialized
DPSBKR6	Initialized	_	_	_	_	_	Initialized
DPSBKR7	Initialized	_	_	_	_	_	Initialized
DPSBKR8	Initialized	_	_	_	_	_	Initialized
DPSBKR9	Initialized	_	_	_	_	_	Initialized
DPSBKR10	Initialized	_		_			Initialized
DPSBKR11	Initialized	_	_				Initialized
DPSBKR12	Initialized	_	_		_	=	Initialized
DPSBKR13	Initialized	_	_	_	_	_	Initialized
DPSBKR14	Initialized	_	-	_	_	_	Initialized
DPSBKR15	Initialized	_	_	_	_	_	Initialized
DSAR_0	Initialized	_	-	_	_	Initialized*1	Initialized
DDAR_0	Initialized	_		_		Initialized*1	Initialized
DOFR_0	Initialized				_	Initialized*1	Initialized
DTCR_0	Initialized	_		_		Initialized*1	Initialized
DBSR_0	Initialized	_	_	_	_	Initialized*1	Initialized
-					R	ev. 2.00 Sep. 10	, 2008 Page
				7-1-			

PFCRC

Initialized



REJ09

Initialized*1

DACR_1	Initialized	_	_	_	_	Initialized*1	Initialized
DSAR_2	Initialized	_	_	_	_	Initialized*1	Initialized
DDAR_2	Initialized	_	_	_	_	Initialized*1	Initialized
DOFR_2	Initialized	_	_	_	_	Initialized*1	Initialized
DTCR_2	Initialized	_	_	_	_	Initialized*1	Initialized
DBSR_2	Initialized	_	_	_	_	Initialized*1	Initialized
DMDR_2	Initialized	_	_	_	_	Initialized*1	Initialized
DACR_2	Initialized	_	_	_	_	Initialized*1	Initialized
DSAR_3	Initialized	_	_	_	_	Initialized*1	Initialized
DDAR_3	Initialized	_	_	_	_	Initialized*1	Initialized
DOFR_3	Initialized	_	_	_	_	Initialized*1	Initialized
DTCR_3	Initialized	_	_	_	_	Initialized*1	Initialized
DBSR_3	Initialized	_	_	_	_	Initialized*1	Initialized
DMDR_3	Initialized	_	_	_	_	Initialized*1	Initialized
DACR_3	Initialized	_	_	_	_	Initialized*1	Initialized
DMRSR_0	Initialized	_	_	_	_	Initialized*1	Initialized
DMRSR_1	Initialized	_				Initialized*1	Initialized
DMRSR_2	Initialized	_				Initialized*1	Initialized
DMRSR_3	Initialized	_	_	_		Initialized*1	Initialized
IPRA	Initialized	_	_	_		Initialized*1	Initialized
IPRB	Initialized					Initialized*1	Initialized

Rev. 2.00 Sep. 10, 2008 Page 1034 of 1132

Initialized

Initialized

DMDR_1

IPRC

IPRD

REJ09B0364-0200

Initialized

RENESAS

Initialized*1

Initialized*1

Initialized

Initialized

Initialized*1

IPRR	Initialized	_	_	_	_	Initialized*1	Initialized
ISCRH	Initialized	_		_		Initialized*1	Initialized
ISCRL	Initialized	_			_	Initialized*1	Initialized
DTCVBR	Initialized	_	_	_	_	Initialized*1	Initialized
ABWCR	Initialized	_	_	_	_	Initialized*1	Initialized
ASTCR	Initialized	_	_	_	_	Initialized*1	Initialized
WTCRA	Initialized	_	_	_	_	Initialized*1	Initialized
WTCRB	Initialized	_	_	_	_	Initialized*1	Initialized
RDNCR	Initialized	_	_	_	_	Initialized*1	Initialized
CSACR	Initialized	_	_	_	_	Initialized*1	Initialized
IDLCR	Initialized	_	_	_	_	Initialized*1	Initialized
BCR1	Initialized	_	_	_	_	Initialized*1	Initialized
BCR2	Initialized	_	_	_	_	Initialized*1	Initialized
ENDIANCR	Initialized	_	_	_	_	Initialized*1	Initialized
SRAMCR	Initialized	_	_	_	_	Initialized*1	Initialized
BROMCR	Initialized	_	_	_	_	Initialized*1	Initialized
MPXCR	Initialized	_	_	_	_	Initialized*1	Initialized

IPRM

IPRN

IPRO

IPRQ

RAMER

Initialized

Initialized

Initialized

Initialized

Initialized



REJ09

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Rev. 2.00 Sep. 10, 2008 Page

Initialized

Initialized

Initialized

FECS	Initialized	_	_	_	_	Initialized*1	Initialized
FKEY	Initialized	_	_	_	_	Initialized*1	Initialized
FMATS	Initialized	_	_	_	_	Initialized*1	Initialized
FTDAR	Initialized	_	_	_	_	Initialized*1	Initialized
DPSBYCR	Initialized	_	_	_	_	_	Initialized
DPSWCR	Initialized	_	_	_	_	_	Initialized
DPSIER	Initialized	_	_	_	_	_	Initialized
DPSIFR	Initialized	_	_	_	_	_	Initialized
DPSIEGR	Initialized	_	_	_	_	_	Initialized
RSTSR	Initialized	_	_	_	_	_	Initialized
LVDCR*2	Initialized*3	_	_	_	_	=	Initialized
SEMR_2	Initialized	_	_	_	_	Initialized*1	Initialized
SMR_3	Initialized	_	_	_	_	Initialized*1	Initialized
BRR_3	Initialized	_	_	_	_	Initialized*1	Initialized
SCR_3	Initialized	_	_	_	_	Initialized*1	Initialized
TDR_3	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized

Initialized*1

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 1036 of 1132

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

FCCS

FPCS

SSR_3

RDR_3

SCMR_3

SMR_4

BRR_4

SCR_4

Initialized

Initialized

_

RENESAS

Initialized

Initialized

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized

ICDRT_0	Initialized	_	_	_	_	Initialized*1	Initializ
ICDRR_0	Initialized	_	_	_	_	Initialized*1	Initializ
ICCRA_1	Initialized	_	_	_	_	Initialized*1	Initializ
ICCRB_1	Initialized	_	_	_	_	Initialized*1	Initiali
ICMR_1	Initialized	_	_	_	_	Initialized*1	Initializ
ICIER_1	Initialized	_	_	_	_	Initialized*1	Initiali
ICSR_1	Initialized	_	_	_	_	Initialized*1	Initiali
SAR_1	Initialized	_	_	_	_	Initialized*1	Initiali
ICDRT_1	Initialized	_	_	_	_	Initialized*1	Initiali
ICDRR_1	Initialized	_	_	_	_	Initialized*1	Initiali
TCR_2	Initialized	_	_	_	_	Initialized*1	Initiali
TCR_3	Initialized	_	_	_	_	Initialized*1	Initiali
TCSR_2	Initialized	_	_	_	_	Initialized*1	Initiali
TCSR_3	Initialized	_	_	_	_	Initialized*1	Initiali
TCORA_2	Initialized	_	_	_	_	Initialized*1	Initiali
TCORA_3	Initialized	_	_	_	_	Initialized*1	Initiali
TCORB_2	Initialized		_		_	Initialized*1	Initiali
TCORB_3	Initialized	_	_	_	_	Initialized*1	Initiali
TCNT_2	Initialized	_	_	_	_	Initialized*1	Initiali
TCNT_3	Initialized		_		_	Initialized*1	Initiali
	Initialized				_	Initialized*1	Initiali

Initialized*1

Initialized*1

Initialized

Initialized

Initialized

REJ09

ICIER_0

ICSR_0

SAR_0

Initialized

Initialized



TGRA_4	Initialized	_	_	_	_	Initialized*1	Initialized
TGRB_4	Initialized	_		_	_	Initialized*1	Initialized
TCR_5	Initialized	_	_	_	_	Initialized*1	Initialized
TMDR_5	Initialized	_	_	_	_	Initialized*1	Initialized
TIOR_5	Initialized	_	_	_	_	Initialized*1	Initialized
TIER_5	Initialized	_	_	_	_	Initialized*1	Initialized
TSR_5	Initialized	_	_	_	_	Initialized*1	Initialized
TCNT_5	Initialized	_	_	_	_	Initialized*1	Initialized
TGRA_5	Initialized	_	_	_	_	Initialized*1	Initialized
TGRB_5	Initialized	_	_	_	_	Initialized*1	Initialized
DTCERA	Initialized	_	_	_	_	Initialized*1	Initialized
DTCERB	Initialized	_	_	_	_	Initialized*1	Initialized
DTCERC	Initialized	_	_	_	_	Initialized*1	Initialized
DTCERD	Initialized	_	_	_	_	Initialized*1	Initialized
DTCERE	Initialized	_	_	_	_	Initialized*1	Initialized
DTCERF	Initialized	_	_	_	_	Initialized*1	Initialized
DTCCR	Initialized	_	_	_	_	Initialized*1	Initialized
INTCR	Initialized	_	_	_	_	Initialized*1	Initialized
CPUPCR	Initialized	_	_	_	_	Initialized*1	Initialized
IER	Initialized	_	_	_	_	Initialized*1	Initialized
ISR	Initialized	_	_	_	_	Initialized*1	Initialized
PORT1	_	_	_	_	_	_	_
PORT2	_	_	_	_	_	_	_
PORT3	_	_	_	_	_	_	_

PADR	Initialized	_	_	_	_	Initialized*1	Initialized
PBDR	Initialized	_	_	_	_	Initialized*1	Initialized
PDDR	Initialized	_	_	_	_	Initialized*1	Initialized
PEDR	Initialized	_	_	_	_	Initialized*1	Initialized
PFDR	Initialized	_	_	_	_	Initialized*1	Initialized
SMR_2	Initialized	_	_	_	_	Initialized*1	Initialized
BRR_2	Initialized	_	_	_	_	Initialized*1	Initialized
SCR_2	Initialized	_	_	_	_	Initialized*1	Initialized
TDR_2	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SSR_2	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
RDR_2	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SCMR_2	Initialized	_	_	_	_	Initialized*1	Initialized
DADR0	Initialized	_	_	_	_	Initialized*1	Initialized
DADR1	Initialized	_	_	_	_	Initialized*1	Initialized
DACR01	Initialized	_	_	_	_	Initialized*1	Initialized
PCR	Initialized	_	_	_	_	Initialized*1	Initialized
PMR	Initialized	_				Initialized*1	Initialized
NDERH	Initialized	_	_	_	_	Initialized*1	Initialized

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Rev. 2.00 Sep. 10, 2008 Page

Initialized

REJ09

Initialized

Initialized

Initialized

Initialized

P1DR

P2DR

P3DR

P6DR

NDERL

Initialized —

Initialized

Initialized

Initialized



SSR_0	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
RDR_0	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SCMR_0	Initialized	_	_	_	_	Initialized*1	Initialized
SMR_1	Initialized	_	_	_	_	Initialized*1	Initialized
BRR_1	Initialized	_	_	_	_	Initialized*1	Initialized
SCR_1	Initialized	_	_	_	_	Initialized*1	Initialized
TDR_1	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SSR_1	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
RDR_1	Initialized	Initialized	_	Initialized	Initialized	Initialized*1	Initialized
SCMR_1	Initialized	_		_	_	Initialized*1	Initialized
ADDRA_0	Initialized	_		_	_	Initialized*1	Initialized
ADDRB_0	Initialized	_	_	_	_	Initialized*1	Initialized
ADDRC_0	Initialized	_	_	_	_	Initialized*1	Initialized
ADDRD_0	Initialized	_		_	_	Initialized*1	Initialized
ADDRE_0	Initialized	_	_	_	_	Initialized*1	Initialized
ADDRF_0	Initialized	_	_	_	_	Initialized*1	Initialized
ADDRG_0	Initialized	_	_	_	_	Initialized*1	Initialized
ADDRH_0	Initialized	_	_	_	_	Initialized*1	Initialized

Initialized

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized

ADCSR_0

ADCR_0

TCSR

TCNT

RSTCSR

TDR_0

Initialized

Initialized

Initialized

RENESAS

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 1040 of 1132

				REI	NESAS	Rev. 2.00 Sep. 1	0, 2008 Pa RE
TCNT_1	Initialized	_			_	Initialized*1	Initialized
TSR_1	Initialized	_	_	_	_	Initialized*1	Initialized
TIER_1	Initialized	_	_	_	_	Initialized*1	Initialized
TIOR_1	Initialized	_	_	_	_	Initialized*1	Initialized
TMDR_1	Initialized	_		_		Initialized*1	Initialized
TCR_1	Initialized	_		_		Initialized*1	Initialized
TGRD_0	Initialized	_		_		Initialized*1	Initialized
TGRC_0	Initialized	_	_	_	_	Initialized*1	Initialized
TGRB_0	Initialized	_	_	_	_	Initialized*1	Initialize
TGRA_0	Initialized	_	_	_	_	Initialized*1	Initialize
TCNT_0	Initialized	_	_	_	_	Initialized*1	Initialize
TSR_0	Initialized	_	_	_	_	Initialized*1	Initialize
TIER_0	Initialized	_	_	_	_	Initialized*1	Initialize
TIORL_0	Initialized	_	_	_	_	Initialized*1	Initialize
TIORH_0	Initialized	_	_	_	_	Initialized*1	Initialized
TMDR_0	Initialized	_	_	_	_	Initialized*1	Initialize
TCR_0	Initialized	_	_	_	_	Initialized*1	Initialize
TSYR	Initialized	_	_	_	_	Initialized*1	Initialize
TSTR	Initialized	_	_	_	_	Initialized*1	Initialize
TCCR_1	Initialized	_	_	_	_	Initialized*1	Initialize
TCCR_0	Initialized	_	_	_	_	Initialized*1	Initialize

Initialized*1

Initialized*1

Initialized

Initialized

Initialized

TCORB_1

TCNT_0

TCNT_1

Initialized

Initialized



TGRB_2	Initialized —	_	_	_	Initialized*1	Initialized
TCR_3	Initialized —	_	_	=	Initialized*1	Initialized
TMDR_3	Initialized —	_	_	=	Initialized*1	Initialized
TIORH_3	Initialized —	_	_	=	Initialized*1	Initialized
TIORL_3	Initialized —	_	_	_	Initialized*1	Initialized
TIER_3	Initialized —	_	_	_	Initialized*1	Initialized
TSR_3	Initialized —	_	_	_	Initialized*1	Initialized

Supported only by the H8SX/1638L Group. LVDCR is initialized by a pin reset or power-on reset not by a voltage-monitor 3. deep software standby reset, or watchdog timer reset.

deep software standby mode is released.

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized*1

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Not initialized in deep software standby mode but initialized by the internal res

REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page 1042 of 1132

TCNT_2

TGRA 2

TCNT_3

TGRA_3

TGRB_3

TGRC_3

TGRD_3

Notes: 1.

Initialized

Initialized

Initialized

Initialized

Initialized

Initialized

Analog in	put voltage	$V_{_{AN}}$	-0.3 to AV _{cc} +0.3
Operating	temperature	T _{opr}	Regular specifications: -20 to +75*
			Wide-range specifications: -40 to +85*
Storage to	emperature	T _{stg}	-55 to +125
Caution:	Permanent damage to the LSI	may result if a	bsolute maximum ratings are ex
Note: *			gramming/erasing of the flash me o°C to +85°C for wide-range spec

 V_{in}

 V_{ref}

 $\mathsf{AV}_{\mathsf{cc}}$

–0.3 to AV $_{\rm cc}$ +0.3

-0.3 to AV_{cc} +0.3

-0.3 to +4.6

Input voltage (port 5)

Reference power supply voltage

Analog power supply voltage

RENESAS

Rev. 2.00 Sep. 10, 2008 Page

voltage	TMR input pin,	VI	_	_	$V_{CC} \times U.7$	V	_
voltage	IIC2 input pin, port 2, port 3, port J, port K	VT* – VT	$V_{cc} \times 0.06$			V	
	IRQ0-B to IRQ7-B input pins	VT ⁻	AV _{cc} × 0.2	_	_	V	
		VT⁺	_	_	$AV_{cc} \times 0.7$	V	
		$\overline{VT^{+} - VT^{-}}$	$AV_{cc} \times 0.06$	i —		V	_
Input high voltage	MD, RES, STBY, EMLE, NMI	V _{IH}	$V_{cc} \times 0.9$	_	V _{cc} + 0.3	V	
(except Schmitt	EXTAL	-	$V_{cc} \times 0.7$	_	V _{cc} + 0.3	_	
trigger input	Other input pins						
pin)	Port 5	-	$AV_{cc} \times 0.7$	_	AV _{cc} + 0.3	_	
Input low voltage	$\begin{array}{c} MD, \overline{RES}, \overline{STBY}, \\ EMLE \end{array}$	V _{IL}	-0.3	_	$V_{cc} \times 0.1$	V	
(except Schmitt	EXTAL, NMI	•	-0.3	_	$V_{cc} \times 0.2$	_	
trigger input pin)	Other input pins	-	-0.3	_	$V_{cc} \times 0.2$	_	
	All output pins	V _{OH}	V _{cc} - 0.5	_	_	V	I _{OH} =
voltage			V _{cc} - 1.0	_	_	_	I _{OH} =
Output low	All output pins	V _{OL}	_		0.4	V	I _{OL} =
voltage	Port 3	•	_	_	1.0		I _{OL} =
Input	RES	I _{in}	_	_	10.0	μΑ	V _{in} =
leakage	MD, STBY,	-	_	_	1.0		V _{cc}
current	EMLE, NMI						V _{in} =

			_					
	Deep	RAM		_	20	60	μΑ	T _a ≤
	software standby	retained*3		_	_	200	=	50°
	mode		_					
		RAM	_	_	3	8	μΑ	T _a ≤
		power supply halted		_	_	26	_	50°
	Hardware	e standby	_		2	7	mA	T _a ≤
	mode				_	25	=	50°
	All-module-cl stop mode*5	ock-	_		23	30	mA	
Analog power supply current		nd D/A	Al _{cc}	_	1.0	2.5	mA	
	Standby for A/D/A conversion		-	_	0.5	1.0	μΑ	

 C_{in}

|_{CC}*4

MOS current

capacitance

consumption*2

Input

Current

All input pins

Sleep mode


mode

Normal operation

Standby Software standby

mode*3





3.6 V_{in} =

V_{in} =

T_a =

f = !

50°

рF

mΑ

15

80

52

1.1

3.5

50

45

0.15



- be open. Connect the Av_{cc} and v_{ref} pins to v_{cc} , and the Av_{ss} pin to v_{ss} . 2. Current consumption values are for $V_{IH}min = V_{CC} - 0.5 \text{ V}$ and $V_{II}max = 0.5 \text{ V}$ with
 - output pins unloaded and all input pull-up MOSs in the off state. 3. The values are for $V_{RAM} \le V_{CC} < 3.0 \text{ V}$, $V_{IH} \text{min} = V_{CC} \times 0.9$, and $V_{II} \text{max} = 0.3 \text{ V}$.
 - 4. I_{cc} depends on f as follows:
 - I_{co} max = 25 (mA) + 1.1 (mA/MHz) × f (normal operation) I_{cc} max = 27 (mA) + 0.5 (mA/MHz) × f (sleep mode)
 - 5. The values are for reference.
 - 6. This can be applied when the \overline{RES} pin is held low at power-on.

Table 27.3 Permissible Output Currents

Conditions: $V_{CC} = PLLV_{CC} = 3.0 \text{ V}$ to 3.6 V, $AV_{CC} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ to $AV_{CC} = 3.0 \text{ V}$

$T_a = -40^{\circ}C$	to +85°C (wide-range	e specificati	ions)		
Item		Symbol	Min.	Тур.	Max.
Permissible output low current (per pin)	Output pins except port 3	I _{OL}	_	_	2.0
Permissible output low current (per pin)	Port 3	I _{OL}	_	_	10

 $V_{ss} = PLLV_{ss} = AV_{ss} = 0 V^*$, $T_s = -20^{\circ}C$ to +75°C (regular specifications),

Permissible output low Total of all output ΣI_{OL} 80 current (total) pins $-\mathbf{I}_{\text{OH}}$ Permissible output high All output pins 2.0 current (per pin) Permissible output high $\Sigma - I_{OH}$ Total of all output 40 current (total) pins

Caution:

To protect the LSI's reliability, do not exceed the output current values in table When the A/D and D/A converters are not used, the AV_{cc}, V_{ref}, and AV_{ss} pins s Note: be open. Connect the AV_{cc} and V_{ref} pins to V_{cc} , and the AV_{ss} pin to V_{ss} .

Rev. 2.00 Sep. 10, 2008 Page 1046 of 1132

REJ09B0364-0200



trigger inpur voltage		VT ⁻	$V_{cc} \times 0.2$	_	_	V	
voltage	TPU input pin,	VT⁺		_	$V_{cc} \times 0.7$	٧	_
	TMR input pin, IIC2 input pin, port 2, port 3,	$VT^{+} - VT^{-}$	$V_{cc} \times 0.06$	_		V	
	port J, port K IRQ0-B to IRQ7- B input pins	VT ⁻	AV _{cc} × 0.2	_		V	_
		VT ⁺	_	_	$AV_{cc} \times 0.7$	V	_
		$\overline{VT^+ - VT^-}$	AV _{cc} × 0.06	5 —		٧	
Input high voltage	MD, RES, STBY, EMLE, NMI	V _{IH}	V _{cc} × 0.9	_	V _{cc} + 0.3	V	
(except Schmitt trigger input	EXTAL Other input pins	_	$V_{cc} \times 0.7$	_	V _{cc} + 0.3	_	
pin)	Port 5	=	$AV_{cc} \times 0.7$	_	AV _{cc} + 0.3	_	
Input low voltage	$\begin{array}{c} MD, \overline{RES}, \overline{STBY}, \\ EMLE \end{array}$	V _{IL}	-0.3	_	V _{cc} × 0.1	V	
(except Schmitt	EXTAL, NMI	= "	-0.3	_	$V_{cc} \times 0.2$		
trigger inpur	Other input pins	_	-0.3	_	V _{cc} × 0.2	_	
	All output pins	V _{OH}	V _{cc} - 0.5	_	_	V	I _{OH} =
voltage			V _{cc} - 1.0	_	_	_	I _{OH} =
Output low	All output pins	V _{oL}	_	_	0.4	V	I _{OL} =
voltage	Port 3		_	_	1.0		I _{oL} =
Input	RES		_	_	10.0	μΑ	V _{in} =
leakage current	MD, STBY, EMLE, NMI	_	_	_	1.0		V _{cc}
	Port 5		_	_	1.0		V _{in} = AV _C

Input capacitance	All input	pins		C_{in}
Current	Normal c	peration		l _{cc} * ⁴
consumption*2	Sleep mo	ode		-
	Standby mode	Software	standby mode*3	-
		Deep software standby	RAM retained*3	
		mode	RAM power supply halted	•
		Hardware	standby mode	l _{cc} * ⁴
	All-modu	le-clock-st	op mode*5	-
Analog power	During A	/D and D/A	A conversion	Al _{cc}
supply current	Standby	for A/D an	d D/A	-
Reference	During A	/D and D/A	A conversion	Al _{cc}
power supply current	Standby	for A/D an	d D/A	-

Ports D to F, H, I

 $-\mathbf{I}_{\mathrm{p}}$

10

300

15

80

52

1.1

3.5

67 200

35

60 7

25 30

2.5

1.0

1.0

1.0

50

45

24

23

2

23

1.0

0.5

0.5

0.5

0.15

V

to V_{ir} V_{ir}

 $\mathsf{T}_{\scriptscriptstyle{\mathsf{a}}}$

f = mΑ

50

Ta

50

Ta 50

 $\mathsf{T}_{\scriptscriptstyle{\mathsf{a}}}$ 50

μΑ

рF

mΑ T_{a}

μΑ

μΑ

μΑ

mΑ

mΑ

μΑ

mΑ

μΑ

Rev. 2.00 Sep. 10, 2008 Page 1048 of 1132 RENESAS

current (off state)

Input pull-up

REJ09B0364-0200

 I_{cc} max = 25 (mA) + 1.1 (mA/MHz) × f (normal operation) I_{cc} max = 27 (mA) + 0.5 (mA/MHz) × f (sleep mode)

- 5. The values are for reference.
- 6. This can be applied at power-on.

Table 27.5 Permissible Output Currents

Conditions: $V_{cc} = PLLV_{cc} = 2.95 \text{ V}$ to 3.6 V, $AV_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ to AV $V_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}^*$, $V_{a} = -20 \text{ C}$ to +75 C (regular specifications) $V_{a} = -40 \text{ C}$ to +85 C (wide-range specifications)

Applicable products: H8SX/1638L Group

Note: *

Item		Symbol	Min.	Тур.	Max.
Permissible output low current (per pin)	Output pins except port 3	I _{OL}	_	_	2.0
Permissible output low current (per pin)	Port 3	I _{OL}	_	_	10
Permissible output low current (total)	Total of all output pins	ΣI_{OL}	_	_	80
Permissible output high current (per pin)	All output pins	-I _{OH}	_	_	2.0
Permissible output high current (total)	Total of all output pins	Σ - \mathbf{I}_{OH}	_	_	40

Caution: To protect the LSI's reliability, do not exceed the output current values in table

When the A/D and D/A converters are not used, the AV $_{\rm cc}$, V $_{\rm ref}$, and AV $_{\rm ss}$ pins be open. Connect the AV $_{\rm cc}$ and V $_{\rm ref}$ pins to V $_{\rm cc}$, and the AV $_{\rm ss}$ pin to V $_{\rm ss}$.



Rev. 2.00 Sep. 10, 2008 Page

REJ09

Figure 27.1 Output Load Circuit

27.4.1 Clock Timing

Table 27.6 Clock Timing

Conditions: $V_{cc} = PLLV_{cc} = 3.0 \text{ V}$ to 3.6 V*, $AV_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ to $AV_{cc} = 3.0 \text{ V}$

 $V_{ss} = PLLV_{ss} = AV_{ss} = 0 \text{ V}, I\phi = 8 \text{ MHz to } 50 \text{ MHz},$

 $B\phi = 8$ MHz to 50 MHz, $P\phi = 8$ MHz to 35 MHz,

 $T_a = -20$ °C to +75°C (regular specifications),

 $T_a = -40$ °C to +85°C (wide-range specifications)

Item	Symbol	Min.	Max.	Unit.	Test Co
Clock cycle time	t _{cyc}	20	125	ns	Figure 2
Clock high pulse width	t _{ch}	5	_	ns	_
Clock low pulse width	t _{cl}	5	_	ns	_
Clock rising time	t _{Cr}	_	5	ns	_
Clock falling time	t _{cf}	_	5	ns	_
Oscillation settling time after reset (crystal)	t _{osc1}	10	_	ms	Figure 2
Oscillation settling time after leaving software standby mode (crystal)	t _{osc2}	10		ms	Figure 2

Note: * Vcc=PLLVcc=2.95 to 3.6V in the H8SX/1638L Group.

Rev. 2.00 Sep. 10, 2008 Page 1050 of 1132

REJ09B0364-0200






Figure 27.2 External Bus Clock Timing




Figure 27.3 Oscillation Settling Timing after Software Standby Mode



Figure 27.4 Oscillation Settling Timing




Figure 27.5 External Input Clock Timing

RES pulse width	t _{RESW}	20	_	t _{cyc}	<u> </u>
NMI setup time	t _{NMIS}	150	_	ns	Figure 2
NMI hold time	t _{nmih}	10	_	ns	_
NMI pulse width (after leaving software standby mode)	t _{NMIW}	200	_	ns	
IRQ setup time	t _{IRQS}	150	_	ns	
IRQ hold time	t _{IRQH}	10	_	ns	
IRQ pulse width (after leaving software standby mode)	t _{IRQW}	200	_	ns	

Note: * Vcc=PLLVcc=2.95 to 3.6V in the H8SX/1638L Group.




Figure 27.6 Reset Input Timing

(level input)

Note: * SSIER must be set to cancel software standby mode.

Figure 27.7 Interrupt Input Timing

27.4.3 Bus Timing

Table 27.8 Bus Timing (1)

Conditions:
$$V_{cc} = PLLV_{cc} = 3.0 \text{ V}$$
 to 3.6 V*, $AV_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ to $AV_{cc} = 3.0 \text{ V}$ to 3.6 V, $V_{ref} = 3.0 \text{ V}$ to $AV_{cc} = 3.0 \text{ V}$ to

Item	Symbol	Min.	Max.	Unit	Test Condit
Address delay time	$t_{_{AD}}$	_	15	ns	Figures
Address setup time 1	t _{AS1}	$0.5 imes t_{ m cyc} - 8$	_	ns	27.20
Address setup time 2	t _{AS2}	$1.0 imes t_{ m cyc} - 8$	_	ns	_
Address setup time 3	t _{AS3}	$1.5 \times t_{cyc} - 8$	_	ns	_
Address setup time 4	t _{AS4}	$2.0 imes t_{\text{cyc}} - 8$	_	ns	_
Address hold time 1	t _{AH1}	$0.5 imes t_{ ext{cyc}} - 8$	_	ns	_
Address hold time 2	t _{AH2}	$1.0 \times t_{\text{cyc}} - 8$	_	ns	_
Address hold time 3	t _{AH3}	$1.5 \times t_{\text{cyc}} - 8$	_	ns	_

Rev. 2.00 Sep. 10, 2008 Page 1054 of 1132



Head data noid time 2	L _{RDH2}	0.0	— ns
Read data access time 2	t _{AC2}	_	$1.5 \times t_{\text{cyc}} - 20$ ns
Read data access time 4	t _{AC4}	_	$2.5 \times t_{\text{cyc}} - 20$ ns
Read data access time 5	t _{AC5}	_	$1.0 \times t_{\text{cyc}} - 20$ ns
Read data access time 6	t _{AC6}	_	$2.0 \times t_{\text{cyc}} - 20$ ns
Read data access time (from address) 1	t _{AA1}	_	$1.0 \times t_{\text{cyc}} - 20$ ns
Read data access time (from address) 2	t _{AA2}	_	$1.5 \times t_{\text{cyc}} - 20$ ns
Read data access time (from address) 3	t _{AA3}	_	$2.0 \times t_{\text{cyc}} - 20$ ns
Read data access time (from address) 4	t _{AA4}	_	$2.5 \times t_{\text{cyc}} - 20$ ns
Read data access time (from address) 5	t _{AA5}	_	$3.0 \times t_{\rm cyc} - 20$ ns

Note: * Vcc=PLLVcc=2.95 to 3.6V in the H8SX/1638L Group.

Write data setup time 1	t _{wds1}	$0.5 imes t_{\text{cyc}} - 13$		ns	_
Write data setup time 2	t _{wds2}	$1.0 \times t_{\text{cyc}} - 13$	_	ns	_
Write data setup time 3	t _{wds3}	$1.5 \times t_{\text{cyc}} - 13$	_	ns	_
Write data hold time 1	t _{wDH1}	$0.5 \times t_{\text{cyc}} - 8$	_	ns	_
Write data hold time 3	t _{wdh3}	1.5 × t _{cvc} - 8		ns	_
Byte control delay time	t _{UBD}	_	15	ns	Figure: 27.14
Byte control pulse width 1	t _{UBW1}	_	$1.0 \times t_{\text{cyc}} - 15$	ns	Figure
Byte control pulse width 2	t _{UBW2}	_	$2.0 \times t_{cvc} - 15$	ns	Figure
Multiplexed address delay time 1	t _{mad1}	_	15	ns	Figure
Multiplexed address hold time	t _{mah}	$1.0 \times t_{\text{cyc}} - 15$		ns	27.18
Multiplexed address setup time 1	t _{mas1}	$0.5 \times t_{\text{cyc}} - 15$		ns	_
Multiplexed address setup time 2	t _{MAS2}	1.5 × t _{cyc} - 15	_	ns	_
Address hold delay time	t _{ahd}	_	15	ns	_
Address hold pulse width 1	t _{AHW1}	$1.0 \times t_{cvc} - 15$		ns	_
Address hold pulse width 2	t _{AHW2}	2.0 × t _{cyc} - 15	_	ns	_
WAIT setup time	t _{wrs}	15	_	ns	Figure
WAIT hold time	t _{wth}	5.0		ns	27.18
BREQ setup time	t _{BREQS}	20	_	ns	Figure
BACK delay time	t _{BACD}	_	15	ns	_
Bus floating time	t _{BZD}	_	30	ns	_
BREQO delay time	t _{BRQOD}	_	15	ns	Figure
BS delay time	t _{BSD}	1.0	15	ns	Figure
RD/WR delay time	t _{RWD}	_	15	ns	⁻ 27.9, 2 27.14
Note: * Vcc=PLLVcc=2.95 to 3	.6V in the	H8SX/1638L Gr	oup.		
Rev. 2.00 Sep. 10, 2008 Page 1056 o REJ09B0364-0200		ENESAS			

1.5 × t_{cyc}

 $\boldsymbol{t}_{_{\boldsymbol{W}\boldsymbol{D}\boldsymbol{D}}}$

20

115

ns

Wh puise widin 2

Write data delay time




Figure 27.8 Basic Bus Timing: Two-State Access

Rev. 2.00 Sep. 10, 2008 Page

REJ09

RENESAS




Figure 27.9 Basic Bus Timing: Three-State Access

Rev. 2.00 Sep. 10, 2008 Page 1058 of 1132






Figure 27.10 Basic Bus Timing: Three-State Access, One Wait




Figure 27.11 Basic Bus Timing: Two-State Access (CS Assertion Period Exten

Rev. 2.00 Sep. 10, 2008 Page 1060 of 1132






Figure 27.12 Basic Bus Timing: Three-State Access (CS Assertion Period Exte

RENESAS

Rev. 2.00 Sep. 10, 2008 Page




Figure 27.13 Byte Control SRAM: Two-State Read/Write Access




Figure 27.14 Byte Control SRAM: Three-State Read/Write Access

Rev. 2.00 Sep. 10, 2008 Page




Figure 27.15 Burst ROM Access Timing: One-State Burst Access




Figure 27.16 Burst ROM Access Timing: Two-State Burst Access

Rev. 2.00 Sep. 10, 2008 Page

2008 Page REJ09




Figure 27.17 Address/Data Multiplexed Access Timing (No Wait)
(Basic, Four-State Access)

Rev. 2.00 Sep. 10, 2008 Page 1066 of 1132 REJ09B0364-0200




Figure 27.18 Address/Data Multiplexed Access Timing (Wait Control) (Address Cycle Program Wait \times 1 + Data Cycle Program Wait \times 1 + Data Cycle Pin Wait \times 1)

Rev. 2.00 Sep. 10, 2008 Page




Figure 27.19 External Bus Release Timing




Figure 27.20 External Bus Request Output Timing



DREQ hold time	t _{DRQH}	5	_	ns	
TEND delay time	t _{TED}	_	15	ns	Figure 2
DACK delay time 1	t _{DACD1}	_	15	ns	Figures 2
DACK delay time 2	t _{DACD2}	_	15	ns	27.24
Note: * Vcc=PLLVcc=2.95 to 3.6V in the H8SX/1638L Group.					




Figure 27.21 DMAC (DREQ) Input Timing




Figure 27.22 DMAC (TEND) Output Timing




Figure 27.23 DMAC Single-Address Transfer Timing: Two-State Access






Figure 27.24 DMAC Single-Address Transfer Timing: Three-State Access

		Input data setup time		t _{PRS}	25		ns	_
		Input data ho	ld time	t _{PRH}	25	_	ns	_
	TPU	Timer output	delay time	t _{TOCD}	_	40	ns	Figure
		Timer input se	etup time	t _{rics}	25	_	ns	_
		Timer clock in	put setup time	t _{TCKS}	25	_	ns	Figure
		Timer clock pulse width	Single-edge setting	t _{тскwн}	1.5		t _{cyc}	_
			Both-edge setting	t _{TCKWL}	2.5		t _{cyc}	_
	PPG	Pulse output	delay time	t _{POD}	_	40	ns	Figure
	8-bit	Timer output delay time		t _{rmod}	_	40	ns	Figure
tim	timer	Timer reset input setup time	t _{mrs}	25	_	ns	Figure	
		Timer clock in	put setup time	t _{mcs}	25	_	ns	Figure
		Timer clock pulse width	Single-edge setting	t _{TMCWH}	1.5	_	t _{cyc}	_
			Both-edge setting	t _{TMCWL}	2.5		t _{cyc}	_
	WDT	Overflow outp	out delay time	t _{wovd}	_	40	ns	Figure
	SCI	Input clock	Asynchronous	t _{scyc}	4	_	t _{cyc}	Figure
		cycle Clocked synchronous		_	6			
		Input clock pu	ılse width	t _{sckw}	0.4	0.6	t _{scyc}	_
		Input clock ris	se time	t _{scKr}	_	1.5	t _{cyc}	_

 $t_{_{\rm SCKf}}$

1.5

Input clock fall time

SCL input nigh puise width	SCLH	300	_	ns
SCL input low pulse width	t _{scll}	5 t _{cyc} + 300	_	ns
SCL, SDA input falling time	\mathbf{t}_{Sf}	_	300	ns
SCL, SDA input spike pulse removal time	t _{SP}	_	1 t _{cyc}	ns
SDA input bus free time	t _{BUF}	5 t _{cyc}	_	ns
Start condition input hold time	t _{STAH}	3 t _{cyc}	_	ns
Retransmit start condition input setup time	t _{stas}	3 t _{cyc}	_	ns
Stop condition input setup time	t _{stos}	1 t _{cyc} + 20	_	ns
Data input setup time	t _{sdas}	0	_	ns
Data input hold time	t _{SDAH}	0	_	ns
SCL, SDA capacitive load	Cb	_	400	pF
SCL, SDA falling time	t _{sf}	_	300	ns

TMS setup time	t _{mss}	20	_	ns	Figure 2
TMS hold time	$\mathbf{t}_{\scriptscriptstyleTMSH}$	20	_	ns	
TDI setup time	t _{TDIS}	20	_	ns	
TDI hold time	t _{tdih}	20	_	ns	
TDO data delay time	t_{TDOD}	_	23	ns	_

Notes: 1. Vcc=PLLVcc=2.95 to 3.6V in the H8SX/1638L Group.

 $2. \quad t_{\text{TCKcyc}} \geq t_{\text{TCKcyc}}$




Figure 27.26 TPU Input/Output Timing




Figure 27.27 TPU Clock Input Timing




Figure 27.28 PPG Output Timing

Rev. 2.00 Sep. 10, 2008 Page REJ09

Figure 27.30 8-Bit Timer Reset Input Timing




Figure 27.31 8-Bit Timer Clock Input Timing




Figure 27.32 WDT Output Timing




Figure 27.33 SCK Clock Input Timing






Figure 27.35 A/D Converter External Trigger Input Timing




Figure 27.36 I²C Bus Interface 2 Input/Output Timing (Option)




Figure 27.38 Boundary Scan TRST Timing




Figure 27.39 Boundary Scan Input/Output Timing

Full-so	cale error	_	_
Quant	ization error	_	±0.5
Absolu	ute accuracy	_	_
Note:	* Vcc=PLLVcc=2.95 to 3.6V	in the H8SX/1	638L Group.
27.6	D/A Conversion Chara	acteristics	

Table 27.12 D/A Conversion Characteristics

Conditions:	$V_{cc} = PLLV_{cc} = 3.0 \text{ V to } 3.6 \text{ V*}, AV_{cc} = 3.0 \text{ V to } 3.6 \text{ V}, V_{ref} = 3.0 \text{ V to } AV_{cc}$
	$V_{-} = PLLV_{-} = AV_{-} = 0 V$, $P\phi = 8 MHz$ to 35 MHz.

 $\phi = 8 \text{ MHz to } 35 \text{ MHz},$

Typ.

8

Max.

8

Unit

Bit

μS

LSB

LSB

2.7

μS

рF

 $k\Omega$

LSE

LSE LSE

LSE

LSE

Test Conditi

20-pF capaci

2-MΩ resistiv 4-MΩ resistiv

20

5

±7.5

±7.5

±7.5

±8.0

$T_a = -20$ °C to +75°C (regular specifications),
$T_a = -40$ °C to +85°C (wide-range specifications)

Min.

Conversion time 10 Absolute accuracy ±2.0 ±3.0

8

±2.0 Note: * Vcc=PLLVcc=2.95 to 3.6V in the H8SX/1638L Group.

Item

Resolution

Conversion time

Nonlinearity error

Offset error

Analog input capacitance

Permissible signal source impedance

Rev. 2.00 Sep. 10, 2008 Page 1080 of 1132

RENESAS REJ09B0364-0200

Item	Symbol	Min.	Тур.	Max.	Unit	Cor
Programming time*2, *3, *5	t _P	_	1	10	ms/128 bytes	
Erasure time*2, *3, *5	t _E		40	130	ms/4 kbyte- block	
			300	800	ms/32 kbyte- block	
			600	1500	ms/64 kbyte- block	
Programming time (total)*2, *3, *5	Σ_{tP}		2.3	6	H8SX/1632, H8SX1632L s/256 kbytes	T _a =
		_	4.5	12	H8SX/1634, H8SX1634L s/512 kbytes	_
		_	9.0	24	H8SX/1638, H8SX1638L s/1 M byte	_
Erasure time (total)*2, *3, *5	Σ_{tE}	_	2.3	6	H8SX/1632, H8SX/1632L s/256 kbytes	T _a =
		_	4.5	12	H8SX/1634, H8SX/1634L s/512 kbytes	_
		_	9.0	24	H8SX/1638, H8SX/1638L	_

REJ09

s/1 M byte

Tes

Data save time* ⁵	$T_{\mathtt{DRP}}$	10	_	_	Years	
Notes: 1. Vcc=PLLVcc=2.95 to 3.6V in the H8SX/1638L Group.						
2. Programming time and erase time depend on data in the flash memory						
Programmin	g time and e	rase time	do not in	clude tim	e for data transfer.	

100**

 N_{WEC}

4. All the characteristics after programming are guaranteed within this value (gua

Times

Tes

Cor Figu

Figi

Figu

Figu

Unit

ms

us

- value is from 1 to Min. value).
- 5. Characteristics when programming is performed within the Min. value

27.8 **Power-On Reset Circuit and Voltage-Detection Circuit** Characteristics (H8SX/1638L Group)

Table 27.14 Power-On Reset Circuit and Voltage-Detection Circuit Characteristics

Conditions: $V_{cc} = PLLV_{cc} V_{ss} = PLLV_{ss} = AV_{ss} = 0 V$,

 $T_a = -20$ °C to +75°C (regular specifications),

Power-on reset (POR)

 $T = -40^{\circ}C$ to $+85^{\circ}C$ (wide-range specifications)

	- 10 C to 103 C (wide range specifications)						
Item	Sym- bol Min. Typ. Max.						
Voltage detection Voltage detection level circuit (LVD)	V _{det} 3.00 3.10 3.20						

Power-off time (t_{VOFF}) is the time over which Vcc is lower than minimum value of Note: voltage-detection level of the POR and LVD.

 $V_{_{POR}}$

 $\mathbf{t}_{\scriptscriptstyle{\mathsf{POR}}}$

 t_{VOF}

Rev. 2.00 Sep. 10, 2008 Page 1082 of 1132 REJ09B0364-0200

Internal reset time

Power-off time*

Overwrite count

RENESAS

2.48 2.58

35

20

200

2.68

50

Figure 29.57 Power-on Reset Timing

 t_{POR}




Figure 29.58 Voltage Detection Circuit Timing

Rev. 2.00 Sep. 10, 2008 Page

REJ09

 t_{POR}



AN6/ DA0/ IRQ6-B	All	HI-Z	HI-Z	HI-Z	HI-Z	[DAOE0 = 1] Keep [DAOE0 = 0]	Keep [DAOE
						Hi-Z	Hi-Z
P57/	All	Hi-Z	Hi-Z	Hi-Z	Hi-Z	[DAOE1 = 1]	[DAOE1
AN7/ DA1/						Keep	Keep
IRQ7-B						[DAOE1 = 0]	[DAOE
						Hi-Z	Hi-Z
P65 to P60	All	Hi-Z	Hi-Z	Keep	Keep	Keep	Keep
PA0/ BREQO/	All	Hi-Z	Hi-Z	[BREQO output]	[BREQO output]	[BREQO output]	[BREQ0 output]
BS-A				Hi-Z	Hi-Z	Hi-Z	Hi-Z
				[BS output]	[BS output]	[BS output]	[BS out
				Keep	Hi-Z	Keep	Hi-Z
				[Other than above]	[Other than above]	[Other than above]	[Other above]
				Keep	Keep	Keep	Keep
PA1/ BACK/	All	Hi-Z	Hi-Z	[BACK output]	[BACK output]	[BACK output]	[BACK output]
(RD/WR-A)				Hi-Z	Hi-Z	Hi-Z	Hi-Z
				[RD/WR-A output]	[RD/WR-A output]	[RD/WR-A output]	[RD/Wi
				Keep	Hi-Z	Keep	Hi-Z
				[Other than above]	[Other than above]	[Other than above]	[Other above]
				Keep	Keep	Keep	Keep

Port 2

Port 3

P56/

P55 to P50

All

All

All

All

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Keep

Keep

Hi-Z

Hi-Z

Keep

Keep

Hi-Z

Hi-Z

Keep

Keep

Hi-Z

[DAOE0 = 1]

Keep

Keep

Hi-Z

[DAOE0 = 1]

LUB	(EXPE = 0)								
	External extended mode (EXPE = 1)	Н	Hi-Z	[THWR, TUB output]	[THWR, TUB output]	[LHWR, LU			
				Н	Hi-Z	Н			
				[Other than above]	[Other than above]	[Other than above]			
				Keep	Keep	Keep			
PA5/RD	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep	Keep	Keep			
	External extended mode (EXPE = 1)	Н	Hi-Z	Н	Hi-Z	Н			
PA6/ AS/ AH/ BS-B	Single-chip Hi-Z I mode (EXPE = 0)		Hi-Z	[AS, BS output] H	[AS, AH, BS output]	[AS, BS output]			
	External extended mode (EXPE = 1)	Н	Hi-Z	[AH output] L [Other than above]	[Other than above] Keep	[AH output] L [Other than above]			
				Keep		Keep			

Hi-Z

Keep

Н

Keep

Hi-Z

Keep

output] Hi-Z

above]

Keep

Keep

Hi-Z

[AS, AH, BS

output] Hi-Z [Other than

above]

Keep

[LHWR, LUB

[Other than

K

[Ī

Н

[(

а

K K

Н

[/

[(

а K

(EXPE = 0)

External

extended mode (EXPE = 1)

Single-chip

mode

Н

Hi-Z

Hi-Z

Hi-Z

Н

Keep

LLB

PA4/

LHWR/

Rev. 2.00 Sep. 10, 2008 Page 1086 of 1132

				Keep	Keep	Keep	Keep
PB1/	All	Hi-Z	Hi-Z	[CS output]	[CS output]	[CS output]	[CS output]
CS1/ CS2-B/				Н	Hi-Z	Н	Hi-Z
CS5-A/ CS6-B/				[Other than above]	[Other than above]	[Other than above]	[Other than above]
CS7-B				Keep	Keep	Keep	Keep
PB2/	All	Hi-Z	Hi-Z	[CS output]	[CS output]	[CS output]	[CS output]
CS2-A/ CS6-A				Н	Hi-Z	Н	Hi-Z
C50-A				[Other than above]	[Other than above]	[Other than above]	[Other than above]
				Keep	Keep	Keep	Keep
PB3/	All	Hi-Z	Hi-Z	[CS output]	[CS output]	[CS output]	[CS output]
CS3/ CS7-A				Н	Hi-Z	Н	Hi-Z
037-A				[Other than above]	[Other than above]	[Other than above]	[Other than above]
				Keep	Keep	Keep	Keep
Port D	External extended mode (EXPE = 1)	L	Hi-Z	Keep	Hi-Z	Keep	Hi-Z
	ROM enabled extended mode	Hi-Z	Hi-Z	Keep	[Address output]	Keep	[Address output]
					Hi-Z		Hi-Z
					[Other than above]		[Other than above]
					Keep		Keep
	Single-chip mode (EXPE = 0)	Hi-Z	Hi-Z	Keep	Keep	Keep	Keep

above]

Keep

above]

Keep

above]

Keep

above]

Keep

mode (EXPE = 1)



REJ09

	(EXPE = 0)					
PF7 to PF4			L/ Hi-Z*	Hi-Z	Keep	[Address output] Hi-Z
						[Other than above]
						Keep
	Single-chip mode (EXPE = 0)		Hi-Z	Hi-Z	Keep	Keep
Port H Single-chip mode (EXPE = 0)		node	Hi-Z	Hi-Z	Keep	Keep
	External extended mode (EXPE = 1)		Hi-Z	Hi-Z	Hi-Z	Hi-Z
Port I	t I Single-chip mode (EXPE = 0)		Hi-Z	Hi-Z	Keep	Keep
	External extended mode (EXPE = 1)	8-bit bus mode	Hi-Z	Hi-Z	Keep	Keep
		16-bit bus mode	Hi-Z	Hi-Z	Hi-Z	Hi-Z

Rev. 2.00 Sep. 10, 2008 Page 1088 of 1132 REJ09B0364-0200

Single-chip mode

External extended

extended mode

Single-chip mode

(EXPE = 0)

mode (EXPE = 1)ROM enabled

PF3 to

PF0

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Hi-Z

Keep

Keep

Keep

Keep

Keep

Hi-Z

[Address

Other than

output]

above]

Keep

Keep

Hi-Z

Keep

Keep

Keep

Keep

Keep

Keep

Keep

Hi-Z

Keep

Keep

RENESAS

Hi-Z

Keep Keep

Keep

Keep

Hi-Z

[Address

Other than

output]

above]

Keep

Keep

[Address

Other than above]

output] Hi-Z

Hi-Z

Hi-Z Keep

Keep

Hi-Z

ŀ ł

Rev. 2.00 Sep. 10, 2008 Page 1

Note: * Pb-free version




Figure C.1 Package Dimensions (FP-120BV)

Rev. 2.00 Sep. 10, 2008 Page REJ08

NMI	Connect this pin to VCC via a pull-up resistor
EXTAL	(Always used as a clock pin)
XTAL	Leave this pin open
WDTOVF	Leave this pin open
Port 1	Connect these pins to VCC via a pull-up resistor or to VSS via a pull-do
Port 2	resistor, respectively
Port 3	-
Port 6	-
PA2 to PA0	-
PB3 to PB1	-

Connect these pins to AVcc via a pull-up resistor or to AVss via a pull-up

RENESAS

MIDZ to MIDO (Always used as mode pins)

REJ09B0364-0200

PF7 to PF5
Port J
Port K
Port 5

Rev. 2.00 Sep. 10, 2008 Page 1092 of 1132

resistor, respectively

Port D	These pins are left open in the initial state for the address output.					
Port E						
PF4 to PF0	•					
Port H	(Used as a data bus)	_				
Port I	a data bus)	Connect these pins to VCC via a pull-up resistor or to VSS via a pull-down resistor, respectively, in the initial state for the general input.				
Vref	Connect this pin to	AVcc				

- Notes: 1. Do not change the initial value (input-buffer disabled) of PnICR, where n corre an unused pin. 2. When the pin function is changed from its initial state, use a pull-up or pull-do
 - resistor as needed
 - * Always used as a reset signal input pin in case of the H8SX/1638 Group.

Rev. 2.00 Sep. 10, 2008 Page

5. Voltage Detection Circuit (LVD)
6. Exception Handling
7. Interrupt Controller
8. User Break Controller (UBC)
9. Bus Controller (BSC)
10. DMA Controller (DMAC)
11. Data Transfer Controller (DTC)
12. I/O Ports
13. 16-Bit Timer Pulse Unit (TPU)
14. Programmable Pulse Generator (PPG)
15. 8-bit Timer (TMR)
16. Watch Dog Timer (WDT)
17. Serial Communication Interface (SCI, IrDA, CRC)
18. I2C Bus Interface 2 (IIC2)

19. A/D Converter

20. D/A Converter

21. RAM

22. Flash Memory 23. Boundary Scan

24. Clock Pulse Generator

25. Power-Down Modes

26. List of Registers

27. Electrical Characteristics

Appendix

Rev. 2.00 Sep. 10, 2008 Page 1096 of 1132

	TIOON TOOL GIOUP
20	Amended
	Description of 16-bit timer pulse unit (TPU)
	Signals for TGRA_0 to TGRD_0. These pins are used capture inputs, output compare outputs, or PWM output
77	Amended
	H'FEC000 to H'FEE000 of each mode
	[Before amendment] Access prohibited area \rightarrow
	[After amendment] Reserved area*3
78	Amended and added
	H'FEC000 to H'FE000 of each mode
	[Before amendment] Access prohibited area \rightarrow [After amendment] Reserved area* ¹
	Note 1 is added.
79	Amended
	H'FEC000 to H'FE2000 of each mode
	[Before amendment] Access prohibited area \rightarrow [After amendment] Reserved area* ³
80	Amended
	77 78 79

Note 1 is added

Figure 1.1 How to Read

in Each Operating Mode

of H8SX/1634 and

H8SX/1634L (2)

H'FEC000 to H'FF2000 of each mode

[Before amendment] Access prohibited area \rightarrow [After amendment] Reserved area* 1

	00	7 1111011404
4.3.1 Reset Status		Description of Bit 7
Register (RSTSR)		[Before amendment] External interrupt source → [After amendment] Interrupt source
Section 7 Interrupt	124	Amended
Controller		IER enables interrupt requests IRQ15 to IRQ0.
7.3.4 IRQ Enable Register (IER)		
7.3.6 IRQ Status	131,	Amended
Register (ISR)	132	Bit 15
		[Before amendment] IRQn \rightarrow [After amendment] IRQ15
		Bit 14
		[Before amendment] IRQn \rightarrow [After amendment] IRQ14
Section 10 DMA	276	Added
Controller (DMAC)		 Module stop state can be set.
10.1 Features		
10.3.5 DMA Block Size	284	Amended
Register (DBSR)		Bit table
		Initial Value of the Bit 31-16 and 15-0
		[Before amendment] Undefined \rightarrow [After amendment] All 0
10.5.8 Priority of	327	Amended
Channels		Positions of dotted lines have been corrected.
Figure 10.22 Example of Timing for Channel Priority		

Section 4 Reset

86

Amended



-	End Interrupt	000	714464
Е			When the DTC is activated by a DMAC transfer end in
			even if DISEL = 0, an automatic clearing of the relevant
			source flag is not automatically cleared by the DTC. The
			write 1 to the DTE bit by the DTC transfer and clear th
			source flag to 0.

11.9.9 Points for Caution 388 when Overwriting DTCER.

3 Added

REJ09

B, D, E, F, and H to K)		Notes on the port o and port b
12.1.3 Port Register	398	Added
(PORTn) (n = 1, 2, 3, 5, 6, A, B, D, E, F, and H to K)		Notes on the port 6 and port B
12.1.4 Input Buffer	399	Added
Control Register (PnICR) (n = 1, 2, 3, 5, 6, A, B, D, E, F, and H to K)		Notes on the port 6 and port B
12.2 Output Buffer	418	Amended
Control		(2) PA6/AS/AH/BS-B
12.2.6 Port A		[Before amendment] $\overline{\text{BSB}}$ _OE \rightarrow [After amendment] $\overline{\text{BS}}$ -B_OE
	420	Amended
		(6) PA2/BREQ/WAIT
	421	Amended
		(7) PA1/BACK/(RD/WR)
	422	Amended
		(8) PA0/BREQO/BS-A
		[Before amendment] $\overline{\text{BSA}}_\text{OE} \rightarrow$ [After amendment] $\overline{\text{BS-A}}_\text{OE}$
Table 12.5 Available		Replaced
Output Signals and Settings in Each Port	448	Replaced due to the correction of an error.
12.3.6 Port Function	456	Amended
Control Register 7 (PFCR7)		Descriptions for bits 7,6,5, and 4
(110111)		[Before amendment] 00: Setting prohibited \rightarrow [After amendment] 00: Setting invalid
Rev. 2.00 Sep. 10, 2008 Pag REJ09B0364-0200	ge 1100	of 1132 RENESAS

Figure 13.2 Block Diagram of TPU (Unit 1)		()	Channel 9 TCR TMDR TIORH TIORL TIER TSR
	channels 9 to 11	()	Channel 10 TCR TMDR TIOR TIER TSR
	ontrol logic for e	()	Channel 11 TCR TMDR TIOR TIER TSR

13.3.4 Timer Interrupt	507	Amended
Enable Register (TIER)		Bit name in the bit table
		Bit 2 TGIEC
13.4.6 Phase Counting	537,	Amended
Mode	538	Figure 13.28 Example of Phase Counting Mode 3 Ope
(c) Phase counting mode		Figure 13.29 Example of Phase Counting Mode 4 Ope

633

3 (d) Phase counting mode

Section16. Watchdog

Timer (WDT)

16.3.3 Reset Control/Status Register (RSTCSR)

Deleted

Description below for bit 7 is deleted

writing 0 to it.)

(When the CPU is used to clear this flag by writing 0 w corresponding interrupt is enabled, be sure to read the



Rev. 2.00 Sep. 10, 2008 Page RENESAS REJ09

17.7.8 Clock Output	720	Deleted				
 At mode switching At transition from smart card interface mode to software standby mode 		Set the data register (DR) and data direction register corresponding to the SCK pin to the values for the constate in software standby mode. (SCI_0, 1, 2, and 4)				
Section 18 I ² C Bus Interface 2 (IIC2)	739	Added Module stop function setting				
18.1 Features		mount of the second				
18.3.5 I ² C Bus Status Register (ICSR)	752	Deleted The description below for the bit 1 is deleted: [Clearing condition] When 0 is written to this bit after reading AAS = 1 (WFCPU is used to clear this flag by writing 0 while the cointerrupt is enabled, be sure to read the flag after writing the control of the control				
	753	Deleted The description below for the bit 0 is deleted: [Clearing condition] When 0 is written to this bit after reading ADZ = 1 (When CPU is used to clear this flag by writing 0 while the continuous interrupt is enabled, be sure to read the flag after writing the continuous				

771

Rev. 2.00 Sep. 10, 2008 Page 1102 of 1132

Added

6. Module stop function setting

RENESAS

18.7 Usage Notes

REJ09B0364-0200

		Note: Do not write to ADST when activation is by an extrigger. For details, see section 19.7.3, Notes on activation by an External Trigger.
19.3.5 A/D Control	785	Amended and added
Register (ADCR_1) Unit		Descriptions for bits 7,6, and 0 in the register table:
1		011: External trigger disabled
		Note: Do not write to ADST when activation is by an extrigger. For details, see section 19.7.3, Notes on activation by an External Trigger.
19.4.3 Input Sampling	792	Replaced
and A/D Conversion Time		Table 19.3 A/D Conversion Characteristics (EXCKS =
THILE		Table 19.4 A/D Conversion Characteristics (EXCKS =

Added

Amended

Added

783

798.

808

808

activation by an External ringger.

Descriptions for bits 7,6, and 0 in the register table:

Amended and added

001: External trigger disabled

Software Standby Mode

19.3.4 A/D Control

Register (ADCR_0) Unit

19.7.3 Notes on A/D

20.5.2 D/A Output Hold Function in Software Standby Mode

20.5.3 Notes on Deep

Trigger

Converter

Section 20 D/A

Activation by an External 799

REJ09

When this LSI make a transition to software standby m D/A conversion enabled, the D/A outputs are retained,

/		
22.8.2 User Program	851	Amended
Mode (2) Programming Procedure in User Program Mode		 The operating frequency of the CPU is set in the FPE parameter for initialization. The settable operating free of the FPEFEQ parameter ranges from 8 to 50 MHz.
22.14 Usage Notes	903	Amended
		5. Do not turn off the Vcc power supply nor remove the the PROM programmer during programming/erasure high voltage is applied to the flash memory. Doing so damage the flash memory permanently. If a reset is in reset must be released after the reset input period of 100ms.
	903	7. At powering on the Vcc power supply, fix the RES pir and set the flash memory to hardware protection sta power on timing must also be satisfied at a power-of power-on caused by a power failure and other factor
23. Boundary Scan		Amended
23.4.3 Boundary Scan	916	Table 23.4 Boundary Scan Register
Register (JTBSR)		Add "from TDI" to the item in the table and delete "from the pin names of the item in the table
23.5.2 Commands	920	Amended
		(5) CLAMP (Instruction Code: B'0010)
Rev. 2.00 Sep. 10, 2008 Page	ge 1104	
REJ09B0364-0200		RENESAS

Amended

MOD31 to MOD0

840

Register ER0 of CPU)
(5) Flash Multipurpose

Data Destination

CPU)

Parameter (FMPDR: General Register ER0 of

	deep software standby mode.
945	Amended
	Descriptions for bit 7 in the register table:
	When deep software standby mode is canceled due to interrupt, this bit remains at 1.
946	Amended
	Descriptions for bit 5 in the register table
	On-chip RAM Power Off 2
	RAMCUT 2 to 0 control the internal power supply to th RAM in deep software standby mode. For details, see descriptions of the RAMCUT0 bit.

Descriptions for bit 4 in the register table

On-chip RAM Power Off 1 RAMCUT 2 to 0 control the internal power supply to th

RAM in deep software standby mode. For details, see descriptions of the RAMCUT0 bit.

Descriptions for bit 0 in the register table

On-chip RAM Power Off 0

RAMCUT 2 to 0 control the internal power supply to th RAM in deep software standby mode.

RENESAS REJ09

Rev. 2.00 Sep. 10, 2008 Page

settles when deep software standby mode is canceled I external interrupt. 25.2.6 Deep Standby 949 Amended Interrupt Enable Register DPSIER enables or disables interrupts to clear deep so (DPSIER) standby mode. DPSIER is initialized by input of the reset signal on the but is not initialized by the internal reset signal upon exi

> deep software standby mode. Amended 949 Descriptions for bit 3 in the register table: Enables or disables exit from deep software standby me

IRQ3-A.

IRQ3-A.

THOSE DIES SCIECT THE THIRE FOR WITHOUT THE WICE WAITS WHITH

0: Disables exit from deep software standby mode by 1: Enables exit from deep software standby mode by

	Enables or disables exit from deep software standby r IRQ1-A.
	0: Disables exit from deep software standby mode by IRQ1-A.
	1: Enables exit from deep software standby mode by IRQ1-A.
950	Amended

IRQ0-A.

Descriptions for bit 0 in the register table: Enables or disables exit from deep software standby n

IRQ0-A. 0: Disables exit from deep software standby mode by

Descriptions for bit 1 in the register table:

IRQ0-A.

1: Enables exit from deep software standby mode by

R/(W)*1 IRQ3-A input specified in DPSIEGR is generated.

Descriptions for bit 2 R/W in the register table R/(W)*1 IRQ2-A input specified in DPSIEGR is generated.

Descriptions for bit 1 R/W in the register table R/(W)*1 IRQ1-A input specified in DPSIEGR is generated.

Descriptions for bit 0 R/W in the register table R/(W)*1

IRQ0-A input specified in DPSIEGR is generated.

		IRQ2-A input specified in DPSIEGR is generated.
		Descriptions for bit 1 in the register table
		IRQ1-A input specified in DPSIEGR is generated.
		Descriptions for bit 0 in the register table
		IRQ0-A input specified in DPSIEGR is generated.
25.2.9 Reset Status	954	Amended
Register (RSTSR)		The DPSRSTF bit in RSTSR indicates that deep softw standby mode has been canceled by an interrupt.
		RSTSR is not initialized by the internal reset signal up deep software standby mode.
	955	Descriptions for bit 7 in the register table
		Indicates that deep software standby mode has been by an interrupt source specified in DPSIER or DPSIEC internal reset is generated.
		[Setting condition] Deep software standby mode is car

an interrupt source.

Amended

upon exit from deep software standby mode.

956

25.2.10 Deep Standby

Backup Register

(DPSBKRn)



DPSBKRn (n = 15 to 0) is a 16-byte readable/writable

Although data in on-chip RAM is not retained in deep standby mode, data in this register is retained.

DPSBKRn (n=15 to 0) is not initialized by the internal i

store data during deep software standby mode.

Rev. 2.00 Sep. 10, 2008 Page

Break address mask register BL
Break address register CH
Break address register CL
Break address mask register CH
Break address mask register CL
Break address register DH
Break address register DL
Break address mask register DH
Break address mask register DL
Break control register A
Break control register B

Break control register C

Break control register D

BAMRBL

BARCH

BARCL

BAMRCL

BARDH

BARDL

BAMRDL

BRCRA

BRCRB

BRCRC

BRCRD

BAMRDH 16

BAMRCH 16

16

16

16

16

16

16

16

H'FFA0E

H'FFA10

H'FFA12

H'FFA14

H'FFA16

H'FFA18

H'FFA1A

H'FFA1C

H'FFA1E

H'FFA28

H'FFA2C

H'FFA30

H'FFA34

Rev. 2.00 Sep. 10, 2008 Page

REJ09

16

16

16

16

16

16

16

16

16

UBC

UBC 16

UBC 16

UBC 16

UBC

UBC

UBC

UBC

UBC

UBC 16

UBC

UBC

UBC

10910101 0					
Deep standby backup register 6	DPSBKR6	8	H'FFBF6	SYSTEM	8
Deep standby backup register 7	DPSBKR7	8	H'FFBF7	SYSTEM	8
Deep standby backup register 8	DPSBKR8	8	H'FFBF8	SYSTEM	8
Deep standby backup register 9	DPSBKR9	8	H'FFBF9	SYSTEM	8
Deep standby backup register 10	DPSBKR 10	8	H'FFBFA	SYSTEM	8
Deep standby backup register 11	DPSBKR 11	8	H'FFBFB	SYSTEM	8
Deep standby backup register 12	DPSBKR 12	8	H'FFBFC	SYSTEM	8
Deep standby backup register 13	DPSBKR 13	8	H'FFBFD	SYSTEM	8
Deep standby backup register 14	DPSBKR 14	8	H'FFBFE	SYSTEM	8
Deep standby backup register 15	DPSBKR 15	8	H'FFBFF	SYSTEM	8



	BARB23	BARB22	BARB21	BARB20	BARB19	BARB18	BARB17	BA
BARBL	BARB15	BARB14	BARB13	BARB12	BARB11	BARB10	BARB9	В
	BARB7	BARB6	BARB5	BARB4	BARB3	BARB2	BARB1	В
BAMRBH	BAMRB 31	BAMRB 30	BAMRB 29	BAMRB 28	BAMRB 27	BAMRB 26	BAMRB 25	B/ 24
	BAMRB 23	BAMRB 22	BAMRB 21	BAMRB 20	BAMRB 19	BAMRB 18	BAMRB 17	B/
BAMRBL	BAMRB 15	BAMRB 14	BAMRB 13	BAMRB 12	BAMRB 11	BAMRB 10	BAMRB 9	B/ 8
	BAMRB7	BAMRB6	BAMRB5	BAMRB4	BAMRB3	BAMRB2	BAMRB1	В
BARCH	BARC31	BARC30	BARC29	BARC28	BARC27	BARC26	BARC25	В
	BARC23	BARC22	BARC21	BARC20	BARC19	BARC18	BARC17	В

13

BARBH BARB31 BARB30 BARB29 BARB28 BARB27 BARB26

12

BAMRA7 BAMRA6 BAMRA5 BAMRA4 BAMRA3 BAMRA2 BAMRA1 B

11

10

9

BARB25 B. BARB17 B. BARB9 В

8

15

14

REJ09

	BARD23	BARD22	BARD21	BARD20	BARD19	BARD18	BARD17	BA
BARDL	BARD15	BARD14	BARD13	BARD12	BARD11	BARD10	BARD9	BA
	BARD7	BARD6	BARD5	BARD4	BARD3	BARD2	BARD1	BA
BAMRDH	BAMRD 31	BAMRD 30	BAMRD 29	BAMRD 28	BAMRD 27	BAMRD 26	BAMRD 25	B/ 24
	BAMRD 23	BAMRD 22	BAMRD 21	BAMRD 20	BAMRD 19	BAMRD 18	BAMRD 17	B/
BAMRDL	BAMRD 15	BAMRD 14	BAMRD 13	BAMRD 12	BAMRD 11	BAMRD 10	BAMRD 9	B/ 8
	BAMRD7	BAMRD6	BAMRD5	BAMRD4	BAMRD3	BAMRD2	BAMRD1	BA
BRCRA	_	_	CMFCPA	_	CPA2	CPA1	CPA0	_
	_	_	IDA1	IDA0	RWA1	RWA0	_	_
BRCRB	_	_	CMFCPB	_	CPB2	CPB1	CPB0	_
	_	_	IDB1	IDB0	RWB1	RWB0	_	_
BRCRC	_	_	CMFCPC	_	CPC2	CPC1	CPC0	_
	_	_	IDC1	IDC0	RWC1	RWC0	_	_
BRCRD	_	_	DMFCPD	_	CPD2	CPD1	CPD0	
	_	_	IDD1	IDD0	RWD1	RWD0	_	

	DPSBKR 6	BKUP67	BKUP66	BKUP65	BKUP64	BKUP63	BKUP62	BKUP61	В
	DPSBKR 7	BKUP77	BKUP76	BKUP75	BKUP74	BKUP73	BKUP72	BKUP71	В
	DPSBKR 8	BKUP87	BKUP86	BKUP85	BKUP84	BKUP83	BKUP82	BKUP81	В
	DPSBKR 9	BKUP97	BKUP96	BKUP95	BKUP94	BKUP93	BKUP92	BKUP91	В
	DPSBKR 10	BKUP107	BKUP106	BKUP105	BKUP104	BKUP103	BKUP102	BKUP101	В
	DPSBKR 11	BKUP117	BKUP116	BKUP115	BKUP114	BKUP113	BKUP112	BKUP111	В
	DPSBKR 12	BKUP127	BKUP126	BKUP125	BKUP124	BKUP123	BKUP122	BKUP121	В
	DPSBKR 13	BKUP137	BKUP136	BKUP135	BKUP134	BKUP133	BKUP132	BKUP131	В
	DPSBKR 14	BKUP147	BKUP146	BKUP145	BKUP144	BKUP143	BKUP142	BKUP141	В
	DPSBKR 15	BKUP157	BKUP156	BKUP155	BKUP154	BKUP153	BKUP152	BKUP151	В
7	Amen								_
	SCKCR	PSTOP	1				IC.	ko ic	`K

PCK1

PCK0

101

BC

BCK2



PCK2

Rev. 2.00 Sep. 10, 2008 Page

REJ09

BARCL	Initialized	_	_	_	_	Initialized*1	Initia
BAMRCH	Initialized	_	_	_	_	Initialized*1	Initia
BAMRCL	Initialized	_	_	_	_	Initialized*1	Initia
BARDH	Initialized	_	_	_	_	Initialized*1	Initia
BARDL	Initialized	_	_	_	_	Initialized*1	Initia
BAMRDH	Initialized	_	_	_	_	Initialized*1	Initia
BAMRDL	Initialized	_	_	_	_	Initialized*1	Initia
BRCRA	Initialized	_	_	_	_	Initialized*1	Initia
BRCRB	Initialized	_	_	_	_	Initialized*1	Initia
BRCRC	Initialized	_	_	_	_	Initialized*1	Initia
BRCRD	Initialized	_	_	_	_	Initialized*1	Initia

	DPSBKR7	Initialized	_	_	_	_	— Initializ
	DPSBKR8	Initialized	_	_	_	_	— Initializ
	DPSBKR9	Initialized	_	_	_	_	— Initializ
	DPSBKR10	Initialized	_	_	_	_	— Initializ
	DPSBKR11	Initialized	_	_	_	_	— Initializ
	DPSBKR12	Initialized	_	_	_	_	— Initializ
	DPSBKR13	Initialized	_	_	_	_	— Initializ
	DPSBKR14	Initialized	_	_	_	_	— Initializ
	DPSBKR15	Initialized	_	_	_	_	— Initializ
1036	Amended	d					
	DPSBYCR	Initialized	_	_	_	_	Initializ
	DPSWCR	Initialized	_	_	_	_	Initializ
	DPSIER	Initialized	_	_	_	_	Initializ
	DPSIFR	Initialized	_	_	_	_	Initializ
	DPSIEGR	Initialized	_	_	_	_	Initializ
1045	Amended						
	Hardware			2	7	μА	$T_{_a} \leq 50^{\circ}C$
	standby m		_		25		50°C < T _a

Ratings	i '
Table 27.2	
DC Characteristics (2)	

26.3 Register States in Each Operating Mode

Section 27 Electrical

27.1 Absolute Maximum

Characteristics



Rev. 2.00 Sep. 10, 2008 Page REJ09

		modules.
		(1) Section 5 Voltage Detection Circuit (LVD)
Cover	_	Replaced
		Product names due to the addition of theH8SX1 Group.
How to Use This Manual	_	Replaced
		Name of group: H8SX/1638L Group
Section 1 Overview	1	Replaced
1.1 Features		
1.1.2 Overview of Functions	2 to 7	Replaced
		Table 1.1 Overview of Functions

Added

Replaced

Replaced

Table 1.3 List of Products

Figure 1.2 Block Diagram

Table 1.2 Comparison of Support Functions in the

Figure 1.1 How to Read the Product Name Code

H8SX/1638 Group and the 1638L Group.

1.4.2 Correspondence	13	Replaced
between Pin Configuration and Operating Modes		Table 1.4 Pin Configuration in Each Operating Mo (H8SX/1638 Group and H8SX/1638L Group)

Rev. 2.00 Sep. 10, 2008 Page 1118 of 1132

8

9

11

RENESAS

1.2 List of Products

1.3 Block Diagram

	,	·
(RSTSR)		Replaced due to the addition of the power-on resvoltage-monitoring reset.
4.5 Power-on Reset (POR) (H8SX/1638L Group)	89	Added
		Added due to the addition of the power-on reset.
4.6 Power Supply Monitoring Reset (H8SX/1638L Group)	90	Added
		Added due to the addition of the power supply m reset.
4.9 Determination of Reset 92 Generation Source	92	Replaced
		Replaced due to the addition of the power supply monitoring reset.
Section 6 Exception Handling	110	Replaced
6.6.1 Interrupt Sources		Table 6.7 Interrupt Sources
		Replaced due to the addition of the LVD.

83, 84 Replaced

86, 87 Replaced

Section 4 Reset

4.1 Types of Reset

4.3.1 Reset Status Register



Rev. 2.00 Sep. 10, 2008 Page

rigare ole ridarede map in Each Operating mode H8SX/1632 Group and 1632L Group (1)

Figure 3.3 Address Map in Each Operating Mode H8SX/1632 Group and 1632L Group (2)

Table 4.1 Reset Names And Sources Figure 4.1 Block Diagram of Reset Circuit Replaced due to the addition of the power-on res

voltage-monitoring reset.

7.3.6 IRQ Status Register (ISR)	131 to	Replaced
	133	Replaced due to the addition of the LVD.
7.5 Interrupt Exception	137 to 142	Replaced
Handling Vector Table		Table 7.2 Interrupt Sources, Vector Address Offse Interrupt Priority
		Replaced due to the addition of the LVD.
Section 12. I/O Ports	461,	Replaced
12.3.9 Port Function Control Register B (PFCRB)	462	Replaced due to the addition of the LVD.
Section 21. RAM	809	Replaced
		21. RAM
		Replaced due to the addition of the H8SX/1638L 0
Section 22. Flash Memory	811	Replaced
22.1 Features		ROM size
		Replaced due to the addition of the H8SX/1638L
Section 25. Power-Down	936	Replaced
Modes		Table 25.1 States of Operation
25.1 Features		Figure 25.1 Mode Transitions
		Replaced due to the addition of the LVD.
25.2.6 Deep Standby Interrupt Enable Register (DPSIER)	949	Added
		Bit 5 and Bit 4
		Added due to the addition of the LVD.
25.2.7 Deep Standby	951	Replaced
Interrupt Flag Register (DPSIFR)		Bit 5 and Bit 4
(DI OII II)		Replaced due to the addition of the LVD.
Rev. 2.00 Sep. 10, 2008 Page 11 REJ09B0364-0200	120 of 110	RENESAS

*(ENESV2

25.8.1 Entry to Deep Software Standby Mode	964	Replaced
		Replaced due to the addition of the LVD.
25.8.2 Exit from Deep	965	Replaced
Software Standby Mode		Exit from deep software standby mode by exterinterrupt pins
		Replaced due to the addition of the LVD and TM
	965	Added
		2. Exit from deep software standby mode by a vomonitoring reset*
		3. Exit from power-on reset*
		Added due to the addition of the voltage monitor and power-on reset.
25.9.4 Timing Sequence at Power-On	977	Replaced
		Replaced due to the addition of the power-on res
25.12.7 Conflict between a transition to deep software standby mode and interrupts	983	Replaced
		Replaced due to the addition of the voltage mon interrupt.

960

960.

961

Replaced

Added

1. Exit from software standby mode by interrupt Replaced due to the addition of the 32K timer, vo

Added due to the addition of the voltage monitori

monitoring reset, and power-on reset.

2. Exit from voltage monitoring reset*2

3. Exit from power-on reset*2

and power on reset.

25.7.2 Exit from Software

Standby Mode





Rev. 2.00 Sep. 10, 2008 Page



		Table 27.7 Conditions of clock timing
		Replaced due to the addition of the H8SX/1638L
27.4.3 Bus Timing	1054	Replaced
	to 1056	Table 27.8 Conditions of bus timing (1)
		Table 27.8 Conditions of bus timing (2)
		Replaced due to the addition of the H8SX/1638L
27.4.4 DMAC Timing	1069	Replaced
		Table 27.9 Conditions of DMAC timing
		Replaced due to the addition of the H8SX/1638L
27.5 A/D Conversion Characteristics	1080	Replaced
		Table 27.11 Conditions of A/D conversion charac
		Replaced due to the addition of the H8SX/1638L
27.6 D/A Conversion Characteristics	1080	Replaced
		Table 27.12 Conditions of D/A conversion characteristics
		Replaced due to the addition of the H8SX/1638L
27.7 Flash Memory Characteristics	1081, 1082	Replaced
		Replaced due to the addition of the H8SX/1638L
27.8 Power-On Reset Circuit and Voltage-Detection Circuit Characteristics (H8SX/1638L Group)	1082, 1083	Replaced
		Replaced due to the addition of the power-on res LVD.

Replaced

Replaced due to the addition of the H8SX/1638L (

27.4.2 Control Signal Timing 1053

Rev. 2.00 Sep. 10, 2008 Page 1122 of 1132 RENESAS REJ09B0364-0200

Rev. 2.00 Sep. 10, 2008 Page

	Boundary scan communas
\mathbf{A}	Buffer operation
A/D conversion accuracy796	Burst access mode
Absolute accuracy796	Burst ROM interface
Acknowledge	Bus access modes
Address error	Bus arbitration
Address map76	Bus configuration
Address modes 301	Bus controller (BSC)
Address/data multiplexed I/O	Bus cycle division
interface	Bus width
All-module-clock-stop mode 934, 959	Bus-released state
Area 0	Byte control SRAM interface
Area 1	
Area 2	
Area 3	C
Area 4	Cascaded connection
Area 5	Cascaded operation
Area 6	Chain transfer
Area 7	Chip select signals
Area division	Clock pulse generator
Asynchronous mode	Clock synchronization cycle (Tsy)
AT-cut parallel-resonance type927	Clocked synchronous mode
Available output signal and settings in	Communications protocol
11 variable bashar signar and sevenigs in	Communications protocommunication

each port440

Average transfer rate generator............. 642



Boot mode..... Boundary scan commands

Compare match A

Compare match B

REJ09

D/A converter	803	Flash program/erase frequency
Data direction register	397	parameter
Data register	398	Free-running count operation
Data transfer controller (DTC)	353	Frequency divider
Direct convention	711	Full address mode
DMA controller (DMAC)	275	Full-scale error
Double-buffered structure		
Download pass/fail result parameter	832	
DTC vector address	365	G
DTC vector address offset	365	General illegal instructions
Dual address mode	301	
		Н
\mathbf{E}		Hardware protection
Endian and data alignment		Hardware standby mode
Endian format	207	
Error protection	868	
Error signal	711	Ţ
Exception handling	101	I/O ports
Exception-handling state	68	I ² C bus format
Extended repeat area	299	I ² C bus interface2 (IIC2)
Extended repeat area function	314	ID code
Extension of chip select (\overline{CS}) assertion		Idle cycle
period	228	Illegal instruction
External access bus	196	Input buffer control register
External bus	201	Input capture function
External bus clock (B ϕ)197,	923	Internal interrupts
External bus interface	206	Internal peripheral bus
External clock	928	internal peripheral ous

Interval timer mode	636	
Inverse convention	712	0
IRQn interrupts	135	Offset addition
		Offset error
		On-board programming
J		On-board programming mode
JTAG interface	773	On-chip baud rate generator
		On-chip ROM disabled extended
		On-chip ROM enabled extended
L		Open-drain control register
Little endian	207	Oscillator
	207	Output buffer control
		Output trigger
M		Overflow
Mark state	686 727	
Master receive mode	ŕ	
Master transmit mode		P
MCU operating modes		Package dimensions
Memory MAT configuration		Parity bit
Mode 2		Periodic count operation
Mode 4		Peripheral module clock (Pφ)
Mode 5		Phase counting mode
Mode 6		Pin assignments
Mode 7		Pin functions
Mode pin		PLL circuit
Multi-clock mode		Port function controller
Multiprocessor bit		Port register
		1 011 10 5 10101
		Rev. 2.00 Sep. 10, 2008 Page

Number of Access Cycles

Pull-up MOS control register	DOFR	282, 99
PWM modes 528	DPFR	
	DPSBYCR	
	DPSIEGR	99
Q	DPSIER	99
Quantization error	DPSIFR	99
C	DPSWCR	99
	DR	398, 99
R	DSAR	280, 99
RAM 809	DTCCR	361, 99
Read strobe (RD) timing 227	DTCER	360, 99
Register addresses	DTCR	283, 99
Register Bits	DTCVBR	363, 99
Register configuration in each port 396	ENDIANCR	191, 99
Registers	EXR	
ABWCR175, 994, 1016, 1035	FCCS	823, 99
ADCSR	FEBS	
ASTCR176, 994, 1016, 1035	FECS	826, 9
BCR1188, 995, 1017, 1035	FKEY	827, 9
BCR2190, 995, 1017, 1035	FMATS	
BROMCR193, 995, 1017, 1035	FMPAR	
BRR	FMPDR	
CCR	FPCS	826, 99
CPUPCR121, 998, 1021, 1038	FPEFEQ	
CRA	FPFR	
CRB	FTDAR	829, 99

Programming/erasing interface

register 823

DDR......397, 990, 1

DMDR 285, 993, 1

DMRSR

ISCRL			
	126, 994, 1016, 1035		1022,
ISR	131, 998, 1021, 1038	PORT	398, 998,
MAC	39	RAMER	842, 995,
MDCR	70, 995, 1017, 1036	RDNCR	182, 994,
MPXCR	195, 995, 1017, 1035	RDR	649, 999,
MRA	356	RSR	
MRB	357	RSTCSR	633, 1000,
MSTPCRA	940, 995, 1017, 1036	RSTSR	996,
MSTPCRB	940, 995, 1017, 1036	SAR	358, 753, 996,
MSTPCRC	943, 995, 1017, 1036	SBR	
NDERH	565, 987, 999, 1005,	SBYCR	937, 995,
	1022, 1028, 1039	SCKCR	924, 995,
NDERL	565, 987, 999, 1005,	SCMR	668, 999,
	1022, 1028, 1039	SCR	654, 999,
NDRH	570, 988, 999, 1005,	SDBPR	•••••
	1022, 1029, 1040	SDBSR	
NDRL	570, 988, 999, 1005,	SDID	
	1022, 1029, 1040	SEMR	676, 996,
ODR	401, 991, 1010, 1032	SMR	650, 999,
PC	36	SRAMCR	192, 995,
PCR	575	SSIER	134, 992,
PCR (I/O port)	400	SSR	660, 999,
DCD(I/O	991, 1010, 1032	SYSCR	72, 995,

IER...... 124, 998, 1021, 1038

INTCR 120, 998, 1021, 1038

IPR...... 122, 994, 1015, 1034

ISCRH 126, 994, 1016, 1035

PMR......577, 987,

......1022,

PODRH......567, 987,

......1022,

PODRL 567, 987,

	Scan mode
TCR(TMR)1000, 1023, 1041	Serial communication interface (S
TCR(TPU)1000, 1006, 1008, 1024,	Short address mode
1041	Single address mode
TCSR (TMR)611	Single mode
TCSR (WDT)631	Slave receive mode
TCSR(TMR)1000, 1024, 1041	Slave transmit mode
TCSR(WDT)1000, 1023, 1040	Sleep instruction exception handl
TDR650, 999, 1022, 1040	Sleep mode
TGR511, 989, 990, 1001,	Slot illegal instructions
1007, 1008, 1009, 1024,	Smart card interface
1030, 1031, 1041	Software protection
TIER506, 989, 990, 1001,	
1007, 1008, 1024, 1029,	Software standby mode
1030, 1031, 1041	Space state
TIOR488, 988, 989, 990,	Stack status after exception handl
1001, 1006, 1008, 1024,	Standard serial communication in
1029, 1030, 1031, 1041	specifications for boot mode
TMDR486, 988, 989, 990,	Start bit
1000, 1006, 1008, 1024,	State transition of TAP controller
1029, 1030, 1031, 1041	State transitions
TSR 507, 650	Stop bit
TSR(TPU)989, 990, 1001, 1007,	Strobe assert/negate timing
	Synchronous clearing
1008, 1024, 1029, 1030,	Synchronous operation
	Synchronous presetting
181K512, 1000, 1024, 1041	System clock (I\phi)
TSTR512, 1000, 1024, 1041	
Rev. 2.00 Sep. 10, 2008 Page 1130 of 1132	
nev. 2.00 Sep. 10, 2006 Page 1130 01 1132	
REJ09B0364-0200	FSAS

Sample-and-hold circuit.....

Scan mode....

Trap instruction exception handling 111	Watchdog timer mode	
	Waveform output by compare ma	
	Write data buffer function	
U	Write data buffer function for exte	
User boot MAT 816	data bus	
User boot mode	Write data buffer function for per	

User break controller (UBC) 159 User MAT...... 816

Trap instruction exception handling 111

Write data buffer function for permodules.....

REJ09

Renesas 32-Bit CISC Microcomputer Hardware Manual H8SX/1638 Group, H8SX/1638L Group

Publication Date: Rev.1.00, Sep. 13, 2007

Rev.2.00, Sep. 10, 2008

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.
Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

© 2008. Renesas Technology Corp., All rights reserved. Printed in Japan.



RENESAS SALES OFFICES

http://www.rei

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: -865 (21) 5877-1818, Fax: -485 (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <655 &213-0200, Fax: <655 &278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bidg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82 × (2) 796-3115, Fax: <82 × (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, M. Tel: <603> 7955-9390, Fax: <603> 7955-9510

H8SX/1638 Group, H8SX/1638L Group Hardware Manual



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for 8-bit Microcontrollers - MCU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

CY8C20524-12PVXIT CY8C28433-24PVXIT MB95F012KPFT-G-SNE2 MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2 MB95F263KPF-G-SNE2 MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F398KPMC-G-SNE2 MB95F636KWQN-G-SNE1 MB95F696KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F698KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-G-SNE2 MB95F631ECDFBV0 C8051F389-B-GQ C8051F392-A-GMR ISD-ES1600_USB_PROG 901015X SC705C8AE0VFBE STM8TL53G4U6 PIC16F877-04/P-B R5F10Y17ASP#30 CY8C3MFIDOCK-125 403708R MB95F354EPF-G-SNE2 MB95F564KPFT-G-SNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F636KPMC-G-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2 MC908QY8CDWER MC9S08PT16AVLD MC9S08PT32AVLH MC9S08PT60AVLC MC9S08PT60AVLH C8051F500-IQR LC87F0G08AUJA-AH CP8361BT STM8S207C6T3 CG8421AF