## LV52204MT

## Bi-CMOS IC

## LED Boost Driver with PWM and 1-Wire Dimming

ON Semiconductor ${ }^{\text {® }}$

## Overview

The LV52204MT is a high voltage boost driver for LED drive.
LED current is set by the external resistor R1 and LED dimming can be done by changing FB voltage with PWM or 1-Wire.

## Features

- Operating Voltage from 2.7 V to 5.5 V
- 1-Wire 32 level digital and PWM dimming
- Integrated 40V MOSFET
- 600 kHz Switching Frequency


WDFN6 2x2, 0.65P

## Typical Applications

- LED Display Backlight Control



## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\text {CC }}$ max | $\mathrm{V}_{\mathrm{CC}}$ | 6.0 | V |
| Maximum pin voltage 1 | V1 max | SW | 40 | V |
| Maximum pin voltage2 | V2 max | Other pin | 5.5 | V |
| Allowable power dissipation | Pd max | $\mathrm{Ta}=25^{\circ} \mathrm{C} * 1$ | 2.05 | W |
| Operating temperature | Topr |  | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

*1 Mounted on a specified board: $70 \mathrm{~mm} \times 50 \mathrm{~mm} \times 1.2 \mathrm{~mm}$ (4 layer glass epoxy)
Caution 1) Absolute maximum ratings represent the values which cannot be exceeded for any length of time.
Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Recommendation Operating Condition at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :--- | :--- | ---: | :---: |
| Supply voltage range 1 | $V_{\text {CC }}$ op | $V_{C C}$ | 2.7 to 5.5 | V |
| PWM frequency | Fpwm | PWM MODE | 300 to 100 k | Hz |
| PWM minimum duty | Fduty | $10 \mathrm{kHz}, \mathrm{VIN} \geq 3.3 \mathrm{~V},-30^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} * 2$ | 2 | $\%$ |
|  |  | $20 \mathrm{kHz}, \mathrm{VIN} \geq 3.3 \mathrm{~V},-30^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} * 2$ | 4 | $\%$ |
|  |  | $30 \mathrm{kHz}, \mathrm{VIN} \geq 3.3 \mathrm{~V},-30^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} * 2$ | $\%$ |  |

## *2 Guaranteed by design

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Electrical Characteristics Analog block at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, unless otherwise specified

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Standby current dissipation | ${ }^{\text {ICC }} 1$ | SHUTDOWN |  | 0 | 5 | $\mu \mathrm{A}$ |
| DC/DC current dissipation | 1 cc 2 | $\mathrm{V}_{\text {OUT }}=30 \mathrm{~V}, \mathrm{ILED}=20 \mathrm{~mA}$ |  |  | 1 | mA |
| FB voltage | Vfb | PWM duty $100 \%$ | 0.19 | 0.2 | 0.21 | V |
| FB pin leak current | Ifb |  |  |  | 1 | $\mu \mathrm{A}$ |
| OVP voltage | Vovp | SW | 37 | 38 | 39 | V |
| SWOUT ON resistance | Ron | $\mathrm{IL}=100 \mathrm{~mA}$ |  | 700 |  | $\mathrm{m} \Omega$ |
| NMOS switch current limit | ILIM | $\mathrm{Vfb}=200 \mathrm{mV}$ |  | 0.7 |  | A |
| OSC frequency | Fosc |  |  | 600 |  | kHz |
| High level input voltage | $\mathrm{V}_{1 \mathrm{~N} \mathrm{H}}$ | SWIRE | 1.5 |  | $\mathrm{V}_{\mathrm{Cc}}$ | V |
| Low level input voltage | $\mathrm{V}_{\text {IN }} \mathrm{L}$ | SWIRE | 0 |  | 0.4 | V |
| Under voltage lockout | Vuvlo | $\mathrm{V}_{\text {IN }}$ falling |  | 2.2 |  | V |
| SWIRE output voltage <br> for Acknowledge | Vack | Rpullup $=15 \mathrm{k} \Omega$ |  |  | 0.4 | V |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Recommended SWIRE Timing at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.6 \mathrm{~V}$, unless otherwise specified

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| SWIRE setup time1 from shutdown | Ton1 | PWM duty more than $2 \%$, <br> VIN $\geq 3.3 \mathrm{~V},-30^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C} * 3$ | 2 |  |  | $\mu \mathrm{S}$ |
| SWIRE setup time2 from shutdown | Ton2 |  | 20 |  |  | $\mu \mathrm{s}$ |
| SWIRE mode selectable time | Tsel |  | 1 |  | 2.2 | ms |
| SWIRE delay time to start digital mode detection | Tw0 |  | 100 |  |  | $\mu \mathrm{S}$ |
| SWIRE low time to switch to digital mode | Tw1 |  | 260 |  |  | $\mu \mathrm{S}$ |
| SWIRE low time to shutdown | Toff |  | 8.9 |  |  | ms |
| SWIRE start time for digital mode programming | Tstart |  | 2 |  |  | $\mu \mathrm{S}$ |
| SWIRE end time for digital mode programming | Tend |  | 2 |  | 360 | $\mu \mathrm{S}$ |
| SWIRE High time of bit 0 | Th0 | Bit detection $=0$ | 2 |  | 180 | $\mu \mathrm{s}$ |
| SWIRE Low time of bit 0 | TIO | Bit detection $=0$ | Th0 $\times 2$ |  | 360 | $\mu \mathrm{S}$ |
| SWIRE High time of bit 1 | Th1 | Bit detection = 1 | TI1 $\times 2$ |  | 360 | $\mu \mathrm{s}$ |
| SWIRE Low time of bit1 | TI1 | Bit detection = 1 | 2 |  | 180 | $\mu \mathrm{s}$ |
| DCDC startup delay | Tdel |  |  | 2 |  | ms |
| Delay time of Acknowledge | Tackd |  |  |  | 2 | $\mu \mathrm{s}$ |
| Duration of Acknowledge | Tack |  |  |  | 512 | $\mu \mathrm{s}$ |

*3 Guaranteed by design

## Block Diagram



## Pin Connections



## Pin Function

| PIN \# | Pin Name |  |
| :---: | :--- | :--- |
| 1 | FB | Feedback pin. |
| 2 | FCAP | Filtering capacitor terminal for PWM mode. |
| 3 | GND | Ground |
| 4 | SW | Switch pin. Drain of the internal power FET. |
| 5 | SWIRE | 1-wire dimming control and PWM dimming input (active High). |
| 6 | VCC | Supply voltage. |
|  | Expose-pad | Connect to GND on PCB. |

Pd max - Ta


## LED Current Setting

LED current is set by an external resistor connected between the FB pin and ground.

$$
\mathrm{I}_{\mathrm{LED}}=\mathrm{V}_{\mathrm{FB}} / \mathrm{R}_{\mathrm{FB}} .
$$

The $\mathrm{V}_{\text {FB }}$ can be controled by two dimming modes, PWM Mode or Digital Mode.In PWM mode, PWM input is converted into a near DC current by the internal resistor R that was equivalent to $60 \mathrm{k} \Omega( \pm 10 \%)$ and the external capacitor $\mathrm{C}_{\mathrm{FCAP}}$ as a low pass filter with a cut-off frequency $\mathrm{fc}=1 / 2 \pi \mathrm{R}_{\mathrm{FCAP}}$. The $\mathrm{V}_{\mathrm{FB}}$ can be adjusted by altering the duty cycle of the PWM signal (See Fig.1).

$$
\mathrm{V}_{\mathrm{FB}}=200(\mathrm{mV}) \times \text { PWM Duty }(\%)
$$

On the other hand, $\mathrm{V}_{\mathrm{FB}}$ can be selected one from among 32steps in Digital Mode (See Fig.2).


Fig1. VFB vs. PWM Duty (PWM mode)


Fig2. VFB vs. Data Register Value (Digital mode)

## Dimming Mode Selection

Dimming Mode is selected by a specific pattern of the SWIRE within Tsel (1ms) from the startup of the device every time. In order to startup the device, the SWIRE must keep high for longer than Ton.

## PWM Mode

The dimming mode is set to PWM mode when it is not recognized as a digital mode within Tsel. To enter Digital Mode, the SWIRE is required keeping in low state for Tw1 (See Fig.4). If the PWM frequency is used faster than 6.6 kHz , the dimming mode is set to PWM mode only. But slower than 6.6 kHz , it is necessary to avoid entering the digital mode condition, such as SWIRE keeps high for longer than Tsel. PWM is enabled after Tdel from Tsel.


Fig3. SWIRE Timing Diagram in PWM mode

## Digital Mode

To enter Digital Mode, SWIRE should be taken high for more than Tw0 $(100 \mu \mathrm{~s})$ from the first rising edge and keep low state for $\mathrm{Tw} 1(260 \mu \mathrm{~s})$ before $\mathrm{Tsel}(1 \mathrm{~ms})$.


Fig4. SWIRE Timing Diagram in Digital mode
It is required sending the device address byte and the data byte to select $V_{F B}$. The bit detection is determined by the ratio of Th and Tl (See Fig6). The start condition for the bit transmission required SWIRE high for at least Tstart. The end condition is required SWIRE low for at least Tend. When data is not being transferred, SWIRE is set in the "H" state. These registers are initialized with POR (Power On Reset).
In the LV52204MT, the device address (DA7 to DA0) is specified as " 01110010 ". D7 is setting for the acknowledge response. If the device address and the data byte are transferred on $\mathrm{D} 7=1$, the ACK signal is sent from the receive side to the send side. The acknowledge signal is issued when SWIRE on the send side is released and SWIRE on the receive side is set to low state. D6 and D5 need to send 0. D4 to D0 allow to changing the FB voltage.

|  | Register | BIT | Description |
| :---: | :---: | :---: | :---: |
| Device <br> Address | DA7 | 7 | 0 |
|  | DA6 | 6 | 1 |
|  | DA5 | 5 | 1 |
|  | DA4 | 4 | 1 |
|  | DA3 | 3 | 1 |
|  | DA2 | 2 | 0 |
|  | DA1 | 1 | 0 |
|  | DA0 | 0 | 1 |

Table1. Device Address Description

|  | Register | BIT |  |
| :--- | :---: | :---: | :--- |
| Data | D7 | 7 | 0 = Acknowledge disabled <br> 1 = Acknowledge enabled |
|  | D6 | 6 | 0 |
|  | D5 | 5 | 0 |
|  | D4 | 4 | Data bit 4 |
|  | D3 | 3 | Data bit 3 |
|  | D2 | 2 | Data bit 2 |
|  | D1 | 1 | Data bit 1 |
|  | D0 | 0 | Data bit 0 |

Table2. Data Description


Fig5. Example of writing data


Fig6. Bit detection Diagram

|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | FB voltage (mV) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1/0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1/0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 5 |
| 2 | 1/0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 8 |
| 3 | 1/0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 11 |
| 4 | 1/0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 14 |
| 5 | 1/0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 17 |
| 6 | 1/0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 20 |
| 7 | 1/0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 23 |
| 8 | 1/0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 26 |
| 9 | 1/0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 29 |
| 10 | 1/0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 32 |
| 11 | 1/0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 35 |
| 12 | 1/0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 38 |
| 13 | 1/0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 44 |
| 14 | 1/0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 50 |
| 15 | 1/0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 56 |
| 16 | 1/0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 62 |
| 17 | 1/0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 68 |
| 18 | 1/0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 74 |
| 19 | 1/0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 80 |
| 20 | 1/0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 86 |
| 21 | 1/0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 92 |
| 22 | 1/0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 98 |
| 23 | 1/0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 104 |
| 24 | 1/0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 116 |
| 25 | 1/0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 128 |
| 26 | 1/0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 140 |
| 27 | 1/0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 152 |
| 28 | 1/0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 164 |
| 29 | 1/0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 176 |
| 30 | 1/0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 188 |
| 31 | 1/0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | *200 |

(*Default)
Table3. Data Register vs. FB Voltage

## LV52204MT

## Start up and Shutdown

The device becomes enabled when SWIRE is initially taken high.The dimming mode is determined within Tsel and the boost converter start up after Tdel. To place the device into shutdown mode, the SWIRE must be held low for Toff.

PWM MODE


Digital MODE


Fig7.Start up and shutdown diagram

## LV52204MT

## Open LED Protection

If SW terminal voltage exceeds a threshold Vovp ( 38 V typ) for 8 cycles, boost converter enters shutdown mode. In order to restart the IC, SWIRE signal is required again.

## Over Current Protection

Current limit value for built-in power MOS is around 0.7 A . The power MOS is turned off for each switching cycle when peak current through it exceeds the limit value.

## Under Voltage Lock Out (UVLO)

UVLO operation works when $\mathrm{V}_{\mathrm{IN}}$ terminal voltage is below 2.2 V .

## Thermal Shutdown

When chip temperature is too high, boost converter is stopped.

## Application Circuit Diagram

10LEDs


L1: VLS3012T-220M49 (TDK), VLF504015MT-220M (TDK)
D1: MBR0540T1 (ON semi), NSR05F40 (ONsemi)
C2: GRM21BR71H105K (Murata), C1608X5R1H105K (TDK)

## 6LEDs



L1: VLS3012T-100M72 (TDK), VLF302512M-100M (TDK)
D1: MBR0540T1 (ON semi), NSR05F40 (ONsemi)
C2: GRM21BR71H105K (Murata), C1608X5R1H105K (TDK)

Typical Characteristics $\left(\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{~L}=22 \mu \mathrm{H}, \mathrm{T}=25^{\circ} \mathrm{C}\right.$, unless otherwise specified)


FB voltage - DATA register





FB voltage - PWM duty




## PACKAGE DIMENSIONS

## WDFN6 2x2, 0.65P

CASE 511BR-01
ISSUE O


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994
CONTROLLING DIMENSION: MILLIMETERS
2. DIMENSION b APPLIES TO PLATED

TERMINAL AND IS MEASURED BETWEEN
0.15 AND 0.25 mm FROM THE TERMINAL TIP
4. COPLANARITY APPLIES TO THE EXPOSED 4. COPLANARITY APPLIES TO THE EXP

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 0.70 | 0.80 |
| A1 | 0.00 | 0.05 |
| A3 | 0.20 REF |  |
| b | 0.25 | 0.35 |
| D | 2.00 BSC |  |
| D2 | 1.50 | 1.70 |
| E | 2.00 BSC |  |
| E2 | 0.90 | 1.10 |
| e | 0.65 BSC |  |
| L | 0.20 | 0.40 |
| L1 | --- | 0.15 |

## GENERIC MARKING DIAGRAM*


*This information is generic. Please refer to device data sheet for actual part marking. $\mathrm{Pb}-$ Free indicator, G or microdot $\bullet$, may or may not be present.

RECOMMENDED MOUNTING FOOTPRINT


DIMENSIONS: MILLIMETERS

## LV52204MT is as follows.

## MARKING DIAGRAM



W4 = Device Code
M = Date Code

- = Pb-Free Package


## WDFN6(2.0*2.0) 3,000 pcs/reel

1 .EMBOSSED CARRIER TAPING
1-1 Embossed carrier tape dimensions


1-2 Tape mounting direction


1-3.Reel winding start and reel winding end

2.TAPE STRENGTH

2-1.Tensile strength of the carrier tape : Min. 10 N
2-2 .Peel strength of the top cover tape
(a )Peel angle : $165^{\circ}$ to $180^{\circ}$ relative to the tape adhesive surface
(b)Peel rate: $300 \mathrm{~mm} /$ minute
(c) Peel of strength : 0.1 N to 1.0 N
3.PARTS No. ON BAR CODE LABEL


4 .REEL DIMENSIONS


TYPE:P-RRM-08B
UNIT:mm

WDFN6(2.0*2.0) 3,000 pcs/reel

| Carrier tape type number | Package code | Maximum number of ICs contained (pcs.) |  | Packing form |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Reel | Inner box | Inner box. B50766P001 |
| N16402D001 | WDFN6(2.0^2.0) | 3,000 | 30,000 | 10 Reels contained <br> Dimensions:mm <br> $190 \times 136 \times 186$ |

## MPN Label

## Packing Method




Put 10 Reel into Inner box

Inner box


ORDERING INFORMATION

| Device | Package | Shipping (Qty / Packing) |
| :---: | :---: | :---: |
| LV52204MTTBG | WDFN6 (2x2) <br> (Pb-Free) | $3000 /$ Tape \& Reel |

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LED Lighting Drivers category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
LV5235V-MPB-H MB39C602PNF-G-JNEFE1 FAN5701UMP20X FAN5702UMP30X MIC2871YMK-T5 MP1518DJ-LF-P MP3202DG-LF-P MP3304BDD-LF-P MP3306EG-LF-P MP3398AGY MP4033GK AL1676-10BS7-13 AL1676-20AS7-13 MX877RTR NCL30085BDR2G ICL8201 IS31BL3506B-TTLS2-TR PAM2841GR A8519KLPTR-T FAN5701UMP08X FAN5702UMP20X AL3157F-7 AL8807BQMP-13 LV52204MTTBG MP2488DN-LF MP24893DQ-LF-P MP24894GJ-P MP24895GJ-P MP3308DL-LF-Z MP3393EF-LF MP3394SGF MP3802DQ-LF-P MP4008GS MP4031GS MP4032-1GS MP4034GS MP46885DN-LF SLG7NT4082V SLG7NT4082VTR PCA9955BTWQ900J TLD5095EL LED6001TR STP4CMPQTR BD1604MVV-E2 MC10SX1130DG MAX16832CASAT MAX16814CATP+ NCL30086BDR2G NCL30088BDR2G IS31LT3350-V1SDLS2-EB3CH

