## LV5232VH

Bi-CMOS IC

## 16ch LED Driver

ON Semiconductor ${ }^{\text {® }}$
http:/lonsemi.com

## Overview

The LV5232VH is a semiconductor integrated circuit that incorporates a serial input and serial or parallel output 16 -stage shift register that features a CMOS structure based on Bi-CMOS process technology. The LV5232VH also contains an n-channel CMOS construction high-withstand-voltage, large-current drive 16-stage parallel output driver. The protection circuit of the output malfunction is built into.

## Function

- Serial input and serial or parallel output
- Enable input for output control
- Serial output enables cascade connection
- Low supply current ( $30 \mu \mathrm{~A}$ typ. during standby ICC $\leq 40 \mu \mathrm{~A}$ )
- Serial input/output levels compatible with typical CMOS devices
- High-withstand-voltage LED driver with open drain output

High withstand voltage (VDS < 42V)
High-current drive ( $\mathrm{IO} \max =100 \mathrm{~mA}$ )

- Operating temperature range $\mathrm{Ta}=-25$ to $75^{\circ} \mathrm{C}$
- Output malfunction protection circuit

Reset input pin, VCC decrease voltage confirmation

## Specifications

Absolute Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\text {CC }}$ max | SV ${ }_{\text {CC }}$ | 6 | V |
| Output voltage | $V_{\text {O }}$ max | LEDO1 to LEDO16 off | 42 | V |
| Output current | IO max |  | 100 | mA |
| Allowable power dissipation | Pd max | $\mathrm{Ta} \leq 25^{\circ} \mathrm{C}$ * | 1100 | mW |
| Operating temperature | Topr |  | -25 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |

* Specified board : $114.3 \mathrm{~mm} \times 76.1 \mathrm{~mm} \times 1.6 \mathrm{~mm}$, glass epoxy board.

Caution 1) Absolute maximum ratings represent the values which cannot be exceeded for any length of time.
Caution 2) Even when the device is used within the range of absolute maximum ratings, as a result of continuous usage under high temperature, high current, high voltage, or drastic temperature change, the reliability of the IC may be degraded. Please contact us for the further details.

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Recommended Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :--- | :--- | :---: | :---: |
| Recommended supply voltage | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{SV}_{\mathrm{CC}}$ | 5.0 | V |
| Operating supply voltage range | $\mathrm{V}_{\mathrm{CC}}$ op | $\mathrm{SV}_{\mathrm{CC}}$ | 3.0 to 5.5 | V |
| Output applied voltage | $\mathrm{V}_{\mathrm{O}}$ |  | 42 | V |
| Output current | IO | Duty $=45 \%$ to $55 \%$ | 100 | mA |

## ORDERING INFORMATION

See detailed ordering and shipping information on page 9 of this data sheet.

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Quiescent current drain | ${ }^{\text {I CC }}{ }^{1}$ | LEDO driver off (standby) |  | 30 | 40 | $\mu \mathrm{A}$ |
| LEDO output on resistance | Ron | $\mathrm{l}_{\mathrm{O}}=30 \mathrm{~mA}$ |  | 5 |  | $\Omega$ |
| OFF leak current | Ileak | $\mathrm{V}_{\mathrm{O}}=42 \mathrm{~V}$ |  | 0 | 10 | $\mu \mathrm{A}$ |
| Driver output malfunction prevention voltage | Vt |  | 2.58 | 2.70 | 2.82 | V |
| Control circuit block |  |  |  |  |  |  |
| H level 1 | $\mathrm{V}_{\text {IN }}{ }^{\text {H1 }}$ | Input H level | $\mathrm{V}_{\mathrm{CC}} \times 0.8$ |  |  | V |
| L level 1 | $\mathrm{V}_{\text {IN }} \mathrm{L} 1$ | Input L level | 0 |  | $\mathrm{V}_{\mathrm{CC}} \times 0.2$ | V |
| H level 2 | VoUTH1 | SOUT ${ }^{\prime} \mathrm{O}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\text {CC }}-0.3$ |  |  | V |
| L level 2 | $\mathrm{V}_{\text {OUTL1 }}$ | SOUT $\mathrm{I}_{\mathrm{O}}=1 \mathrm{~mA}$ | 0 |  | 0.3 | V |

## Package Dimensions

unit : mm (typ)
3222A



## Pin Assignment

| 28 | 27 | 26 | 25 | 24 | 23 | 22 |  | 21 | 20 | 19 | 18 | 17 | 16 | 15 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{gathered} I \\ \hline \\ \hline \end{gathered}$ | $\begin{aligned} & \text { O } \\ & 0 \\ & \text { u } \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & \underset{\sim}{u} \end{aligned}$ | $\sum_{\substack{N \\ 0}}^{\substack{n}}$ | 긍 － － | $\begin{aligned} & \text { N̈ } \\ & \text { O} \\ & \underset{\sim}{3} \end{aligned}$ |  | $\xrightarrow[O]{O}$ | $\underset{\sim}{4}$ <br> $\underset{\sim}{3}$ | $\begin{aligned} & \text { Z } \\ & \text { Z̀ } \\ & 0 \end{aligned}$ |  | 0 <br> 0 <br> 0 <br>  | $\begin{aligned} & \text { Y } \\ & \text { U } \end{aligned}$ | $\begin{gathered} \text { Q } \\ \substack{0 \\ 心} \end{gathered}$ |
| $\begin{aligned} & \text { U } \\ & \text { u } \end{aligned}$ | $\begin{aligned} & 5 \\ & 0 \\ & \bullet \end{aligned}$ | $\infty$ <br> O <br> ㄹ | $\begin{aligned} & \text { N } \\ & \text { بِ } \end{aligned}$ | $\begin{aligned} & \text { N } \\ & \text { ¿̀ } \\ & \text { Q } \\ & \hline \end{aligned}$ |  |  | $\begin{aligned} & \text { 드N } \\ & \text { N } \\ & \text { た } \\ & \text { © } \\ & \text { I } \end{aligned}$ | $\begin{aligned} & \pm \\ & \text { O} \\ & \text { بu } \end{aligned}$ | O ¢ － | － | N | ＋ | $\begin{aligned} & \underset{\substack{Z}}{\stackrel{1}{4}} \\ & \stackrel{\rightharpoonup}{6} \end{aligned}$ | 上 $\sim$ $\sim$ $\sim$ $\times$ $\times$ |
| 1 | 2 | 3 | 4 | 5 | 6 | 7 |  | 8 | 9 | 10 | 11 | 12 | 13 | 14 |

Pin Descriptions

| Pin No． | Pin name | I／O | Description |
| :---: | :---: | :---: | :---: |
| 1 | SV ${ }_{\text {CC }}$ |  | Power supply |
| 2 | SOUT | O | shift register output（final－stage shift register） |
| 3 | LEDO8 | O | LEDO8 Latch output（LEDO8 of shift register） |
| 4 | LEDO7 | O | LEDO7 Latch output（LEDO7 of shift register） |
| 5 | PGND2 |  | GND |
| 6 | LEDO6 | 0 | LEDO6 Latch output（LEDO6 of shift register） |
| 7 | LEDO5 | O | LEDO5 Latch output（LEDO5 of shift register） |
| Heat sink |  |  |  |
| 8 | LEDO4 | O | LEDO4 Latch output（LEDO4 of shift register） |
| 9 | LEDO3 | O | LEDO3 Latch output（LEDO3 of shift register） |
| 10 | PGND1 |  | GND |
| 11 | LEDO2 | O | LEDO2 Latch output（LEDO2 of shift register） |
| 12 | LEDO1 | O | LEDO1 Latch output（LEDO1 of shift register） |
| 13 | SDATAIN | 1 | Serial Input |
| 14 | XRESET | 1 | Reset input（shift register and latch） |
| 15 | SGND |  | GND |
| 16 | SCK | 1 | Clock input（for shift register） |
| 17 | LEDO16 | O | LEDO16 Latch output（LEDO16 of shift register） |
| 18 | LEDO15 | O | LEDO15 Latch output（LEDO15 of shift register） |
| 19 | PGND4 |  | GND |
| 20 | LEDO14 | O | LEDO14 Latch output（LEDO14 of shift register） |
| 21 | LEDO13 | O | LEDO13 Latch output（LEDO13 of shift register） |
| Heat sink |  |  |  |
| 22 | LEDO12 | O | LEDO12 Latch output（LEDO12 of shift register） |
| 23 | LEDO11 | O | LEDO11 Latch output（LEDO11 of shift register） |
| 24 | PGND3 |  | GND |
| 25 | PGND10 | O | LEDO10 Latch output（LEDO10 of shift register） |
| 26 | PGND9 | O | LEDO9 Latch output（LEDO9 of shift register） |
| 27 | LATCH | 1 | Latch input <br> When the latch input is held low，the LEDO output status is retained． <br> When a high－level is input，the LEDO outputs change when the status of the shift register changes． |
| 28 | XEN | 1 | Enable inputs（LEDO1 to LEDO16） <br> When a high－level is input，all the LEDO outputs are turned off． When a low－level is input，the shift register data is output to LEDO． |

## Block Diagram



Pin Functions

| Pin No. | Pin Name | Pin function | Equivalent Circuit |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & 13 \\ & 16 \end{aligned}$ | SDATAIN <br> SCK | Pull-down input |  |
| $\begin{aligned} & 14 \\ & 27 \\ & 28 \end{aligned}$ | XRESET <br> LATCH <br> XEN | Pull-up input |  |
| 2 | SOUT | SOUT output |  |
| 3 <br> 4 <br> 6 <br> 7 <br> 8 <br> 9 <br> 11 <br> 12 <br> 17 <br> 18 <br> 20 <br> 21 <br> 22 <br> 23 <br> 25 <br> 26 | LEDO8 <br> LEDO7 <br> LEDO6 <br> LEDO5 <br> LEDO4 <br> LEDO3 <br> LEDO2 <br> LEDO1 <br> LEDO16 <br> LEDO15 <br> LEDO14 <br> LEDO13 <br> LEDO12 <br> LEDO11 <br> LEDO10 <br> LEDO9 | LEDO outputs LEDO1 to LEDO16 | LEDO1/LEDO2/LEDO3/LEDO4/ LEDO5/LEDO6/LEDO7/LEDO8/ LEDO9/LEDO10/LEDO11/LEDO12/ <br> LEDO13/LEDO14/LEDO15/LEDO16 |

## Function

The LV5232VH consists of 1) an 16-stage D-type flip-flop and 2) an 16-stage D-type flip-flop connected to the output of 1 ). When data is supplied to the serial data input (SDATAIN) and the clock pulse is supplied to the clock input (SCK), the serial data input signal is input to the internal shift register and the data already in the shift register shifted sequentially when the clock changes from low to high.
The serial output (SOUT) is used to connect multiple LV5232VH to expand the number of bits and is connected to the SDATAIN of the next stage. (Cascade connection supported.)
For parallel output, when the output control enable input (XEN) is low, the latch input (LATCH) changes from low to high and the clock pulse input changes from low to high, the serial data input signal is output to LEDO1, and the output is shifted sequentially. For parallel outputs (LEDO2 to LEDO16), the signals whose polarities inverted from those of the serial data input (SDATAIN) are output.
When the EN input is high, outputs LEDO1 through LEDO16 all turn off.
When the reset input is low, outputs LEDO1 through LEDO16 and SOUT outputs all turn off. The power must be turned on after checking that the reset input is low.
To prevent the malfunction, the output load protection circuit is built into. The output of LEDO1 to LEDO16 is compulsorily turned off when becoming below the voltage with a constant there is $\mathrm{V}_{\mathrm{CC}}$.

Timing conditions

| Parameter | symbol | Conditions | min | typ | $\max$ |
| :--- | :---: | :--- | ---: | :---: | :---: |
| Clock frequency | fs1 | SCK Duty $=50 \%$ |  |  |  |
| Clock pulse width | twck | SCK | 50 |  |  |
| Latch pulse width | twla | LATCH | 50 |  |  |
| Data set up time | ts1 | SDATAIN setup time relative to the rise of SCK | ns |  |  |
| Data hold time | th1 | SDATAIN data hold time relative to the rise of SCK | 25 |  | ns |
| Clock latch time | tla1 |  | 25 |  |  |
| Input conditions 1 | ton | SCK and SDATAIN rise time | 100 |  |  |
| Input conditions 2 | toff | SCL and SDATAIN fall time |  | ns |  |



## SOUT output timings

| Parameter | symbol | Conditions | min | typ | $\max$ | unit |
| :---: | :---: | :--- | :--- | :--- | :---: | :---: |
| SOUT delay time 1 | tdso1 | The time from a SCK falling edge to SOUT rising edge |  |  | 50 | MHz |
| SOUT delay time 2 | tdso2 | The time from a SCK falling edge to SOUT falling edge |  |  |  | 50 |



## LEDO output timings

| Parameter | symbol | Conditions | min | typ | max | unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LEDO delay time 1 | tdled1 | The time from an XEN rising edge to LEDO rising edge $\mathrm{CL}=30 \mathrm{pF}, \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{O}}=42 \mathrm{~V}$ |  | 100 |  | ns |
| LEDO delay time 2 | tdled2 | The time from an XEN falling edge to LEDO falling edge $\mathrm{CL}=30 \mathrm{pF}, \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{O}}=42 \mathrm{~V}$ |  | 100 |  | ns |
| LEDO rise time | trled | LEDO rise time $\mathrm{CL}=30 \mathrm{pF}, \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{O}}=42 \mathrm{~V}$ |  | 200 |  | ns |
| LEDO fall time | tfled | LEDO fall time $\mathrm{CL}=30 \mathrm{pF}, \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{O}}=42 \mathrm{~V}$ |  | 200 |  | ns |
| LEDO delay time 3 | tdled3 | The time from a LATCH rising edge to LEDO falling edge $\mathrm{CL}=30 \mathrm{pF}, \mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA}, \mathrm{~V}_{\mathrm{O}}=42 \mathrm{~V}$ |  | 200 |  | ns |



## Application Circuit Example



## Temperature properties graph




ORDERING INFORMATION

| Device | Package | Shipping (Qty / Packing) |
| :---: | :---: | :---: |
| LV5232VH-TLM-H | HSOP28 (275mil) <br> (Pb-Free / Halogen Free) | 2000 / Tape \& Reel |
| LV5232VH-MPB-H | HSOP28 (275mil) <br> (Pb-Free / Halogen Free) | $30 /$ Fan-Fold |

ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at uww.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LED Lighting Drivers category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
LV5235V-MPB-H MB39C602PNF-G-JNEFE1 FAN5701UMP20X FAN5702UMP30X MIC2871YMK-T5 MP1518DJ-LF-P MP3202DG-LF-P MP3304BDD-LF-P MP3306EG-LF-P MP3398AGY MP4033GK AL1676-10BS7-13 AL1676-20AS7-13 MX877RTR NCL30085BDR2G ICL8201 IS31BL3506B-TTLS2-TR PAM2841GR A8519KLPTR-T FAN5701UMP08X FAN5702UMP20X AL3157F-7 AL8807BQMP-13 LV52204MTTBG MP2488DN-LF MP24893DQ-LF-P MP24894GJ-P MP24895GJ-P MP3308DL-LF-Z MP3393EF-LF MP3394SGF MP3802DQ-LF-P MP4008GS MP4031GS MP4032-1GS MP4034GS MP46885DN-LF SLG7NT4082V SLG7NT4082VTR PCA9955BTWQ900J TLD5095EL LED6001TR STP4CMPQTR BD1604MVV-E2 MC10SX1130DG MAX16832CASAT MAX16814CATP+ NCL30086BDR2G NCL30088BDR2G IS31LT3350-V1SDLS2-EB3CH

