Octal D-Type Latch with 3-State Outputs

With 5V–Tolerant Inputs

The MC74LVX373 is an advanced high speed CMOS octal latch with 3–state outputs. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

This 8-bit D-type latch is controlled by a latch enable input and an output enable input. When the output enable input is high, the eight outputs are in a high impedance state.

Features

- High Speed: $t_{PD} = 5.8$ ns (Typ) at $V_{CC} = 3.3$ V
- Low Power Dissipation: $I_{CC} = 4 \mu A$ (Max) at $T_A = 25^{\circ}C$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Low Noise: $V_{OLP} = 0.8 V (Max)$
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance:

Human Body Model > 2000 V; Machine Model > 200 V

• These Devices are Pb-Free and are RoHS Compliant



ON Semiconductor®

http://onsemi.com



DW SUFFIX CASE 751D DT SUFFIX CASE 948E

PIN ASSIGNMENT

	V _{CC}	07	D7	D6	06	05	D5	D4	04	LE
_	20	19	18	17	16	15	14	13	12	11
)									
	1	2	3	4	5	6	7	8	9	10
	ŌĒ	00	D0	D1	01	02	D2	D3	03	GND
				20-L	ead	(Тор	Viev	v)		
			MA	RKI	NG	DIAC	GRA	MS		
20	<u>A A F</u>	<u>1 A A</u>	<u>A A</u>	<u>A A</u>	£,	20	AB	AAF	188	AAA,
	A		X373 YWV					3	.VX 373 .YW∎	1



LVX373= Specific Device CodeA= Assembly LocationWL, L= Wafer LotY= YearWW, W= Work WeekG or •= Pb-Free Package

(Note: Microdot may be in either location)

PIN NAMES

Pins	Function
OE	Output Enable Input
LE	Latch Enable Input
D0-D7	Data Inputs
O0-O7	3–State Latch Outputs

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.




Figure 1. Logic Diagram

	INPUTS		OUTPUTS	
ŌĒ	LE	Dn	On	OPERATING MODE
L	ΗI	тı	Τ∟	Transparent (Latch Disabled); Read Latch
L	L	h I	H L	Latched (Latch Enabled) Read Latch
L	L	Х	NC	Hold; Read Latch
Н	L	Х	Z	Hold; Disabled Outputs
H H	H H	H L	Z Z	Transparent (Latch Disabled); Disabled Out- puts
H H	L	h I	Z Z	Latched (Latch Enabled); Disabled Outputs

H = High Voltage Level; h = High Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition; L = Low Voltage Level; I = Low Voltage Level One Setup Time Prior to the Latch Enable High-to-Low Transition; NC = No Change, State Prior to the Latch Enable High-to-Low Transition; X = High or Low Voltage Level or Transitions are Acceptable; Z = High Impedance State; For I_{CC} Reasons DO NOT FLOAT Inputs

MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V
Vin	DC Input Voltage	-0.5 to +7.0	V
Vout	DC Output Voltage	–0.5 to V _{CC} +0.5	V
I _{IK}	Input Diode Current	-20	mA
I _{OK}	Output Diode Current	±20	mA
l _{out}	DC Output Current, per Pin	±25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±75	mA
PD	Power Dissipation	180	mW
T _{stg}	Storage Temperature	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	DC Supply Voltage	2.0	3.6	V
V _{in}	DC Input Voltage	0	5.5	V
Vout	DC Output Voltage	0	V _{CC}	V
T _A	Operating Temperature, All Package Types	-40	+85	°C
$\Delta t / \Delta V$	Input Rise and Fall Time	0	100	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

			Vcc	Т	A = 25°	С	T _A = -40) to 85°C	
Symbol	Parameter	Test Conditions	v	Min	Тур	Max	Min	Max	Unit
V _{IH}	High-Level Input Voltage		2.0 3.0 3.6	1.5 2.0 2.4			1.5 2.0 2.4		V
V _{IL}	Low-Level Input Voltage		2.0 3.0 3.6			0.5 0.8 0.8		0.5 0.8 0.8	V
V _{OH}	High-Level Output Voltage (V _{in} = V _{IH} or V _{IL})	$\begin{split} I_{OH} &= -50 \; \mu A \\ I_{OH} &= -50 \; \mu A \\ I_{OH} &= -4 \; m A \end{split}$	2.0 3.0 3.0	1.9 2.9 2.58	2.0 3.0		1.9 2.9 2.48		V
V _{OL}	Low–Level Output Voltage (V _{in} = V _{IH} or V _{IL})	$I_{OL} = 50 \ \mu A$ $I_{OL} = 50 \ \mu A$ $I_{OL} = 4 \ m A$	2.0 3.0 3.0		0.0 0.0	0.1 0.1 0.36		0.1 0.1 0.44	V
l _{in}	Input Leakage Current	$V_{in} = 5.5 \text{ V or GND}$	3.6			±0.1		±1.0	μA
I _{OZ}	Maximum 3-State Leakage Current	$V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or } GND$	3.6			±0.2 5		±2.5	μΑ
I _{CC}	Quiescent Supply Current	$V_{in} = V_{CC} \text{ or } GND$	3.6			4.0		40.0	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS (Input $t_f = t_f = 3.0$ ns)

				Т	T _A = 25°C		$T_{A} = -40$) to 85°C	
Symbol	Parameter	Test Con	ditions	Min	Тур	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Propagation Delay D to O	V _{CC} = 2.7 V	C _L = 15 pF C _L = 50 pF		7.5 10.0	14.5 18.0	1.0 1.0	17.5 21.0	ns
		$V_{CC} = 3.3 \pm 0.3 \text{ V}$	C _L = 15 pF C _L = 50 pF		5.8 8.3	9.3 12.8	1.0 1.0	11.0 14.5	
t _{PLH} , t _{PHL}	Propagation Delay LE to O	V _{CC} = 2.7 V	C _L = 15 pF C _L = 50 pF		7.7 10.2	15.0 18.5	1.0 1.0	18.5 22.0	ns
		$V_{CC} = 3.3 \pm 0.3 \text{ V}$	C _L = 15 pF C _L = 50 pF		6.0 8.5	9.7 13.2	1.0 1.0	11.5 15.0	
t _{PZL} , t _{PZH}	Output Enable Time OE to O	$V_{CC} = 2.7 V$ $R_L = 1 k\Omega$	C _L = 15 pF C _L = 50 pF		7.7 10.2	15.0 18.5	1.0 1.0	18.5 22.0	ns
		$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $R_{L} = 1 \text{ k}\Omega$	C _L = 15 pF C _L = 50 pF		6.0 8.5	9.7 13.2	1.0 1.0	11.5 15.0	
t _{PLZ} , t _{PHZ}	Output Disable Time OE to O	$V_{CC} = 2.7 V$ $R_L = 1 k\Omega$	C _L = 50 pF		9.8	18.0	1.0	21.0	ns
		$V_{CC} = 3.3 \pm 0.3 \text{ V}$ $R_{L} = 1 \text{ k}\Omega$	C _L = 50 pF		8.2	12.8	1.0	14.5	
t _{OSHL} t _{OSLH}	Output-to-Output Skew (Note 1)	V _{CC} = 2.7 V V _{CC} = 3.3 ±0.3 V				1.5 1.5		1.5 1.5	ns

 Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}); parameter guaranteed by design.

CAPACITIVE CHARACTERISTICS

		Т	A = 25°	C	T _A = -40	to 85°C	
Symbol	Parameter	Min	Тур	Max	Min	Max	Unit
Cin	Input Capacitance		4	10		10	pF
C _{out}	Maximum Three-State Output Capacitance		6				pF
C _{PD}	Power Dissipation Capacitance (Note 2)		27				pF

2. C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \bullet V_{CC} \bullet f_{in} + I_{CC}/8$ (per latch). C_{PD} is used to determine the no-load dynamic power consumption; $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_{in} + I_{CC} \bullet V_{CC}$.


NOISE CHARACTERISTICS (Input $t_f = t_f = 3.0$ ns, $C_L = 50$ pF, $V_{CC} = 3.3$ V, Measured in SOIC Package)

			T _A = 25°C		
Symbol	Characteristic	Тур	Max	Unit	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.5	0.8	V	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-0.5	-0.8	V	
V _{IHD}	Minimum High Level Dynamic Input Voltage		2.0	V	
V _{ILD}	Maximum Low Level Dynamic Input Voltage		0.8	V	


TIMING REQUIREMENTS (Input t_r = t_f = 3.0ns)


			T _A =	25°C	$T_A = -40$ to $85^{\circ}C$	
Symbol	Parameter	Test Conditions	Тур	Limit	Limit	Unit
t _{w(h)}	Minimum Pulse Width, LE	$V_{CC} = 2.7 V$ $V_{CC} = 3.3 \pm 0.3 V$		6.5 5.0	7.5 5.0	ns
t _{su}	Minimum Setup Time, D to LE	$V_{CC} = 2.7V$ $V_{CC} = 3.3 \pm 0.3 V$		6.0 4.0	6.0 4.0	ns
t _h	Minimum Hold Time, D to LE	$V_{CC} = 2.7 V$ $V_{CC} = 3.3 \pm 0.3 V$		1.0 1.0	1.0 1.0	ns

SWITCHING WAVEFORMS













Figure 5.

TEST CIRCUITS



*Includes all probe and jig capacitance Figure 6. Propagation Delay Test Circuit




Figure 7. Three-State Test Circuit


ORDERING INFORMATION

Device	Package	Shipping [†]
MC74LVX373DWR2G	SOIC-20 (Pb-Free)	1000 Tape & Reel
MC74LVX373DTR2G	TSSOP–20 (Pb–Free)	2500 Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS

TSSOP-20 CASE 948E-02 **ISSUE C**



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.



- DITES:
 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 CONTROLLING DIMENSION: MILLIMETER.

3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE

MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.


CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-

	MILLIMETERS INCHE			HES
DIM	MIN	MAX	MIN	MAX
Α	6.40	6.60	0.252	0.260
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
Н	0.27	0.37	0.011	0.015
ſ	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
Κ	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
Г	6.40	BSC	0.252	BSC
Μ	0°	8°	0 °	8°

PACKAGE DIMENSIONS

SOIC-20 CASE 751D-05 ISSUE G



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
- 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
- MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS	
DIM	MIN	MAX
Α	2.35	2.65
A1	0.10	0.25
В	0.35	0.49
C	0.23	0.32
D	12.65	12.95
Ε	7.40	7.60
е	1.27 BSC	
Н	10.05	10.55
h	0.25	0.75
L	0.50	0.90
θ	0 °	7 °

ON Semiconductor and the use are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This liter

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Latches category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

M38510/75403BSA 634674X 634752C ML4875CS-5 54FCT573ATDB 401639B 027063C 029314R 54FCT573CTLB NLV14043BDR2G 716165RB 74F373DW 74LVC373ADTR2G 74LVC573ADTR2G NL17SG373DFT2G NLV14044BDG 5962-8863901RA 5962-88639012A 2.PM30.006-30 MIC59P50YV NLV14042BDR2G 4.401.001 NLV14044BDR2G 2.L18.001-21 2.PM18.002-18 2.PM18.006-18 2.T18.001-21 2.T18.002-18 2.T18.006-18 CQ/AA-KEY CQ/A-M22X1,5-45-28 CQ/A-M22X1,5-45-32 M22-2-D5-2-21-01-P CY74FCT2373CTSOC 421283 74ALVCH16260PAG 74FCT373CTQG MM74HC373WM MM74HC573MTCX MM74HC573WM 74LCX373MTC 74LVT16373MTDX 74VHC373MX KLD5.001-02 KLT9.001-02 Z-0233-827-15 74AHCT573D.112 74FCT16373CTPVG8 74FCT573ATQG 74LCX16373MTDX