

Features

- Very high speed: 45 ns
- Temperature ranges
 □ Industrial: -40 °C to +85 °C
 □ Automotive-A: -40 °C to +85 °C
 □ Automotive-E: -40 °C to +125 °C
- Voltage range: 4.5 V to 5.5 V
- Pin compatible with CY62128B
- Ultra low standby power
 □ Typical standby current: 1 µA
 □ Maximum standby current: 4 µA (Industrial)
- Ultra low active power
 Typical active current: 1.3 mA at f = 1 MHz
- **Easy** memory expansion with \overline{CE}_1 , CE_2 and \overline{OE} features
- Automatic power down when deselected
- complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Offered in standard Pb-free 32-pin STSOP, 32-pin SOIC, and 32-pin thin small outline package (TSOP) Type I packages


Logic Block Diagram

Functional Description

The CY62128E is a high performance CMOS static RAM organized as 128K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99 percent when deselected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW). The eight input and output pins (I/O₀ through I/O₇) are placed in a high impedance state when the device is deselected (\overline{CE}_1 HIGH or \overline{CE}_2 LOW), the outputs are disabled (\overline{OE} HIGH), or a write operation is in progress (\overline{CE}_1 LOW and \overline{CE}_2 HIGH and WE LOW)

To write to the device, take Chip Enable (\overline{CE}_1 LOW and CE_2 HIGH) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A₀ through A₁₆).

To read from the device, take Chip Enable (\overline{CE}_1 LOW and CE_2 <u>HIGH</u>) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.



198 Champion Court

•

San Jose, CA 95134-1709

• 408-943-2600 Revised July 4, 2011



$CY62128E MoBL^{®}$


Contents

| Pin Configuration | 3 |
|--------------------------------|---|
| Product Portfolio | 4 |
| Maximum Ratings | 5 |
| Operating Range | |
| Electrical Characteristics | 5 |
| Capacitance | 6 |
| Thermal Resistance | 6 |
| AC Test Loads and Waveforms | 6 |
| Data Retention Characteristics | 7 |
| Data Retention Waveform | 7 |
| Switching Characteristics | 8 |
| Switching Waveforms | |
| | |

| Truth Table | |
|---|----|
| Ordering Information | 12 |
| Ordering Code Definitions | 12 |
| Package Diagrams | 13 |
| Acronyms | |
| Document Conventions | |
| Units of Measure | 15 |
| Document History Page | 16 |
| Sales, Solutions, and Legal Information | 18 |
| Worldwide Sales and Design Support | 18 |
| Products | 18 |
| PSoC Solutions | 18 |



Pin Configuration



| NC1611111111111111111111111111111111111 | 5 6 7 8 9 10 11 12 13 | 32 A 15 30 CE 29 A 13 27 A 8 26 A 13 27 A 8 26 A 13 27 A 9 25 A 11 24 OE 23 A 10 22 D CE 23 A 10 22 D CE 23 A 10 24 OE 23 A 10 24 OE 24 OE 24 OE 24 OE 25 A 10 26 A 10 27 A 10 28 A 10 29 D VE 28 A 10 29 D VE 29 D VE 20 D VE 2 | 2 |
|---|---|--|---|
| | 12 13 14 15 | 21 🗖 I/O | 5 |



Product Portfolio

| | | | | | | | | Power Di | ssipation | | | | | |
|------------|------------------------------|-------------------------------|---------------------------|---------------------------|-------------------|---------------------------|---------------------------|---------------------------|-----------|---------------------------------|------------------------|---|---------|---------|
| Product | Range | nge V _{CC} Range (V) | | V _{CC} Range (V) | | | V _{CC} Range (V) | | | Operating | g I _{CC} (mA) | 1 | Standby | L (11A) |
| | | | | (ns) | | f = 1MHz | | f = f _{max} | | – Standby I _{SB2} (μΑ) | | | | |
| | | Min | Typ ^[2] | Max | | Typ ^[2] | Max | Typ ^[2] | Max | Typ ^[2] | Max | | | |
| CY62128ELL | Industrial / Automotive-A | 4.5 | 5.0 | 5.5 | 45 ^[3] | 1.3 | 2 | 11 | 16 | 1 | 4 | | | |
| CY62128ELL | Automotive-E | 4.5 | 5.0 | 5.5 | 55 | 1.3 | 4 | 11 | 35 | 1 | 30 | | | |

Notes 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25 \text{ °C}$. 3. When used with a 100 pF capacitive load and resistive loads as shown on page 4, access times of 55 ns (t_{AA} , t_{ACE}) and 25 ns (t_{DOE}) are guaranteed.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

| Storage temperature65 °C to +150 °C |
|---|
| Ambient temperature with power applied–55 °C to +125 °C |
| Supply voltage to ground potential–0.5 V to 6.0 V (V _{CC(max)} + 0.5 V) |
| DC voltage applied to outputs in High Z State $^{[4, 5]}$ 0.5 V to 6.0 V (V _{CC(max)} + 0.5 V) |
| DC input voltage ^[4, 5] 0.5 V to 6.0 V (V _{CC(max)} + 0.5 V) |

| Output current into outputs (LOW) | 20 mA |
|--|----------|
| Static discharge voltage (MIL-STD-883, Method 3015) | > 2001V |
| Latch up current | > 200 mA |

Operating Range

| Device | Range | Ambient Temperature | V cc ^[6] |
|------------|------------------------------|------------------------|----------------------------|
| CY62128ELL | Industrial / Automotive-A | –40 °C to +85 °C | 4.5 V to 5.5 V |
| | Automotive-E | –40 °C to +125 °C | |

Electrical Characteristics

Over the Operating Range

| Parameter | Description | N | | 45 ns (Industrial/ Automotive-A) | | | 55 ns (Automotive-E) | | | Unit |
|---------------------------------|---|--|--|-------------------------------------|---------------------------|-----------------------|----------------------|---------------------------|----------------|------|
| | | | | Min | Typ ^[7] | Мах | Min | Typ ^[7] | Мах | |
| V _{OH} | Output HIGH voltage | I _{OH} = –1 mA | | 2.4 | - | - | 2.4 | - | - | V |
| V _{OL} | Output LOW voltage | I _{OL} = 2.1 mA | | - | - | 0.4 | - | - | 0.4 | V |
| V _{IH} | Input HIGH voltage | V _{CC} = 4.5 V to 5.5 V | | 2.2 | - | V _{CC} + 0.5 | 2.2 | - | $V_{CC} + 0.5$ | V |
| V _{IL} | Input LOW voltage | V _{CC} = 4.5 V to 5.5 V | | -0.5 | - | 0.8 | -0.5 | - | 0.8 | V |
| I _{IX} | Input leakage current | $GND \leq V_I \leq V_{CC}$ | $GND \leq V_I \leq V_{CC}$ | | - | +1 | -4 | - | +4 | μA |
| I _{OZ} | Output leakage current | $GND \leq V_O \leq V_{CC}$, | Output Disabled | -1 | - | +1 | -4 | - | +4 | μA |
| I _{CC} | V _{CC} Operating supply | $f = f_{max} = 1/t_{RC}$ | $V_{CC} = V_{CC(max)}$ | - | 11 | 16 | - | 11 | 35 | mA |
| | current | f = 1 MHz | I _{OUT} = 0 mA CMOS levels | _ | 1.3 | 2 | - | 1.3 | 4 | |
| I _{SB2} ^[8] | Automatic CE power-down Current—CMOS inputs | $\frac{\overline{CE}_{1} \ge V_{CC} - 0.2}{V_{IN} \ge V_{CC} - 0.2}$ f = 0, V _{CC} = V _{CC} | $\begin{array}{c} \hline CE_1 \geq V_{CC} - 0.2 \text{ V or } CE_2 \leq 0.2 \text{ V,} \\ \hline V_{IN} \geq V_{CC} - 0.2 \text{ V or } V_{IN} \leq 0.2 \text{ V,} \\ f = 0, V_{CC} = V_{CC(max)} \end{array}$ | | 1 | 4 | _ | 1 | 30 | μA |

- V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 V_{IL(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 Full device AC operation assumes a 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 Only chip enables (CE₁ and CE₂) must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.




Capacitance


| Parameter ^[9] | Description | Test Conditions | Max | Unit |
|--------------------------|--------------------|--|-----|------|
| C _{IN} | Input capacitance | $T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$ | 10 | pF |
| C _{OUT} | Output capacitance | | 10 | pF |

Thermal Resistance

| Parameter ^[9] | Description | Test Conditions | 32-pin SOIC Package | 32-pin STSOP Package | 32-pin TSOP Package | Unit |
|--------------------------|--|--|------------------------|-------------------------|------------------------|------|
| Θ_{JA} | | Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit | 48.67 | 32.56 | 33.01 | °C/W |
| Θ _{JC} | Thermal resistance (Junction to case) | board | 25.86 | 3.59 | 3.42 | °C/W |

AC Test Loads and Waveforms





| Parameters | Value | Unit |
|-----------------|-------|------|
| R1 | 1800 | Ω |
| R2 | 990 | Ω |
| R _{TH} | 639 | Ω |
| V _{TH} | 1.77 | V |




Data Retention Characteristics

Over the Operating Range

| Parameter | Description | Conditions | Min | Typ ^[10] | Max | Unit | |
|-----------------------------------|--------------------------------------|--|------------------------------|----------------------------|-----|------|----|
| V _{DR} | V _{CC} for data retention | | | 2 | - | _ | V |
| I _{CCDR} ^[11] | Data retention current | $\frac{V_{CC}}{CE_1} \ge V_{DR},$ CE_1 $\ge V_{CC} - 0.2 \text{ V or}$ | Industrial / Automotive-A | - | - | 4 | μΑ |
| | | $CE_{2} \leq 0.2$ V, V _{IN} \geq V _{CC} - 0.2 V or V _{IN} \leq 0.2 V | Automotive-E | - | - | 30 | μA |
| t _{CDR} ^[12] | Chip deselect to data retention time | | | 0 | - | - | ns |
| t _R ^[13] | Operation recovery time | | CY62128ELL-45 | 45 | - | - | ns |
| | | | CY62128ELL-55 | 55 | - | - | |

Data Retention Waveform





- 10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25$ °C. 11. Only chip enables (\overline{CE}_1 and CE_2) must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating. 12. Tested initially and after any design or process changes that may affect these parameters. 13. <u>Full</u> device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} > 100 \ \mu s \ or stable at <math>V_{CC(min)} > 100 \ \mu s$. 14. CE is the logical combination of \overline{CE}_1 and CE_2 . When \overline{CE}_1 is LOW and \overline{CE}_2 is HIGH, \overline{CE} is LOW; when \overline{CE}_1 is HIGH or \overline{CE}_2 is HIGH.



Switching Characteristics

Over the Operating Range


| Parameter ^[15] | Description | 45 ns (In Autome | dustrial / otive-A) | 55 ns (Automotive-E) | | Unit |
|-----------------------------|---|---------------------|------------------------|----------------------|-----|------|
| | | Min | Max | Min | Max | |
| Read Cycle | · | | | | | |
| t _{RC} | Read cycle time | 45 | - | 55 | - | ns |
| t _{AA} | Address to data valid | - | 45 | - | 55 | ns |
| t _{OHA} | Data hold from address change | 10 | - | 10 | - | ns |
| t _{ACE} | \overline{CE}_1 LOW and CE_2 HIGH to data valid | - | 45 | - | 55 | ns |
| t _{DOE} | OE LOW to data valid | - | 22 | - | 25 | ns |
| t _{LZOE} | OE LOW to Low Z ^[16] | 5 | _ | 5 | _ | ns |
| t _{HZOE} | OE HIGH to High Z ^[16, 17] | - | 18 | _ | 20 | ns |
| t _{LZCE} | CE ₁ LOW and CE ₂ HIGH to Low Z ^[16] | 10 | _ | 10 | - | ns |
| t _{HZCE} | \overline{CE}_1 HIGH or CE_2 LOW to High $Z^{[16, 17]}$ | _ | 18 | _ | 20 | ns |
| t _{PU} | CE ₁ LOW and CE ₂ HIGH to power-up | 0 | _ | 0 | _ | ns |
| t _{PD} | \overline{CE}_1 HIGH or CE_2 LOW to power-down | _ | 45 | - | 55 | ns |
| Write Cycle ^[18] | | | | | • | |
| t _{WC} | Write cycle time | 45 | _ | 55 | _ | ns |
| t _{SCE} | CE ₁ LOW and CE ₂ HIGH to write end | 35 | _ | 40 | _ | ns |
| t _{AW} | Address setup to write end | 35 | _ | 40 | _ | ns |
| t _{HA} | Address hold from write end | 0 | - | 0 | - | ns |
| t _{SA} | Address setup to write start | 0 | - | 0 | - | ns |
| t _{PWE} | WE pulse width | 35 | - | 40 | - | ns |
| t _{SD} | Data setup to write end | 25 | - | 25 | - | ns |
| t _{HD} | Data hold from write end | 0 | _ | 0 | - | ns |
| t _{HZWE} | WE LOW to High Z ^[16, 17] | _ | 18 | - | 20 | ns |
| t _{LZWE} | WE HIGH to Low Z ^[16] | 10 | - | 10 | - | ns |

Notes

15. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3 V, and output loading of the specified l_{OL}/l_{OH} as shown in the Figure 4 on page 6.
16. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
17. t_{HZOE}, t_{HZCE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
18. The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.



Switching Waveforms



- 19. The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, $CE_2 = V_{IH}$. 20. WE is HIGH for read cycle.
- 21. Address valid before or similar to CE1 transition LOW and CE2 transition HIGH.
- 22. CE is the logical combination of CE₁ unstitutine Ce₂ transition refer.
 22. CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.
 23. The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
 24. Data I/O is high impedance if OE = V_{IH}.
- 25. If CE, goes HIGH or CE₂ goes LOW simultaneously with WE HIGH, the output remains in high impedance state.
 26. During this period, the I/Os are in output state and input signals must not be applied.



Switching Waveforms (continued)





Figure 9. Write Cycle No. 2 (\overline{CE}_1 or CE_2 Controlled) [27, 28, 29, 30]





- 27. CE is the logical combination of CE₁ and CE₂. When CE₁ is LOW and CE₂ is HIGH, CE is LOW; when CE₁ is HIGH or CE₂ is LOW, CE is HIGH.
 28. The internal Write time of the memory is defined by the overlap of WE, CE = V_{IL}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INA<u>CT</u>IVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.
- 29. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
- 23. Jata for is high impedance in $O_{1} = V_{H}$. 30. If CE_1 goes HIGH or CE_2 goes LOW simultaneously with \overline{WE} HIGH, the output remains in high impedance state. 31. During this period, the I/Os are in output state and input signals must not be applied.



Truth Table

| CE ₁ | CE ₂ | WE | OE | Inputs/Outputs | Mode | Power |
|-------------------|-------------------|----|----|----------------|----------------------------|----------------------------|
| Н | X ^[32] | Х | Х | High Z | Deselect/Power down | Standby (I _{SB}) |
| X ^[32] | L | Х | Х | High Z | Deselect/Power down | Standby (I _{SB}) |
| L | Н | Н | L | Data Out | Read | Active (I _{CC}) |
| L | Н | L | Х | Data In | Write | Active (I _{CC}) |
| L | Н | Н | Н | High Z | Selected, outputs disabled | Active (I _{CC}) |

32. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




Ordering Information

| Speed (ns) | Ordering Code | Package Diagram | Package Type | Operating Range |
|---------------|-------------------|--------------------|-------------------------------|--------------------|
| 45 | CY62128ELL-45SXI | 51-85081 | 32-pin 450-Mil SOIC (Pb-free) | Industrial |
| | CY62128ELL-45ZAXI | 51-85094 | 32-pin STSOP (Pb-free) | |
| | CY62128ELL-45ZXI | 51-85056 | 32-pin TSOP Type I (Pb-free) | |
| | CY62128ELL-45SXA | 51-85081 | 32-pin 450-Mil SOIC (Pb-free) | Automotive-A |
| | CY62128ELL-45ZXA | 51-85056 | 32-pin TSOP Type I (Pb-free) | |
| 55 | CY62128ELL-55SXE | 51-85081 | 32-pin 450-Mil SOIC (Pb-free) | Automotive-E |
| | CY62128ELL-55ZAXE | 51-85094 | 32-pin STSOP (Pb-free) | |

Contact your local Cypress sales representative for availability of these parts.


Ordering Code Definitions





Package Diagrams

Figure 11. 32-pin Molded SOIC (450 Mil) S32.45/SZ32.45, 51-85081



51-85081 *C



Package Diagrams (continued)




Figure 12. 32-pin Small TSOP (8 × 13.4 × 1.2 mm) ZA32, 51-85094

51-85094 *F



Package Diagrams (continued)




Figure 13. 32-pin TSOP I (8 × 20 × 1.0 mm) Z32, 51-85056

51-85056 *F

Acronyms

| Acronym | Description |
|---------|---|
| CE | chip enable |
| CMOS | complementary metal oxide semiconductor |
| I/O | input/output |
| OE | output enable |
| SRAM | static random access memory |
| SOIC | small outline integrated circuit |
| STSOP | small thin small outline package |
| TSOP | thin small outline package |
| WE | write enable |

Document Conventions

Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celsius |
| MHz | Mega Hertz |
| μA | micro Amperes |
| μS | micro seconds |
| mA | milli Amperes |
| mm | milli meter |
| ns | nano seconds |
| Ω | ohms |
| % | percent |
| pF | pico Farad |
| V | Volts |
| W | Watts |





Document History Page

| Rev. | ECN No. | Submission Date | Orig. of Change | Description of Change |
|------|---------|--------------------|--------------------|--|
| ** | 203120 | See ECN | AJU | New data sheet |
| *A | 299472 | See ECN | SYT | Converted from Advance Information to Preliminary Changed t_{OHA} from 6 ns to 10 ns for both 35 ns and 45 ns, respectively Changed t_{DOE} from 15 ns to 18 ns for 35 ns speed bin Changed t_{HZOE} , t_{HZWE} from 12 and 15 ns to 15 and 18 ns for the 35 and 45 ns speed bins, respectively Changed t_{HZCE} from 12 and 15 ns to 18 and 22 ns for the 35 and 45 ns speed bins, respectively Changed t_{SCE} from 25 and 40 ns to 30 and 35 ns for the 35 and 45 ns speed bins respectively Changed t_{SD} from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns speed bins respectively Changed t_{SD} from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns speed bins respectively Changed t_{SD} from 15 and 20 ns to 18 and 22 ns for the 35 and 45 ns speed bins respectively Added Pb-free package information Added footnote #9 Changed operating range for SOIC package from Commercial to Industrial Modified signal transition time from 5 ns to 3 ns in footnote #11 |
| *B | 461631 | See ECN | NXR | Changed max of I _{SB1} , I _{SB2} and I _{CCDR} from 1.0 μ A to 1.5 μ A Converted from Preliminary to Final Included Automotive Range and 55 ns speed bin Removed 35 ns speed bin Removed "L" version of CY62128E Removed Reverse TSOP I package from Product offering Changed I _{CC (Typ)} from 8 mA to 11 mA and I _{CC (max)} from 12 mA to 16 mA for f f _{max} Changed I _{CC (max)} from 1.5 mA to 2.0 mA for f = 1 MHz Removed I _{SB1} DC Specs from Electrical characteristics table Changed I _{SB2 (max)} from 1.5 μ A to 4 μ A Changed I _{SB2 (Typ)} from 0.5 μ A to 4 μ A Changed I _{SB2 (Typ)} from 0.5 μ A to 4 μ A Changed the AC Test load Capacitance value from 100 pF to 30 pF Changed t _{LZCE} from 3 to 5 ns Changed t _{LZCE} from 3 to 5 ns Changed t _{LZCE} from 30 to 35 ns Changed t _{LZWE} from 30 to 35 ns Changed t _{LZWE} from 6 to 10 ns Updated the Ordering Information Table |
| *C | 464721 | See ECN | NXR | Updated the Block Diagram on page # 1 |
| *D | 563144 | See ECN | AJU | Added footnote 4 on page 2 |
| *E | 1024520 | See ECN | VKN | Added Automotive-A information Converted Automotive-E specs to final Added footnote #9 related to I _{SB2} and I _{CCDR} Updated Ordering Information table |
| *F | 2548575 | 08/05/08 | NXR | Corrected typo error in Ordering Information table |
| *G | 2934396 | 06/03/10 | VKN | Added footnote #22 related to chip enable Updated package diagrams Updated template |
| *H | 3113780 | 12/17/2010 | PRAS | Updated Logic Block Diagram. Added Ordering Code Definitions. |



Document History Page (continued)

| | Document Title: CY62128E MoBL [®] , 1-Mbit (128 K × 8) Static RAM Document Number: 38-05485 | | | | | |
|------|---|--------------------|--------------------|--|--|--|
| Rev. | ECN No. | Submission Date | Orig. of Change | | | |
| * | 3223635 | 04/12/2011 | | Updated as per new template Removed V30 value from Ordering Code Definition. Added Acronyms and Units of Measure table Updated Package diagram 51-85056 from *E to *F and 51-85094 *E to *F | | |
| *J | 3292276 | 06/24/2011 | | Updated Data Retention Characteristics (Changed the conditions and minimum value of t _R parameter). Updated in new template. | | |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

| Automotive | cypress.com/go/automotive |
|--------------------------|---------------------------|
| Clocks & Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting & Power Control | cypress.com/go/powerpsoc |
| | cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| Optical & Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |
| | |

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05485 Rev. *J

Revised July 4, 2011

Page 18 of 18

All products and company names mentioned in this document may be the trademarks of their respective holders.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Cypress manufacturer:

Other Similar products are found below :

5962-8855206XA CY6116A-35DMB CY7C128A-45DMB CY7C1461KV33-133AXI CY7C199-45LMB CYDM128B16-55BVXIT GS8161Z36DD-200I GS88237CB-200I R1QDA7236ABB-20IB0 RMLV0408EGSB-4S2#AA0 IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6T4008C1B-GB70 CY7C1353S-100AXC AS6C8016-55BIN 515712X IS62WV51216EBLL-45BLI IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI 47L16-E/SN IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KV33-100BZXI CY7C1373KV33-100AXC CY7C1381KVE33-133AXI CY7C4042KV13-933FCXC 8602501XA 5962-3829425MUA 5962-8855206YA 5962-8866201XA 5962-8866201YA 5962-8866204TA 5962-8866206MA 5962-8866207NA 5962-8866208UA 5962-8872502XA 5962-8959836MZA 5962-8959841MZA 5962-9062007MXA 5962-9161705MXA N08L63W2AB7I 7130LA100PDG GS81284Z36B-250I M38510/28902BVA IS62WV12816ALL-70BLI 5962-8971203XA 5962-8971202ZA