

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74ACT161P,TC74ACT161F,TC74ACT161FN TC74ACT163P,TC74ACT163F,TC74ACT163FN

Synchronous Presettable 4-Bit Binary Counter

TC74ACT161P/F/FN Asynchronous Clear

TC74ACT163P/F/FN Synchronous Clear

The TC74ACT161 and T163 are advanced high speed CMOS SYNCHRONOUS PRESETTABLE 4 BIT BINARY COUNTERs fabricated with silicon gate and double-layer metal wiring C²MOS technology.

They achieve the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

These devices may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

The CK input is active on the rising edge. Both $\overline{\text{LOAD}}$ and $\overline{\text{CLR}}$ inputs are active on low logic level.

Presetting of these IC's is synchronous to the rising edge of CK.

The clear function of the TC74ACT163 is synchronous to CK, while the TC74ACT161 are cleared asynchronously.


Two enable inputs (ENP and ENT) and CARRY OUTPUT are provided to enable easy cascading of counters, which facilitates easy implementation of n-bit counters without using external gates.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High speed: $f_{\text{max}} = 110 \text{ MHz (typ.)}$ at $V_{\text{CC}} = 5 \text{ V}$
- Low power dissipation: $I_{\text{CC}} = 8 \mu\text{A (max)}$ at $T_a = 25^\circ\text{C}$
- Compatible with TTL outputs: $V_{\text{IL}} = 0.8 \text{ V (max)}$
 $V_{\text{IH}} = 2.0 \text{ V (min)}$
- Symmetrical output impedance: $|I_{\text{OH}}| = I_{\text{OL}} = 24 \text{ mA (min)}$
Capability of driving 50Ω transmission lines.
- Balanced propagation delays: $t_{\text{pLH}} \approx t_{\text{pHL}}$
- Pin and function compatible with 74F161/163


Note: xxxFN (JEDEC SOP) is not available in Japan.



Weight

DIP16-P-300-2.54A	: 1.00 g (typ.)
SOP16-P-300-1.27A	: 0.18 g (typ.)
SOL16-P-150-1.27	: 0.13 g (typ.)


Pin Assignment




(TOP VIEW)

IEC Logic Symbol

TC74ACT161



TC74ACT163



Truth Table


Inputs							Outputs				Function
CLR (161)	CLR (163)	LOAD	ENP	ENT	CK (161)	CK (163)	QA	QB	QC	QD	
L	L	X	X	X	X	↑	L	L	L	L	Reset to "0"
H	H	L	X	X	↑	↑	A	B	C	D	Preset Data
H	H	H	X	L	↑	↑	No Change				No Count
H	H	H	L	X	↑	↑	No Change				No Count
H	H	H	H	H	↑	↑	Count Up				Count
H	X	X	X	X	↓	↓	No Change				No Count

X: Don't care


A, B, C, D: Logic level of data inputs

Carry: Carry = ENT · QA · QB · QC · QD

Timing Chart



System Diagram (Note)



Note: Truth table of internal F/F

TC74ACT161					TC74ACT163				
D	CK	R	Q	\bar{Q}	D	CK	R	Q	\bar{Q}
X	X	H	L	H	X	\uparrow	H	L	H
L	\uparrow	L	L	H	L	\uparrow	L	L	H
H	\uparrow	L	H	L	X	\uparrow	L	H	L
X	\downarrow	L	No Change		X	\downarrow	L	No Change	

X: Don't care

Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V_{CC}	-0.5 to 7.0	V
DC input voltage	V_{IN}	-0.5 to $V_{CC} + 0.5$	V
DC output voltage	V_{OUT}	-0.5 to $V_{CC} + 0.5$	V
Input diode current	I_{IK}	± 20	mA
Output diode current	I_{OK}	± 50	mA
DC output current	I_{OUT}	± 50	mA
DC V_{CC} /ground current	I_{CC}	± 125	mA
Power dissipation	P_D	500 (DIP) (Note 2)/180 (SOP)	mW
Storage temperature	T_{stg}	-65 to 150	$^{\circ}C$

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: 500 mW in the range of $T_a = -40$ to $65^{\circ}C$. From $T_a = 65$ to $85^{\circ}C$ a derating factor of -10 mW/ $^{\circ}C$ should be applied up to 300 mW.

Operating Ranges (Note)

Characteristics	Symbol	Rating	Unit
Supply voltage	V_{CC}	4.5 to 5.5	V
Input voltage	V_{IN}	0 to V_{CC}	V
Output voltage	V_{OUT}	0 to V_{CC}	V
Operating temperature	T_{opr}	-40 to 85	$^{\circ}C$
Input rise and fall time	dt/dV	0 to 10	ns/V

Note: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either VCC or GND.

Electrical Characteristics

DC Characteristics

Characteristics	Symbol	Test Condition		Ta = 25°C			Ta = -40 to 85°C		Unit	
				V _{CC} (V)	Min	Typ.	Max	Min		Max
High-level input voltage	V _{IH}	—		4.5 to 5.5	2.0	—	—	2.0	—	V
Low-level input voltage	V _{IL}	—		4.5 to 5.5	—	—	0.8	—	0.8	V
High-level output voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -50 μA	4.5	4.4	4.5	—	4.4	—	V
			I _{OH} = -24 mA	4.5	3.94	—	—	3.80	—	
			I _{OH} = -75 mA (Note)	5.5	—	—	—	3.85	—	
Low-level output voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 50 μA	4.5	—	0.0	0.1	—	0.1	V
			I _{OL} = 24 mA	4.5	—	—	0.36	—	0.44	
			I _{OL} = 75 mA (Note)	5.5	—	—	—	—	1.65	
Input leakage current	I _{IN}	V _{IN} = V _{CC} or GND		5.5	—	—	±0.1	—	±1.0	μA
Quiescent supply current	I _{CC}	V _{IN} = V _{CC} or GND		5.5	—	—	8.0	—	80.0	μA
	I _C	Per input: V _{IN} = 3.4 V Other input: V _{CC} or GND		5.5	—	—	1.35	—	1.5	mA

Note: This spec indicates the capability of driving 50 Ω transmission lines.

One output should be tested at a time for a 10 ms maximum duration.

Timing Requirements (input: t_r = t_f = 3 ns)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Ta = 25°C	Ta = -40 to 85°C	Unit
			Limit	Limit		
Minimum pulse width (CK)	t _W (L) t _W (H)	Figure 1	5.0 ± 0.5	5.0	5.0	ns
Minimum pulse width ($\overline{\text{CLR}}$) (Note 1)	t _W (L)	Figure 4	5.0 ± 0.5	5.0	5.0	ns
Minimum pulse width ($\overline{\text{LOAD}}$, ENP, ENT)	t _s	Figure 2, Figure 3	5.0 ± 0.5	6.0	6.0	ns
Minimum set-up time (A, B, C, D)	t _s	Figure 2	5.0 ± 0.5	4.0	4.0	ns
Minimum set-up time ($\overline{\text{CLR}}$) (Note 2)	t _s	Figure 5	5.0 ± 0.5	3.0	3.0	ns
Minimum hold time ($\overline{\text{LOAD}}$, ENP, ENT)	t _h	Figure 2, Figure 3	5.0 ± 0.5	1.0	1.0	ns
Minimum hold time (A, B, C, D)	t _h	Figure 2	5.0 ± 0.5	2.0	2.0	ns
Minimum hold time ($\overline{\text{CLR}}$) (Note 2)	t _h	Figure 5	5.0 ± 0.5	2.0	2.0	ns
Minimum removal time ($\overline{\text{CLR}}$) (Note 1)	t _{rem}	Figure 4	5.0 ± 0.5	1.0	1.0	ns

Note 1: For TC74ACT161 only

Note 2: For TC74ACT163 only

AC Characteristics (C_L = 50 pF, R_L = 500 Ω, input: t_r = t_f = 3 ns)

Characteristics	Symbol	Test Condition	V _{CC} (V)	Ta = 25°C			Ta = -40 to 85°C		Unit
				Min	Typ.	Max	Min	Max	
Propagation delay time (CK-Q)	t _{pLH} t _{pHL}	Figure 1	5.0 ± 0.5	—	7.2	10.5	1.0	12.0	ns
Propagation delay time (CK-CARRY, count mode)	t _{pLH} t _{pHL}	Figure 1	5.0 ± 0.5	—	8.5	13.0	1.0	15.0	ns
Propagation delay time (CK-CARRY, preset mode)	t _{pLH} t _{pHL}	Figure 2	5.0 ± 0.5	—	9.7	15.0	1.0	17.0	ns
Propagation delay time (ENT-CARRY)	t _{pLH} t _{pHL}	Figure 6	5.0 ± 0.5	—	6.6	10.0	1.0	11.5	ns
Propagation delay time (Note 2) (CLR-Q)	t _{pHL}	Figure 4	5.0 ± 0.5	—	6.3	10.0	1.0	11.5	ns
Propagation delay time (Note 2) (CLR-CARRY)	t _{pHL}	Figure 4	5.0 ± 0.5	—	7.7	12.3	1.0	14.0	ns
Maximum clock frequency	f _{max}	—	5.0 ± 0.5	70	100	—	60	—	MHz
Input capacitance	C _{IN}	—	—	—	5	10	—	10	pF
Power dissipation capacitance	C _{PD} (Note 1)	—	—	—	32	—	—	—	pF

Note 1: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC}(\text{opr}) = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$$

When the outputs drive a capacitive load, total current consumption is the sum of C_{PD}, and ΔI_{CC} which is obtained from the following formula:

$$\Delta I_{CC} = f_{CK} \cdot V_{CC} \left(\frac{C_{QA}}{2} + \frac{C_{QB}}{4} + \frac{C_{QC}}{8} + \frac{C_{QD}}{16} + \frac{C_{CO}}{16} \right)$$

C_{QA}~C_{QD} and C_{CO} are the capacitances at QA~QD and CARRY OUT, respectively.

f_{CK} is the input frequency of the CK.

Note 2: for TC74ACT161 only

Switching Characteristics Test Waveform

Count Mode




Figure 1

Clear Mode (TC74ACT161)




Figure 4

Preset Mode




Figure 2

Clear Mode (TC74ACT163)




Figure 5

Count Enable Mode




Figure 3

Cascade Mode (fix maximum count)





Figure 6

Typical Application


Parallel Carry N-Bit Counter



Package Dimensions

DIP16-P-300-2.54A

Unit : mm




Weight: 1.00 g (typ.)

Package Dimensions

SOP16-P-300-1.27A

Unit: mm




Weight: 0.18 g (typ.)

Package Dimensions (Note)

SOL16-P-150-1.27

Unit : mm



Note: This package is not available in Japan.

Weight: 0.13 g (typ.)

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [toshiba](#) manufacturer:

Other Similar products are found below :

[TLP250\(F\)](#) [TC7W125FU\(TE12L,F\)](#) [TC7SBL384CFU,LF](#) [TLP183\(GB,E](#) [431392HB](#) [EMPP008Z](#) [TC58DVM92A5TA00](#) [TLP291\(TP,E\)](#)
[TLP705A\(F\)](#) [TLP5214\(D4-TP,E](#) [TLP591B\(C,F\)](#) [2SA1943N\(S1,E,S\)](#) [TLP5754\(D4-TP,E](#) [TLP352\(LF1,F\)](#) [TLP2409\(F\)](#) [TLP109\(TPR,E\)](#)
[TC4013BP\(N,F](#) [TCK112G,LF](#) [TLP184\(GB-TPL,E\(O](#) [TLP185\(GR-TPL,E\(O](#) [TLP108](#) [VFNC3S-2015PL](#) [VFS15-4007PL-W](#) [TLP7820\(D4-](#)
[A,E](#) [TPH4R10ANL,L1Q](#) [SSM3J35AMFV,L3F](#) [THRIVECOVER](#) [1SS392\(TE85L,F\)](#) [TCK22971G,LF](#) [TK28A65W,S5X](#) [TK6A80E,S4X](#)
[058399HB](#) [TORX177F,T](#) [TK31A60W,S4VX](#) [TLP190B\(U,C,F\)](#) [VFS15S-2015PL-W](#) [TK39N60W5,S1VF](#) [TLP2362\(E\)](#) [74VHC125FT](#)
[TLP759\(LF1,J,F\)](#) [TLP5754\(D4,E](#) [TLP4026G\(F\)](#) [TK8A65W,S5X](#) [TC7W14FUTE12LF](#) [TB6568KQ\(O,8\)](#) [TLP2662\(F\)](#) [74HC138D](#)
[SW89CN0-ZCC](#) [THGAF8T1T83BAIR](#) [SSM3K345R,LF](#)