TOSHIBA

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74HC4538AP, TC74HC4538AF, TC74HC4538AFT

Dual Retriggerable Monostable Multivibrator

The TC74HC4538A is a high speed CMOS MONOSTABLE MULTIVIBRATOR fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

There are two trigger inputs, A input (positive edge input), and \overline{B} input (negative edge input). These inputs are valid for a slow rise/fall time signal ($t_r = t_f = 1$ s) as they are schmitt trigger inputs.

After triggering, the output stays in a MONOSTABLE state for the time period determined by the external resistor and capacitor (R_X, C_X) . A low level at \overline{CD} input breaks this STABLE STATE. In the MONOSTABLE state, if a new trigger is applied, it makes the MONOSTABLE period longer (retrigger mode).


 $\begin{array}{l} \mbox{Limitations for } C_X \mbox{ and } R_X \mbox{ are as follows:} \\ \mbox{External capacitor } C_X \mbox{} \mbox{No limitation} \\ \mbox{External resistor } R_X \mbox{.....} \mbox{V}_{CC} = 2.0 \mbox{ V more than 5 } k\Omega \\ \mbox{V}_{CC} \geq 3.0 \mbox{ V more than 1 } k\Omega \end{array}$

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features (Note)

- High speed: $t_{pd} = 25 \text{ ns}$ (typ.) at $V_{CC} = 5 \text{ V}$
- Low power dissipation Stand by state: $I_{CC} = 4 \ \mu A \ (max)$ at $Ta = 25^{\circ}C$ Active state: $I_{CC} = 300 \ \mu A \ (max)$ at $Ta = 25^{\circ}C$
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Output drive capability: 10 LSTTL loads
- Symmetrical output impedance: |IOH| = IOL = 4 mA (min)
- Balanced propagation delays: $t_{pLH} \simeq t_{pHL}$
- Wide operating voltage range: V_{CC} (opr) = 2 V to 6 V
- Pin and function compatible with 4538B


Note: In the case of using only one circuit, \overline{CD} should be tied to GND, T1 T2 $\overline{Q} \cdot \overline{Q}$ should be tied to OPEN, the other inputs should be tied to V_{CC} or GND.




Start of commercial production 1987-11

<u>TOSHIBA</u>

Pin Assignment



IEC Logic Symbol




Truth Table

	Inputs	_	Out	puts	Note
А	B	CD	Q	IQ	Note
	Н	Н	Л	Л	Output Enable
Х	L	Н	L	Н	Inhibit
Н	Х	Н	L	Н	Inhibit
L		Н	Л	Ľ	Output Enable
Х	Х	L	L	Н	Reset

X: Don't care

Block Diagram (Note 1)(Note 2)



Note 1: C_X, R_X, DX are external capacitor, resistor, and diode, respectively.

Note 2: External clamping diode, DX

The external capacitor is charged to V_{CC} level in the wait state, i.e. when no trigger is applied. Supply voltage is turned off and C_X is discharged mainly through the internal (parasitic) diode. If C_X is sufficiently large and V_{CC} drops rapidly, there will be some possibility of damaging the IC by rush current or latch-up. If the capacitance of the supply voltage filter is large enough and V_{CC} drops slowly, the rush current is automatically limited and damage to the IC is avoided.

The maximum value of forward current through the parasitic diode is ±20 mA.

In the case of a large C_X , the limitation of fall time of the supply voltage is determined as follows:


 $t_{f} \ge (V_{CC} - 0.7) C_X/20 \text{ mA}$

(t_f is the time from the voltage supply turning off to the level of supply voltage reaching 0.4 V_{CC} .)


In the care of a system that does not satisfy the above condition, an external clamping diode is needed to protect the IC from rush current.

TOSHIBA

System Diagram



Timing Chart



Functional Description

(1) Stand-by state

The external capacitor is fully charge to V_{CC} in the stand-by state. That means, before triggering, Q_P and Q_N transistors which are connected to the T2 node are in the off state. Two comparators that relate to the timing of the output pulse, and two reference voltage supplies stop their operation. The total supply current is only leakage current.

(2) Trigger operation

Trigger operation is effective in either of the following two cases. One is the condition where the A input is low, and the \overline{B} input has a falling signal. The other, where the \overline{B} input is high, and the A input has a rising signal.

After trigger becomes effective, comparators C_1 and C_2 start operating, and Q_N is turned on. The external capacitor discharges through Q_N . The voltage level at the T2 node drops. If the T2 voltage level falls to the internal reference voltage $V_{ref}L$, the output of C_1 becomes low. The flip-flop is then reset and Q_N turns off. At that moment C_1 stops but C_2 continues operating.

After Q_N turns off, the voltage at T2 start rising at a rate determined by the time constant of external capacitor C_X and resistor R_X .

After the triggering, output Q becomes high, following some delay time of the internal F/F and gates. It stays high even if the voltage of T2 changes from falling to rising. When T2 reaches the internal reference voltage $V_{ref}H$, the output of C₂ becomes low, the output Q goes low and C₂ stops its operation. That means, after triggering, when the voltage level of T2 reaches $V_{ref}H$, the IC returns to its MONOSTABLE state.

In the case of large value of C_X and R_X , and ignoring the discharge time of the capacitor and internal delays of the IC, the width of the output pulse, (t_{wOUT}), is as follows:

 $t_{wOUT} = 0.70 \cdot C_X \cdot R_X$ (3) Retrigger operation

When another new trigger is applied to input A or \overline{B} while in the MONOSTABLE state, it is effective only if the IC is charging C_X. The voltage level of T2 then falls to V_{ref}L level again.

Therefore the Q output stays high if the next trigger comes in before the time period set by C_X and R_X .

If the 2^{nd} trigger is very close to previous trigger, such as application during the discharge cycle, the 2^{nd} trigger will not be effective.

The minimum time for effective 2nd trigger, t_{rr} (min), depends on V_{CC} and C_X.

(4) Reset operation

In normal operation, \overline{CD} input is held high. If \overline{CD} is low, a trigger has no effect because the Q output is held low and the trigger control F/F is reset. Also QP turns on and CX is charged rapidly to V_{CC}.

This means if \overline{CD} input is set low, the IC goes into a wait state.

Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	-0.5 to 7	V
DC input voltage	VIN	-0.5 to V _{CC} + 0.5	V
DC output voltage	V _{OUT}	-0.5 to V _{CC} + 0.5	V
Input diode current	I _{IK}	±20	mA
Output diode current	IOK	±20	mA
DC output current	IOUT	±25	mA
DC V _{CC} /ground current	ICC	±50	mA
Power dissipation	PD	500 (DIP) (Note 2)/180 (SOP/TSSOP)	mW
Storage temperature	T _{stg}	-65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: 500 mW in the range of Ta = −40°C to 65°C. From Ta = 65°C to 85°C a derating factor of −10 mW/°C should be applied up to 300 mW.

Characteristics	Symbol	Rating	Unit
Supply voltage	V _{CC}	2 to 6	V
Input voltage	V _{IN}	0 to V _{CC}	V
Output voltage	V _{OUT}	0 to V _{CC}	V
Operating temperature	T _{opr}	-40 to 85	°C
Input rise and fall time (CD only)	t _r , t _f	0 to 1000 (V _{CC} = 2.0 V) 0 to 500 (V _{CC} = 4.5 V) 0 to 400 (V _{CC} = 6.5 V)	ns
External capacitor	C _X	No limitation (Note 2)	F
External resistor	R _X	≥ 5 k (Note 5) (V _{CC} = 2.0 V) ≥ 1 k (Note 5) (V _{CC} ≥ 3.0 V)	Ω

Operating Ranges (Note 1)

Note 1: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either V_{CC} or GND.

Note 2: The maximum allowable values of C_X and R_X are a function of leakage of capacitor C_X , the leakage of TC74HC4538A, and leakage due to board layout and surface resistance. Susceptibility to externally induced noise signals may occur for $R_X > 1 M\Omega$.

Electrical Characteristics

DC Characteristics

Characteristics	Symbol	Test Condition V _{CC} (V)		Ta = 25°C			Ta = −40 to 85°C		Unit	
Characteriotic	Cymbol			V _{CC} (V)	Min	Тур.	Max	Min	Max	
				2.0	1.50	_	_	1.50	_	
High-level input voltage	VIH	_		4.5	3.15	_	_	3.15	_	V
				6.0	4.20	—	—	4.20	—	
				2.0	_	_	0.50	_	0.50	
Low-level input voltage	VIL		_	4.5	—	—	1.35	—	1.35	V
				6.0	—	—	1.80	—	1.80	
				2.0	1.9	2.0	_	1.9	_	
High-level output			I _{OH} = −20 µA	4.5	4.4	4.5	—	4.4	—	
voltage	V _{OH}	VIN = VIH or VIL		6.0	5.9	6.0	—	5.9	—	V
(Q, <u>Q</u>)			I _{OH} = −4 mA	4.5	4.18	4.31	_	4.13	_	
			I _{OH} = −5.2 mA	6.0	5.68	5.80	—	5.63	—	
	V _{OL}	V _{IN} = V _{IH} or V _{IL}		2.0	_	0.0	0.1	_	0.1	
Low-level output			I _{OL} = 20 μA	4.5	—	0.0	0.1	—	0.1	
voltage				6.0	—	0.0	0.1	—	0.1	V
(Q, <u>Q</u>)			I _{OL} = 4 mA	4.5	_	0.17	0.26	_	0.33	
			I _{OL} = 5.2 mA	6.0	—	0.18	0.26	—	0.33	
Input leakage current	I _{IN}	V _{IN} = V _{CC} or GND		6.0	_	_	±0.1	_	±1.0	μA
T2 terminal input leakage current	I _{IN}	V _{IN} = V _{CC} or GND		6.0		_	±0.5	_	±5.0	μA
Quiescent supply current	ICC	V _{IN} = V _{CC} or GND		6.0	_	_	4.0	_	40.0	μA
Active-state supply				2.0	_	40	120	_	160	
current	Icc		$V_{IN} = V_{CC}$ or GND T2 ext = 0.5 V_{CC}		—	200	300	—	400	μA
(Note)		12 671 - 0.5			_	300	600	—	800	

Note: Per circuit

Timing Requirements (input: $t_r = t_f = 6 \text{ ns}$)

Characteristics	Symbol	Test Condition	Test Condition			Ta = −40 to 85°C	Unit
			V _{CC} (V)	Тур.	Limit	Limit	
Minimum pulse width	t _{w (L)}		2.0	_	75	95	
(A, <u>B</u>)	t _{w (H)}	—	4.5	—	15	19	ns
(A, D)	чw (н)		6.0	-	13	16	
Minimum clear width			2.0	—	75	95	
(CD)	t _{w (L)}	—	4.5	—	15	19	ns
			6.0	-	13	16	
	t _{rem}		2.0		15	15	
Minimum clear removal time		_	4.5	—	5	5	ns
			6.0	—	5	5	
		$P_{\rm M} = 1 k \Omega$	2.0	380	—		
		$R_X = 1 k\Omega$	4.5	92	—	—	ns
Minimum retrigger time		C _X = 100 pF	6.0	72	—	—	
	t _{rr}	$P_{\rm M} = 1 k \Omega$	2.0	6.0	_	_	
		R _X = 1 kΩ C _X = 0.01 μF	4.5	1.4	—	—	μs
		Οχ - 0.01 με	6.0	1.2	—	—	

AC Characteristics (C_L = 15 pF, V_{CC} = 5 V, Ta = 25°C, input: t_r = t_f = 6 ns)

Characteristics	Symbol	Test Condition		Тур.	Max	Unit
Output transition time	t _{TLH}	_		6	12	ns
	t _{THL}					115
Propagation delay time	t _{pLH}			25	44	ns
$(A, \overline{B} - Q, \overline{Q})$	t _{pHL}	—	_	25	44	115
Propagation delay time	t _{pLH}			21	34	ns
$(\overline{CD} - Q, \overline{Q})$	t _{pHL}		-	21	54	115

AC Characteristics (C_L = 50 pF, input: $t_r = t_f = 6$ ns)

Characteristics	Symbol	Test Condition	_	-	Ta = 25°C		Ta = −40 to 85°C		Unit
	,		V _{CC} (V)	Min	Тур.	Max	Min	Max	
	t		2.0		30	75		95	
Output transition time	t _{TLH}	—	4.5	—	8	15	—	19	ns
	t _{THL}		6.0		7	13		16	
Propagation delay	t		2.0	—	120	250	—	315	
time	t _{pLH}	_	4.5	—	30	50	—	63	ns
$(A, \overline{B} - Q, \overline{Q})$	tpHL		6.0	-	25	43	-	54	
Propagation delay	t		2.0	—	100	195	—	245	
time	t _{pLH}	_	4.5	—	25	39	—	49	ns
$(\overline{CD} - Q, \overline{Q})$	t _{pHL}		6.0	-	20	33	-	42	
	twout	C _X = 0 F	2.0	—	540	1200	—	1500	
		$R_X = 5 k\Omega (V_{CC} = 2 V)$	4.5	—	180	250	—	320	ns
		$R_X = 1 \text{ k}\Omega (V_{CC} = 4.5 \text{ V}, 6 \text{ V})$	6.0	-	150	200	-	260	
		C _X = 0.01 μF R _X = 10 kΩ C _X = 0.1 μF R _X = 10 kΩ	2.0	70	83	96	70	96	
Output pulse width			4.5	69	77	85	69	85	μs
			6.0	69	77	85	69	85	
			2.0	0.67	0.75	0.83	0.67	0.83	
			4.5	0.67	0.73	0.77	0.67	0.77	ms
			6.0	0.67	0.73	0.77	0.67	0.77	
Output pulse width error between circuits	∆t _{wOUT}	_	_		±1			Ι	%
(in same package)									
Input capacitance	C _{IN}	_		—	5	10	—	10	pF
Power dissipation capacitance	C _{PD}		(Note)	_	70	_	_	—	pF

Note: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:


 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC'} \cdot Duty/100 + I_{CC}/2 (per circuit)$

(I_{CC'}: active supply current)


(Duty: %)


TOSHIBA

Output Pulse Width Constant K – Supply Voltage (typical) (external resistor (R_X) = 10 k Ω : t_{wOUT} = K·C_X·R_X)



 $t_{wOUT} - C_X$ Characteristics (typical)






Package Dimensions

DIP16-P-300-2.54A

Unit : mm




Weight: 1.00 g (typ.)



Package Dimensions

SOP16-P-300-1.27A

Unit: mm





Weight: 0.18 g (typ.)

Package Dimensions

TSSOP16-P-0044-0.65A

Unit: mm





Weight: 0.06 g (typ.)

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Monostable Multivibrator category:

Click to view products by Toshiba manufacturer:

Other Similar products are found below :

M38510/01205BEA NLV74HC4538ADR2G TC74HC4538AF-ELF NLV14536BDWR2G TC74HC4538AP(F) 74VHC123AMTC JM38510/31401B2A TC74HC4538AF(F) TC74HC123APNEWF LTC6993CDCB-1#TRMPBF LTC6993IS6-1#TRMPBF LTC6993HS6-1#TRMPBF LTC6993IS6-3#TRPBF LTC6993HS6-3#TRMPBF LTC6993MPS6-2#TRMPBF LTC6993HDCB-4#TRMPBF LTC6993MPS6-4#TRMPBF LTC6993IS6-4#TRMPBF LTC6993CS6-4#TRMPBF 74AHC123ABQ-Q100X LTC6993CS6-2#TRMPBF LTC6993CS6-1#TRMPBF LTC6993IS6-4#TRMPBF LTC6993MPS6-1#TRMPBF 1C6993HS6-2#TRMPBF LTC6993IS6-3#TRMPBF LTC6993CS6-1#TRMPBF LTC6993CDCB-2#TRMPBF LTC6993MPS6-1#TRMPBF LTC6993HS6-2#TRMPBF LTC6993IS6-3#TRMPBF LTC6993HDCB-2#TRMPBF 74HCT4538PW,118 LTC6993MPS6-1#TRPBF LTC6993CS6-3#TRMPBF NTE74123 LTC6993HS6-1#WTRMPBF LTC6993HS6-3#WTRMPBF LTC6993HS6-4#WTRMPBF LTC6993HS6-2#WTRMPBF LTC6993CS6-1#TRPBF 74HC4538D NLV14538BDR2G 74HC221D,652 74HC4538N,652 74AHC123ABQ,115 74AHC123AD,112 74AHC123AD,118 74AHC123APW,112 74AHCT123ABQ,115 74AHCT123ABQ-Q100X 74AHCT123AD,118 74AHCT123APW,118 74HC123BQ,115 74HC123D,652