## MC100EP35

### 3.3 V / 5 V ECL JK Flip-Flop

## Description

The MC100EP35 is a higher speed/low voltage version of the EL35 JK flip-flop. The J/K data enters the master portion of the flip-flop when the clock is LOW and is transferred to the slave, and thus the outputs, upon a positive transition of the clock. The reset pin is asynchronous and is activated with a logic HIGH.

The 100 Series contains temperature compensation.

## Features

- 410 ps Propagation Delay
- Maximum Frequency > 3 GHz Typical
- PECL Mode Operating Range:
- $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 5.5 V with $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$
- NECL Mode Operating Range:
- $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ with $\mathrm{V}_{\mathrm{EE}}=-3.0 \mathrm{~V}$ to -5.5 V
- Open Input Default State
- Q Output Will Default LOW with Inputs Open or at $\mathrm{V}_{\mathrm{EE}}$
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant

ON Semiconductor ${ }^{\circledR}$
www.onsemi.com

| www.onsemi.com |  |
| :---: | :---: |
| SOIC-8 NB | TSSOP-8 |
| D SUFFIX | DT SUFFIX |
| CASE | CASE |
| 751-07 | 948R-02 |

## MARKING DIAGRAMS*



K = MC100 A =Assembly Location
L = Wafer Lot
$Y=$ Year
W = Work Week
M = Date Code

- = Pb-Free Package
(Note: Microdot may be in either location)
*For additional marking information, refer to Application Note AND8002/D.


## ORDERING INFORMATION

See detailed ordering and shipping information on page 6 of this data sheet.

## MC100EP35



Figure 1. 8-Lead Pinout (Top View) and Logic Diagram

Table 1. PIN DESCRIPTION

| PIN | FUNCTION |
| :--- | :--- |
| CLK $^{*}$ | ECL Clock Inputs |
| $J^{*}, \mathrm{~K}^{*}$ | ECL Signal Inputs |
| RESET $^{*}$ | ECL Asynchronous Reset |
| $\mathrm{Q}, \overline{\mathrm{Q}}$ | ECL Data Outputs |
| $\mathrm{V}_{\mathrm{CC}}$ | Positive Supply |
| $\mathrm{V}_{\mathrm{EE}}$ | Negative Supply |

* Pins will default LOW when left open.

Table 2. TRUTH TABLE

| $J$ | $K$ | RESET | CLK | Qn+1 |
| :---: | :---: | :---: | :---: | :---: |
| L | L | L | Z | Qn |
| L | $H$ | L | $Z$ | L |
| $H$ | $L$ | $L$ | $Z$ | $H$ |
| $H$ | $H$ | $L$ | $Z$ | Qn |
| $X$ | $X$ | $H$ | $X$ | $L$ |

Z = LOW to HIGH Transition

Table 3. ATTRIBUTES

| Characteristics | Value |
| :--- | :---: |
| Internal Input Pulldown Resistor | $75 \mathrm{k} \Omega$ |
| Internal Input Pullup Resistor | $\mathrm{N} / \mathrm{A}$ |
| ESD Protection <br> Human Body Model <br> Machine Model <br> Charged Device Model | $>4 \mathrm{kV}$ <br> $>200 \mathrm{~V}$ <br> $>2 \mathrm{kV}$ |
| Moisture Sensitivity, Indefinite Time Out of Drypack (Note 1) <br> SOIC-8 NB <br> TSSOP-8 | Pb-Free Pkg |
|  | Level 1 <br> Level 3 |
| Flammability Rating |  |
| Oxygen Index: 28 to 34 | UL-94 V-0 @ 0.125 in |
| Transistor Count | 77 Devices |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test |  |

1. For additional information, see Application Note AND8003/D.

## MC100EP35

Table 4. MAXIMUM RATINGS

| Symbol | Parameter | Condition 1 | Condition 2 | Rating | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | PECL Mode Power Supply | $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ |  | 6 | V |
| $\mathrm{V}_{\mathrm{EE}}$ | NECL Mode Power Supply | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}$ |  | -6 | V |
| $\mathrm{V}_{1}$ | PECL Mode Input Voltage NECL Mode Input Voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CC}}=0 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{~V}_{1} \geq \mathrm{V}_{\mathrm{EE}} \end{aligned}$ | $\begin{gathered} \hline 6 \\ -6 \end{gathered}$ | V |
| $\mathrm{I}_{\text {out }}$ | Output Current | Continuous Surge |  | $\begin{gathered} 50 \\ 100 \end{gathered}$ | mA |
| $\mathrm{T}_{\text {A }}$ | Operating Temperature Range |  |  | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage Temperature Range |  |  | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance (Junction-to-Ambient) | $\begin{aligned} & \hline 0 \text { lfpm } \\ & 500 \mathrm{lfpm} \end{aligned}$ | SOIC-8 NB | $\begin{aligned} & \hline 190 \\ & 130 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | Standard Board | SOIC-8 NB | 41 to 44 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Junction-to-Ambient) | $\begin{aligned} & \hline 0 \text { lfpm } \\ & 500 \text { lfpm } \end{aligned}$ | TSSOP-8 | $\begin{aligned} & 185 \\ & 140 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {Jc }}$ | Thermal Resistance (Junction-to-Case) | Standard Board | TSSOP-8 | 41 to 44 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{T}_{\text {sol }}$ | Wave Solder (Pb-Free) | <2 to 3 sec @ $260^{\circ} \mathrm{C}$ |  | 265 | ${ }^{\circ} \mathrm{C}$ |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. JEDEC standard multilayer board -2 S2P ( 2 signal, 2 power)

Table 5. 100EP DC CHARACTERISTICS, PECL (VCC $=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}$ (Note 1))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | 30 | 40 | 50 | 30 | 40 | 50 | 30 | 40 | 50 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | 2155 | 2280 | 2405 | 2155 | 2280 | 2405 | 2155 | 2280 | 2405 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 2) | 1355 | 1480 | 1605 | 1355 | 1480 | 1605 | 1355 | 1480 | 1605 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | 2075 |  | 2420 | 2075 |  | 2420 | 2075 |  | 2420 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage (Single-Ended) | 1355 |  | 1675 | 1355 |  | 1675 | 1355 |  | 1675 | mV |
| IIH | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| IIL | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.5 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary +0.3 V to -2.2 V .
2. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.

Table 6. 100EP DC CHARACTERISTICS, PECL (VCC $=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=0 \mathrm{~V}$ (Note 1))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| lee | Power Supply Current | 30 | 40 | 50 | 30 | 40 | 50 | 30 | 40 | 50 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | 3855 | 3980 | 4105 | 3855 | 3980 | 4105 | 3855 | 3980 | 4105 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 2) | 3055 | 3180 | 3305 | 3055 | 3180 | 3305 | 3055 | 3180 | 3305 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | 3775 |  | 4120 | 3775 |  | 4120 | 3775 |  | 4120 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage (Single-Ended) | 3055 |  | 3375 | 3055 |  | 3375 | 3055 |  | 3375 | mV |
| IIH | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| 1 IL | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.5 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$. $\mathrm{V}_{\mathrm{EE}}$ can vary +2.0 V to -0.5 V .
2. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.

Table 7. 100EP DC CHARACTERISTICS, NECL ( $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-5.5 \mathrm{~V}$ to -3.0 V (Note 1))

|  | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{I}_{\text {EE }}$ | Power Supply Current | 30 | 40 | 50 | 30 | 40 | 50 | 30 | 40 | 50 | mA |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 2) | -1145 | -1020 | -895 | -1145 | -1020 | -895 | -1145 | -1020 | -895 | mV |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 2) | -1945 | -1820 | -1695 | -1945 | -1820 | -1695 | -1945 | -1820 | -1695 | mV |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage (Single-Ended) | -1225 |  | -880 | -1225 |  | -880 | -1225 |  | -880 | mV |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW Voltage (Single-Ended) | -1945 |  | -1625 | -1945 |  | -1625 | -1945 |  | -1625 | mV |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current |  |  | 150 |  |  | 150 |  |  | 150 | $\mu \mathrm{A}$ |
| 1 IL | Input LOW Current | 0.5 |  |  | 0.5 |  |  | 0.5 |  |  | $\mu \mathrm{A}$ |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 Ifpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Input and output parameters vary $1: 1$ with $\mathrm{V}_{\mathrm{CC}}$.
2. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.

## MC100EP35

Table 8. AC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{EE}}=-3.0 \mathrm{~V}\right.$ to -5.5 V or $\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to 5.5 V ; $\mathrm{V}_{\mathrm{EE}}=0 \mathrm{~V}$ (Note 1))

| Symbol | Characteristic | $-40^{\circ} \mathrm{C}$ |  |  | $25^{\circ} \mathrm{C}$ |  |  | $85^{\circ} \mathrm{C}$ |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{f}_{\text {max }}$ | Maximum Frequency (See Figure 2. $\mathrm{F}_{\text {max }} / \mathrm{JITTER}$ ) |  | >3 |  |  | >3 |  |  | >3 |  | GHz |
| $\begin{aligned} & \text { tpLH, } \\ & t_{\text {PHL }} \end{aligned}$ | Propagation Delay to Output Differential R, CLK to Q, $\bar{Q}$ | 200 | 400 | 480 | 200 | 410 | 490 | 200 | 420 | 575 | ps |
| $\mathrm{t}_{\mathrm{RR}}$ | Reset Recovery | 150 | 80 |  | 150 | 90 |  | 150 | 100 |  | ps |
| $\begin{aligned} & t_{s} \\ & t_{\mathrm{H}} \end{aligned}$ | Setup Time Hold Time | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & \hline 150 \\ & 150 \end{aligned}$ | $\begin{aligned} & 80 \\ & 80 \end{aligned}$ |  | ps |
| tpw | Minimum Pulse width RESET | 550 | 400 |  | 550 | 400 |  | 550 | 400 |  | ps |
| $\mathrm{t}_{\text {IITTER }}$ | Cycle-to-Cycle Jitter (See Figure 2. $\mathrm{F}_{\text {max }}$ JITTER) |  | 0.2 | <1 |  | 0.2 | <1 |  | 0.2 | <1 | ps |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{r}} \\ & \mathrm{t}_{\mathrm{f}} \end{aligned}$ | $\begin{aligned} & \hline \text { Output Rise/Fall Times } \\ & \text { Q, } \bar{Q}(20 \%-80 \%) \end{aligned}$ | 70 | 120 | 170 | 80 | 130 | 180 | 100 | 150 | 200 | ps |

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

1. Measured using a 750 mV source, $50 \%$ duty cycle clock source. All loading with $50 \Omega$ to $\mathrm{V}_{\mathrm{CC}}-2.0 \mathrm{~V}$.


Figure 2. $\mathbf{F}_{\text {max }}$ /Jitter

## MC100EP35



Figure 3. Typical Termination for Output Driver and Device Evaluation (See Application Note AND8020/D - Termination of ECL Logic Devices.)

ORDERING INFORMATION

| Device | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| MC100EP35DG | SOIC-8 NB <br> (Pb-Free) | 98 Units / Rail |
| MC100EP35DTG | TSSOP-8 <br> (Pb-Free) | 100 Units / Rail |
| MC100EP35DTR2G | TSSOP-8 <br> (Pb-Free) | $2500 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

Resource Reference of Application Notes

| AN1405/D | ECL Clock Distribution Techniques |
| :---: | :---: |
| AN1406/D | - Designing with PECL (ECL at +5.0 V) |
| AN1503/D | - ECLinPS ${ }^{\text {mm }}$ I/O SPiCE Modeling Kit |
| AN1504/D | - Metastability and the ECLinPS Family |
| AN1568/D | - Interfacing Between LVDS and ECL |
| AN1672/D | - The ECL Translator Guide |
| AND8001/D | - Odd Number Counters Design |
| AND8002/D | - Marking and Date Codes |
| AND8020/D | - Termination of ECL Logic Devices |
| AND8066/D | - Interfacing with ECLinPS |
| AND8090/D | - AC Characteristics of ECL Devices |

## MC100EP35

## PACKAGE DIMENSIONS

SOIC-8 NB
CASE 751-07
ISSUE AK


NOTES:
DIMENSIONING AND TOLERANCING PER ANSI Y14 5M 1982
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE

MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. 751-01 THRU 751-06 ARE OBSOLETE. NEW 751-01 THRU 751-06
STANDARD IS 751-07. STANDARD IS 751-07.

|  | MILLIMETERS |  | INCHES |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIM | MIN | MAX | MIN | MAX |  |  |
| A | 4.80 | 5.00 | 0.189 | 0.197 |  |  |
| B | 3.80 | 4.00 | 0.150 | 0.157 |  |  |
| $\mathbf{C}$ | 1.35 | 1.75 | 0.053 | 0.069 |  |  |
| $\mathbf{D}$ | 0.33 | 0.51 | 0.013 | 0.020 |  |  |
| $\mathbf{G}$ | 1.27 |  | BSC | 0.050 |  | BSC |
| $\mathbf{H}$ | 0.10 | 0.25 | 0.004 | 0.010 |  |  |
| $\mathbf{J}$ | 0.19 | 0.25 | 0.007 | 0.010 |  |  |
| $\mathbf{K}$ | 0.40 | 1.27 | 0.016 | 0.050 |  |  |
| $\mathbf{M}$ | $0{ }^{\circ}$ | $8{ }^{\circ}$ | 0 | 0 |  |  |
| $\mathbf{N}$ | 0.25 | 0.50 | 0.010 | 0.020 |  |  |
| $\mathbf{S}$ | 5.80 | 6.20 | 0.228 | 0.244 |  |  |

SOLDERING FOOTPRINT*

*For additional information on our Pb -Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

## PACKAGE DIMENSIONS

TSSOP-8
CASE 948R-02
ISSUE A


ECLinPS is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.
ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Flip Flops category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
5962-8955201EA MC74HC11ADTG MC10EP29MNG MC74HC11ADTR2G NLV14013BDTR2G NLV14027BDG NLX1G74MUTCG 703557B 746431H 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA M38510/07106BFA M38510/06102BFA M38510/06101B2A NLV74HC74ADR2G TC4013BP(N,F) NLV14013BDG NLV74AC32DR2G NLV74AC74DR2G MC74HC73ADG CY74FCT16374CTPACT MC74HC11ADR2G 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM 74ALVCH162374PAG TC7WZ74FK,LJ(CT CD54HCT273F HMC853LC3TR HMC723LC3CTR MM74HCT574MTCX MM74HCT273WM SN74LVC74APW SN74LVC74AD MC74HC73ADTR2G MC74HC11ADG SN74ALVTH16374GR M74HCT273B1R M74HC377RM13TR M74HC374RM13TR M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER 74AUP1G74DC,125 74VHC374FT(BJ) 74VHC9273FT(BJ) NLV14013BCPG

