## Features

- Supply voltage up to 40 V
- $R_{\text {DSon }}$ typically $0.8 \Omega$ at $25^{\circ} \mathrm{C}$, maximum $1.8 \Omega$ at $200^{\circ} \mathrm{C}$
- Up to 1.0A output current
- Three half-bridge outputs formed by three high-side and three low-side drivers
- Capable of switching loads such as DC motors, bulbs, resistors, capacitors, and inductors
- PWM capability up to 25 kHz for each high-side output controlled by external PWM signal
- No shoot-through current
- Outputs short-circuit protected
- Selective overtemperature protection for each switch and overtemperature prewarning
- Undervoltage protection
- Various diagnostic functions such as shorted output, open load, overtemperature and power-supply fail detection
- Serial data interface, Daisy Chain capable, up to 2 MHz clock frequency
- QFN18 package


## 1. Description

The Atmel ${ }^{\circledR}$ ATA6832C is a fully protected driver IC specially designed for high temperature applications. In mechatronic solutions, for example turbo charger or exhaust gas recirculation systems, many flaps have to be controlled by DC motor driver ICs which are located very close to the hot engine or actuator where ambient temperatures up to $150^{\circ} \mathrm{C}$ are usual. Due to the advantages of SOI technology junction temperatures up to $200^{\circ} \mathrm{C}$ are allowed. This enables new cost effective board design possibilities to achieve complex mechatronic solutions.
The Atmel ATA6832C is a triple half-bridge driver to control up to three different loads by a microcontroller in automotive and industrial applications. Each of the three high-side and three low-side drivers is capable of driving currents up to 1.0A. Due to the enhanced PWM signal (up to 25 kHz ) it is possible to generate a smooth control of, for example, a DC motor without any noise. The drivers are internally connected to form three half-bridges and can be controlled separately from a standard serial data interface, enabling all kinds of loads, such as bulbs, resistors, capacitors and inductors, to be combined. The IC design especially supports the application of H -bridges to drive DC motors.
Protection is guaranteed with respect to short-circuit conditions, overtemperature and undervoltage. Various diagnostic functions and a very low quiescent current in standby mode enable a wide range of applications. Automotive qualification (protection against conducted interferences, EMC protection and 1.5-kV ESD protection) gives added value and enhanced quality for exacting requirements of automotive applications.

Figure 1-1. Block Diagram


## 2. Pin Configuration

Figure 2-1. Pinning QFN24


Table 2-1. Pin Description

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 1 | OUT3S | Used only for final testing, to be connected to OUT3F |
| 2 | OUT3F | Half-bridge output 3 ; formed by internally connecting power MOS high-side switch 3 and lowside switch 3 with internal reverse diodes; short circuit protection; overtemperature protection; diagnosis for short and open load |
| 3 | CS | Chip select input; 5V CMOS logic level input with internal pull-up; low = serial communication is enabled, high = disabled |
| 4 | DI | Serial data input; 5V CMOS logic level input with internal pull-down; receives serial data from the control device; DI expects a 16-bit control word with LSB transferred first |
| 5 | CLK | Serial clock input; 5V CMOS logic level input with internal pull-down; controls serial data input interface and internal shift register ( $\mathrm{f}_{\max }=2 \mathrm{MHz}$ ) |
| 6 | PWM | PWM input; 5V CMOS logic level input with internal pull-down |
| 7 | DO | Serial data output; 5V CMOS logic-level tri-state output for output (status) register data; sends 16-bit status information to the microcontroller (LSB transferred first); output will remain tristated unless device is selected by CS = low; this allows several ICs to operate on only one data-output line |
| 8 | GND | Ground |
| 9 | VCC | Logic supply voltage (5V) |
| 10 | VS1 | Power supply for output stages OUT1 and OUT2; internal supply |
| 11 | VS2 | Power supply for output stages OUT2 and OUT3; internal supply |
| 12 | OUT2F | Half-bridge output 2; formed by internally connected power MOS high-side switch 2 and lowside switch 2 with internal reverse diodes; short circuit protection; overtemperature protection; diagnosis for short and open load |
| 13 | OUT2S | Used only for final testing, to be connected to OUT2F |
| 14 | PGND2 | Power ground OUT2 |
| 15 | OUT1F | Half-bridge output 1; formed by internally connected power MOS high-side switch 1 and lowside switch 1 with internal reverse diodes; short circuit protection; overtemperature protection; diagnosis for short and open load |
| 16 | OUT1S | Used only for final testing, to be connected to OUT1F |
| 17 | PGND1 | Power ground OUT1 |
| 18 | PGND3 | Power ground OUT3 |

## 3. Functional Description

### 3.1 Serial Interface

Data transfer starts with the falling edge of the CS signal. Data must appear at DI synchronized to CLK and is accepted on the falling edge of the CLK signal. The LSB (bit 0, SRR) has to be transferred first. Execution of new input data is enabled on the rising edge of the CS signal. When CS is high, pin DO is in tri-state condition. This output is enabled on the falling edge of CS. Output data will change their state with the rising edge of CLK and stay stable until the next rising edge of CLK appears. LSB (bit $0, T P$ ) is transferred first.

Figure 3-1. Data Transfer


Table 3-1. Input Data Protocol

| Bit | Input Register | Function |
| :---: | :---: | :--- |
| 0 | SRR | Status register reset (high = reset; the bits PSF and OVL in the output data register <br> are set to low) |
| 1 | LS1 | Controls output LS1 (high = switch output LS1 on) |
| 2 | HS1 | Controls output HS1 (high = switch output HS1 on) |
| 3 | LS2 | See LS1 |
| 4 | HS2 | See HS1 |
| 5 | LS3 | See LS1 |
| 6 | HS3 | See HS1 |
| 7 | PL1 | Output LS1 additionally controlled by PWM Input |
| 8 | PH1 | Output HS1 additionally controlled by PWM Input |
| 9 | PL2 | See PL1 |
| 10 | PH2 | See PH1 |
| 11 | PL3 | See PL1 |
| 12 | PH3 | See PH1 |
| 13 | OLD | Open load detection (low = on) |
| 14 | OCS | Overcurrent shutdown (high = overcurrent shutdown is active) |
| 15 | SI | Software inhibit; low $=$ standby, high $=$ normal operation (data transfer is not affected <br> by the standby function because the digital part is still powered) |

Table 3-2. Output Data Protocol

| Bit | Output (Status) Register | Function |
| :---: | :---: | :---: |
| 0 | TP | Temperature prewarning: high = warning |
| 1 | Status LS1 | Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off); not affected by SRR |
| 2 | Status HS1 | Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off); not affected by SRR |
| 3 | Status LS2 | Description see LS1 |
| 4 | Status HS2 | Description see HS1 |
| 5 | Status LS3 | Description see LS1 |
| 6 | Status HS3 | Description see HS1 |
| 7 | n. u. | Not used |
| 8 | n. u. | Not used |
| 9 | n. u. | Not used |
| 10 | n. u. | Not used |
| 11 | n. u. | Not used |
| 12 | n. u. | Not used |
| 13 | OVL | Over-load detected: set high, when at least one output is switched off by a shortcircuit condition or an overtemperature event. Bits 1 to 6 can be used to detect the affected switch |
| 14 | INH | Inhibit: this bit is controlled by software (bit SI in input register) High = standby, low = normal operation |
| 15 | PSF | Power-supply fail: undervoltage at pin VS detected |

After power-on reset, the input register has the following status:

| Bit 15 <br> SI | Bit 14 <br> OCS | Bit 13 <br> OLD | Bit 12 <br> PH3 | Bit 11 | BLit 10 | Bit 9 | Bit 8 | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PL2 | PH1 | PL1 | HS3 | LS3 | HS2 | LS2 | HS1 | LS1 | SRR |  |  |  |  |  |  |
| H | H | H | L | L | L | L | L | L | L | L | L | L | L | L | L |

The following patterns are used to enable internal test modes of the IC. Do not use these patterns during normal operation.

| Bit 15 | Bit 14 | $\begin{aligned} & \text { Bit } 13 \\ & \text { (OCS) } \end{aligned}$ | Bit 12 | Bit 11 | Bit 10 | Bit 9 | Bit 8 | Bit 7 | $\begin{gathered} \text { Bit } 6 \\ \text { (HS3) } \end{gathered}$ | $\begin{aligned} & \text { Bit } 5 \\ & \text { (LS3) } \end{aligned}$ | $\begin{gathered} \text { Bit } 4 \\ \text { (HS2) } \end{gathered}$ | $\begin{aligned} & \text { Bit } 3 \\ & \text { (LS2) } \end{aligned}$ | $\begin{gathered} \text { Bit } 2 \\ \text { (HS1) } \end{gathered}$ | $\begin{aligned} & \text { Bit } 1 \\ & \text { (LS1) } \end{aligned}$ | $\begin{gathered} \text { Bit } 0 \\ \text { (SRR) } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | H | H | H | H | L | L | L | L | L | L | L | L | L | L | L |
| H | H | H | L | L | H | H | L | L | L | L | L | L | L | L | L |
| H | H | H | L | L | L | L | H | H | L | L | L | L | L | L | L |

### 3.2 Power-supply Fail

If undervoltage is detected at pin VS, the power-supply fail bit (PSF) in the output register is set and all outputs are disabled. To detect an undervoltage, its duration has to last longer than the undervoltage detection delay time $\mathrm{t}_{\mathrm{duV}}$. The outputs are enabled immediately when the supply voltage returns to the normal operational value. The PSF bit stays high until it is reset by the SRR bit in the input register.

### 3.3 Open-load Detection (Available for H-Bridge Configuration only)

If the open-load detection bit (OLD) is set to low, a pull-up current for each high-side switch of typically 2.5 mA and a pulldown current for each low-side switch of typically 9 mA is turned on (open-load detection current IOut1-3).
The open load condition of all the outputs is indicated in the SPI output register bit 1-6.
Activating an output stage with the OLD bit set to low disables the open-load function for this output.

Figure 3-2. Open Load Detection in H-bridge Configuration


Operating open load and short circuit detection in H -Bridge configuration requires the following command sequence:

## Step \#1

a. Low side check

Input: HSx = 0, LSx = 1, HSy = 0, LSy = 0, OLD = 0
b. Feedback:

LSy = 1 indicates "Motor connected"
LSy $=0$ indicates "Motor connection fail", open load
Step \#2
a. High side check

Input: $\mathrm{HS} \mathbf{x}=\mathbf{1}, \mathrm{LSx}=0, \mathrm{HSy}=0, \mathrm{LSy}=0, \mathrm{OLD}=0$
b. Feedback:

HSy = 1 indicates "Motor connected"
HSy $=0$ indicates "Motor connection fail", open load
The maximum H-bridge load resistance for proper load detection is $170 \Omega$.
Both conditions step \#1 and \#2 need to be fulfilled.

### 3.4 Overtemperature Protection

If the junction temperature of one or more output stages exceeds the thermal prewarning threshold, $\mathrm{T}_{\mathrm{jPW}}$ set , the temperature prewarning bit (TP) in the output register is set. When the temperature falls below the thermal prewarning threshold,
$\mathrm{T}_{\mathrm{jPW}}$ reset, the bit TP is reset. The TP bit can be read without transferring a complete 16-bit data word. The status of TP is available at pin DO with the falling edge of CS. After the microcontroller has read this information, CS is set high and the data transfer is interrupted without affecting the status of input and output registers.

If the junction temperature of an output stage exceeds the thermal shutdown threshold, $\mathrm{T}_{\text {jswitch off }}$, the affected output is disabled and the corresponding bit in the output register is set to low. Additionally, the overload detection bit (OVL) in the output register is set. The output can be enabled again when the temperature falls below the thermal shutdown threshold, $\mathrm{T}_{\text {jswitch on }}$, and the SRR bit in the input register is set to high. The hysteresis of thermal prewarning and shutdown threshold avoids oscillations.

### 3.5 Short-circuit Protection

The output currents are limited by a current regulator. Overcurrent detection is activated by writing a high to the overcurrent shutdown bit (OCS) bit in the input register. When the current in an output stage exceeds the overcurrent limitation and shutdown threshold, it is switched off, following a delay time ( $\mathrm{t}_{\mathrm{dSd}}$ ). The over-load detection bit (OVL) is set and the corresponding status bit in the output register is set to low. For OCS = low, the overcurrent shutdown is inactive and the OVL bit is not set by an overcurrent. By writing a high to the SRR bit in the input register the OVL bit is reset and the disabled outputs are enabled.

### 3.6 Inhibit

The SI bit in the input register has to be set to zero to inhibit the Atmel ${ }^{\circledR}$ ATA6832C.
In this state, all output stages are then turned off but the serial interface remains active. The output stages can be reactivated by setting bit SI to " 1 ".

### 3.7 PWM Mode

The common input for all six outputs is pin PWM (Figure 3-3). The selection of the outputs, which are controlled by PWM, is done by input data register PLx or PHx. In addition to the PWM input register, the corresponding input registers HSx and LSs have to be set.

Switching the high side outputs is possible up to 25 kHz , low side switches up to 8 kHz .
Figure 3-3. Output Control by PWM


## 4. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameters | Pin | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | 10, 11 | $\mathrm{V}_{\mathrm{vs}}$ | -0.3 to +40 | V |
| Supply voltage $\mathrm{t}<0.5 \mathrm{~s} ; \mathrm{I}_{\mathrm{Vs}}>-2 \mathrm{~A}$ | 10, 11 | $\mathrm{V}_{\mathrm{vs}}$ | -1 | V |
| Logic supply voltage | 9 | $\mathrm{V}_{\mathrm{Vcc}}$ | -0.3 to +7 | V |
| Logic input voltage | 3, 4, 5, 6 | $\begin{gathered} \mathrm{V}_{\mathrm{CS}}, \mathrm{~V}_{\mathrm{DI}}, \mathrm{~V}_{\mathrm{CLK}}, \\ \mathrm{~V}_{\mathrm{PWM}} \end{gathered}$ | -0.3 to $\mathrm{V}_{\mathrm{VcC}}+0.3$ | V |
| Logic output voltage | 7 | $\mathrm{V}_{\mathrm{DO}}$ | -0.3 to $\mathrm{V}_{\mathrm{VcC}}+0.3$ | V |
| Input current | 3, 4, 5, 6 | $\mathrm{I}_{\mathrm{CS}}, \mathrm{I}_{\mathrm{D}}, \mathrm{I}_{\mathrm{CLK}}$, $\mathrm{I}_{\text {PWM }}$ | -10 to +10 | mA |
| Output current | 7 | $\mathrm{l}_{\mathrm{DO}}$ | -10 to +10 | mA |
| Output current | 2, 12, 15 | $\mathrm{I}_{\text {Out } 1}, \mathrm{I}_{\text {Out } 2}, \mathrm{I}_{\text {Out3 }}$ | Internally limited, see output specification |  |
| Output voltage | 2, 12, 15 | $\mathrm{I}_{\text {Out } 1}, \mathrm{I}_{\text {Out } 2}, \mathrm{I}_{\text {Out } 3}$ | -0.3 to +40 | V |
| Reverse conducting current $\left(\mathrm{t}_{\mathrm{pulse}}=150 \mu \mathrm{~s}\right)$ | 2, 12, 15 | $\mathrm{I}_{\text {Out1 }}, \mathrm{I}_{\text {Out }}, \mathrm{I}_{\text {Out3 }}$ | 17 | A |
| Junction temperature range |  | $\mathrm{T}_{\mathrm{j}}$ | -40 to +200 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range |  | $\mathrm{T}_{\text {STG }}$ | -55 to +200 | ${ }^{\circ} \mathrm{C}$ |
| Ambient temperature range |  | $\mathrm{T}_{\mathrm{a}}$ | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |

## 5. Thermal Resistance

| Parameters | Test Conditions | Symbol | Value | Unit |
| :--- | :--- | :---: | :---: | :---: |
| Thermal resistance from junction to <br> case |  | $R_{\text {thJc }}$ | 5 | k/W |
| Thermal resistance from junction to <br> ambient | Depends on the PC board | $R_{\text {thJA }}$ | 40 | K/W |

## 6. Operating Range

| Parameters | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{vs}}$ | $\mathrm{V}_{\mathrm{UV}}{ }^{(1)}$ to 40 | V |
| Logic supply voltage | $\mathrm{V}_{\mathrm{vcc}}$ | 4.75 to 5.25 | V |
| Logic input voltage | $\mathrm{V}_{\mathrm{CS}}, \mathrm{V}_{\mathrm{DI}}, \mathrm{V}_{\mathrm{CLK}}, \mathrm{V}_{\text {PWM }}$ | -0.3 to $\mathrm{V}_{\mathrm{Vcc}}$ | V |
| Serial interface clock frequency | $\mathrm{f}_{\text {CLK }}$ | 2 | MHz |
| PWM input frequency | $\mathrm{f}_{\text {PWM }}$ | max. 25 | kHz |
| Junction temperature range | $\mathrm{T}_{\mathrm{j}}$ | -40 to +200 | ${ }^{\circ} \mathrm{C}$ |

Note: 1. Threshold for undervoltage description

## 7. Noise and Surge Immunity

| Parameters | Test Conditions | Value |
| :--- | :--- | :--- |
| Conducted interferences | ISO 7637-1 | Level 4 ${ }^{(1)}$ |
| Interference suppression | VDE 0879 Part 2 | Level 5 |
| ESD (Human Body Model) for pins 2, 12, 15 <br> (QFN18) versus GND | HBM: AEC-Q100-002-Ref-D <br> CEI/IEC 60749-26:2006 | 8 kV |
| ESD (Human Body Model) for all other pins | ESDA/JEDEC JS-001-2010 | 5 kV |
| CDM (Charge Device Model) | ANSI/ESD S5.3.1-2009 | 1 kV |
| Note: 1. Test pulse 5: $\mathrm{V}_{\text {smax }}=40 \mathrm{~V}$ |  |  |

## 8. Electrical Characteristics

$7.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vs}}<40 \mathrm{~V} ; 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{VcC}}<5.25 \mathrm{~V}$; $\mathrm{INH}=\mathrm{High} ;-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq 200^{\circ} \mathrm{C} ; \mathrm{T}_{\mathrm{a}} \leq 150^{\circ} \mathrm{C}$; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Current Consumption |  |  |  |  |  |  |  |  |
| 1.1 | Quiescent current VS | $\mathrm{V}_{\text {VS }}<20 \mathrm{~V}, \mathrm{SI}=$ low | 10, 11 | $\mathrm{I}_{\text {vs }}$ |  | 1 | 60 | $\mu \mathrm{A}$ | A |
| 1.2 | Quiescent current VCC | $\begin{aligned} & 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{VCC}}<5.25 \mathrm{~V}, \\ & \mathrm{SI}=\text { low } \end{aligned}$ | 9 | $\mathrm{I}_{\mathrm{vcc}}$ |  | 60 | 160 | $\mu \mathrm{A}$ | A |
| 1.3 | Supply current VS | $\mathrm{V}_{\text {vs }}<20 \mathrm{~V}$ normal operating, all outputs off, input register bit 13 (OLD) $=$ high | 10, 11 | Ivs |  | 4 | 6 | mA | A |
| 1.4 | Supply current VCC | $4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{Vcc}}<5.25 \mathrm{~V},$ normal operating | 9 | $\mathrm{I}_{\mathrm{vcc}}$ |  | 350 | 650 | $\mu \mathrm{A}$ | A |
| 1.5 | Discharge current VS | $\mathrm{V}_{\text {vs }}=32.5 \mathrm{~V}$, INH = low | 10, 11 | $\mathrm{I}_{\mathrm{vs}}$ | 0.5 |  | 5.5 | mA | A |
| 1.6 | Discharge current VS | $\mathrm{V}_{\mathrm{Vs}}=40 \mathrm{~V}, \mathrm{INH}=$ low | 10, 11 | Ivs | 2.0 |  | 14 | mA | A |
| 2 | Undervoltage Detection, Power-on Reset |  |  |  |  |  |  |  |  |
| 2.1 | Power-on reset threshold |  | 9 | $\mathrm{V}_{\mathrm{vcc}}$ | 3.1 | 3.9 | 4.5 | V | A |
| 2.2 | Power-on reset delay time | After switching on $\mathrm{V}_{\mathrm{Vcc}}$ |  | $\mathrm{t}_{\text {dPor }}$ | 30 | 95 | 190 | $\mu \mathrm{s}$ | A |
| 2.3 | Undervoltage-detection threshold | $\mathrm{V}_{\mathrm{Vcc}}=5 \mathrm{~V}$ | 10, 11 | $\mathrm{V}_{\mathrm{UV}}$ | 5.5 |  | 7.1 | V | A |
| 2.4 | Undervoltage-detection hysteresis | $V_{V c c}=5 \mathrm{~V}$ | 10, 11 | $\Delta \mathrm{V}_{\mathrm{UV}}$ |  | 0.6 |  | V | A |
| 2.5 | Undervoltage-detection delay time |  |  | $\mathrm{t}_{\text {duv }}$ | 10 |  | 40 | $\mu \mathrm{s}$ | A |
| 3 | Thermal Prewarning and Shutdown |  |  |  |  |  |  |  |  |
| 3.1 | Thermal prewarning set |  |  | $\mathrm{T}_{\text {jPW set }}$ | 170 | 195 | 220 | ${ }^{\circ} \mathrm{C}$ | B |
| 3.2 | Thermal prewarning reset |  |  | $\mathrm{T}_{\text {jPW reset }}$ | 155 | 180 | 205 | ${ }^{\circ} \mathrm{C}$ | B |

${ }^{*}$ ) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to $90 \%$ of final level. Device not in standby for $\mathrm{t}>1 \mathrm{~ms}$.
2. Delay time between rising/falling edge of input signal at pin PWM and switch on/off output stages to $90 \%$ of final level.
3. Difference between switch-on and switch-off delay time of input signal at pin PWM to output stages in PWM mode.

## 8. Electrical Characteristics (Continued)

$7.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vs}}<40 \mathrm{~V} ; 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{Vcc}}<5.25 \mathrm{~V}$; $\mathrm{INH}=\mathrm{High} ;-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq 200^{\circ} \mathrm{C} ; \mathrm{T}_{\mathrm{a}} \leq 150^{\circ} \mathrm{C}$; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 | Thermal prewarning hysteresis |  |  | $\Delta \mathrm{T}_{\mathrm{jPW}}$ |  | 15 |  | K | B |
| 3.4 | Thermal shutdown off |  |  | $\mathrm{T}_{\mathrm{j} \text { switch off }}$ | 200 | 225 | 250 | ${ }^{\circ} \mathrm{C}$ | B |
| 3.5 | Thermal shutdown on |  |  | $\mathrm{T}_{\mathrm{j} \text { switch on }}$ | 185 | 210 | 235 | ${ }^{\circ} \mathrm{C}$ | B |
| 3.6 | Thermal shutdown hysteresis |  |  | $\Delta T_{j \text { switch off }}$ |  | 15 |  | K | B |
| 3.7 | Ratio thermal shutdown off/thermal prewarning set |  |  | $\mathrm{T}_{\mathrm{j} \text { switch off/ }}$ <br> $\mathrm{T}_{\mathrm{j} \text { PW set }}$ | 1.05 | 1.2 |  |  | B |
| 3.8 | Ratio thermal shutdown on/thermal prewarning reset |  |  | $\mathrm{T}_{\mathrm{j} \text { switch on/ }}$ <br> $\mathrm{T}_{\mathrm{jPW}}$ reset | 1.05 | 1.2 |  |  | B |
| 4 | Output Specification (OUT1 to OUT3) |  |  |  |  |  |  |  |  |
| 4.1 | On resistance | $\mathrm{I}_{\text {Out 1-3 }}=-0.9 \mathrm{~A}$ | $\begin{gathered} 2,12 \\ 15 \end{gathered}$ | $\mathrm{R}_{\text {DSon1-3H }}$ |  |  | 1.8 | $\Omega$ | A |
| 4.2 |  | $\mathrm{I}_{\text {Out 1-3 }}=-0.9 \mathrm{~A}$ | $\begin{gathered} 2,12, \\ 15 \end{gathered}$ | $\mathrm{R}_{\text {DSon1-3L }}$ |  |  | 1.8 | $\Omega$ | A |
| 4.3 | High-side output leakage current | $V_{\text {Out 1-3H }}=0 V$, output stages off | $\begin{gathered} 2,12 \\ 15 \end{gathered}$ | $\mathrm{I}_{\text {Out-3H }}$ | -60 |  |  | $\mu \mathrm{A}$ | A |
| 4.4 | Low-side output leakage current | $V_{\text {Out 1-3L }}=V_{\text {Vs, }}$ output stages off | $\begin{gathered} 2,12 \\ 15 \end{gathered}$ | $\mathrm{I}_{\text {Out-3L }}$ |  |  | 300 | $\mu \mathrm{A}$ | A |
| 4.5 | High-side switch reverse diode forward voltage | $\mathrm{l}_{\text {Out }}=1.5 \mathrm{~A}$ | $\begin{gathered} 2,12, \\ 15 \end{gathered}$ | $V_{\text {Out1-3 }}-V_{\text {Vs }}$ |  |  | 2 | V | A |
| 4.6 | Low-side switch reverse diode forward voltage | $\mathrm{l}_{\text {Out 1-3L }}=-1.5 \mathrm{~A}$ | $\begin{gathered} 2,12, \\ 15 \end{gathered}$ | $\mathrm{V}_{\text {Out } 1-3 \mathrm{~L}}$ | 2 |  |  | V | A |
| 4.7 | High-side overcurrent limitation and shutdown threshold | $7.5 \mathrm{~V}<\mathrm{V}_{\text {vs }}<20 \mathrm{~V}$ | $\begin{gathered} 2,12, \\ 15 \end{gathered}$ | $\mathrm{I}_{\text {Out 1-3 }}$ | 1.0 | 1.3 | 1.8 | A | A |
| 4.8 | Low-side overcurrent limitation and shutdown threshold | $7.5 \mathrm{~V}<\mathrm{V}_{\text {vs }}<20 \mathrm{~V}$ | $\begin{gathered} 2,12, \\ 15 \end{gathered}$ | $\mathrm{I}_{\text {Out 1-3 }}$ | -1.8 | -1.3 | -1.0 | A | A |
| 4.9 | High-side overcurrent limitation and shutdown threshold | $20 \mathrm{~V}<\mathrm{V}_{\mathrm{vs}}<40 \mathrm{~V}$ | $\begin{gathered} 2,12, \\ 15 \end{gathered}$ | $\mathrm{I}_{\text {Out 1-3 }}$ | 1.0 | 1.3 | 2.0 | A | A |
| 4.10 | Low-side overcurrent limitation and shutdown threshold | $20 \mathrm{~V}<\mathrm{V}_{\mathrm{vs}}<40 \mathrm{~V}$ | $\begin{gathered} 2,12, \\ 15 \end{gathered}$ | $\mathrm{I}_{\text {Out } 1-3}$ | -2.0 | -1.3 | -1.0 | A | A |
| 4.11 | Overcurrent shutdown delay time |  |  | $\mathrm{t}_{\text {dSd }}$ | 10 |  | 40 | $\mu \mathrm{s}$ | A |

*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to $90 \%$ of final level. Device not in standby for $\mathrm{t}>1 \mathrm{~ms}$.
2. Delay time between rising/falling edge of input signal at pin PWM and switch on/off output stages to $90 \%$ of final level.
3. Difference between switch-on and switch-off delay time of input signal at pin PWM to output stages in PWM mode.

## 8. Electrical Characteristics (Continued)

$7.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vs}}<40 \mathrm{~V} ; 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{VcC}}<5.25 \mathrm{~V} ; \mathrm{INH}=\mathrm{High} ;-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq 200^{\circ} \mathrm{C} ; \mathrm{T}_{\mathrm{a}} \leq 150^{\circ} \mathrm{C}$; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4.12 | High-side open load detection current | Input register bit 13 (OLD) = low, output off $V_{\text {Vs }}=13 \mathrm{~V}, \mathrm{~V}_{\text {Out 1-3 }}=0 \mathrm{~V}$ | $\begin{gathered} 2,12, \\ 15 \end{gathered}$ | $\mathrm{I}_{\text {Out-3H }}$ | 1 | 2.5 | 4 | mA | A |
| 4.12a | High-side open load detection threshold level | Input register bit 13 (OLD) = low, output off $V_{\text {vs }}=13 \mathrm{~V}, \mathrm{I}_{\text {Out } 1-3}=0 \mathrm{~mA}$ | $\begin{gathered} 2,12, \\ 15 \end{gathered}$ | $V_{\text {Out1-3_OLD_HTh }}$ | $\begin{aligned} & \mathrm{V}_{\text {vs }}- \\ & 3.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Vs}}- \\ & 2.5 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\mathrm{vs}}-1 \mathrm{~V}$ | V | A |
| 4.13 | Low-side open load detection current | Input register bit 13 (OLD) = low, output off $V_{\text {vs }}=13 \mathrm{~V}, \mathrm{~V}_{\text {Out 1-3 }}=$ 13V | $\begin{gathered} 2,12, \\ 15 \end{gathered}$ | $\mathrm{I}_{\text {Out1-3L }}$ | -6 | -9 | -11 | mA | A |
| 4.13a | Low-side open load detection threshold level | Input register bit 13 (OLD) = low, output off $V_{\text {Vs }}=13 \mathrm{~V}, \mathrm{I}_{\mathrm{Out1} 1-3}=0 \mathrm{~mA}$ | $\begin{gathered} 2,12, \\ 15 \end{gathered}$ | V Out1-3_OLD_LTh | 0.5 | 1.5 | 2.5 | V | A |
| 4.14 | Open load detection current ratio |  |  | $\mathrm{I}_{\text {Out 1-3L }} / \mathrm{I}_{\text {Out } 1-3 \mathrm{H}}$ | 2 | 3 | 4 |  |  |
| 4.15 | High-side output switch on delay ${ }^{(1),(2)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{vs}}=13 \mathrm{~V} \\ & \mathrm{R}_{\text {Load }}=30 \Omega \end{aligned}$ |  | $\mathrm{t}_{\text {don }}$ |  |  | 20 | $\mu \mathrm{s}$ | A |
| 4.16 | Low-side output switch on delay ${ }^{(1),(2)}$ | $\begin{aligned} & V_{\text {vs }}=13 \mathrm{~V} \\ & R_{\text {Load }}=30 \Omega \end{aligned}$ |  | $\mathrm{t}_{\text {don }}$ |  |  | 20 | $\mu \mathrm{s}$ | A |
| 4.17 | High-side output switch off delay ${ }^{(1),(2)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Vs}}=13 \mathrm{~V} \\ & \mathrm{R}_{\text {Load }}=30 \Omega \end{aligned}$ |  | $\mathrm{t}_{\text {doff }}$ |  |  | 20 | $\mu \mathrm{s}$ | A |
| 4.18 | Low-side output switch off delay ${ }^{(1),(2)}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Vs}}=13 \mathrm{~V} \\ & \mathrm{R}_{\text {Load }}=30 \Omega \end{aligned}$ |  | $\mathrm{t}_{\text {doff }}$ |  |  | 3 | $\mu \mathrm{s}$ | A |
| 4.19 | Dead time between corresponding high-side and low-side switches | $\begin{aligned} & \mathrm{V}_{\mathrm{VS}}=13 \mathrm{~V} \\ & \mathrm{R}_{\text {Load }}=30 \Omega \end{aligned}$ |  | $\mathrm{t}_{\text {don }}-\mathrm{t}_{\text {doff }}$ | 1 |  |  | $\mu \mathrm{s}$ | A |
| 4.20 | $\Delta \mathrm{t}_{\mathrm{dPWM}}$ low-side switch ${ }^{(3)}$ | $\begin{aligned} & V_{\text {vs }}=13 \mathrm{~V} \\ & R_{\text {Load }}=30 \Omega \end{aligned}$ |  | $\begin{aligned} & \Delta \mathrm{t}_{\text {dPWM }}= \\ & \mathrm{t}_{\text {don }}-\mathrm{t}_{\text {doff }} \end{aligned}$ |  |  | 20 | $\mu \mathrm{s}$ | A |
| 4.21 | $\Delta t_{\text {dPWM }}$ high-side switch ${ }^{(3)}$ | $\begin{aligned} & V_{\mathrm{Vs}}=13 \mathrm{~V} \\ & R_{\text {Load }}=30 \Omega \end{aligned}$ |  | $\begin{aligned} & \Delta t_{\mathrm{dPWM}}= \\ & \mathrm{t}_{\mathrm{don}}-\mathrm{t}_{\text {doff }} \end{aligned}$ | -5 |  | 5 | $\mu \mathrm{s}$ | A |
| 5 | Logic Inputs DI, CLK, CS | , PWM |  |  |  |  |  |  |  |
| 5.1 | Input voltage low-level threshold |  | $\begin{gathered} 3,4,5 \\ 6 \end{gathered}$ | $\mathrm{V}_{\text {IL }}$ | $\begin{aligned} & 0.3 \times \\ & V_{\mathrm{vcc}} \end{aligned}$ |  |  | V | A |
| 5.2 | Input voltage high-level threshold |  | $\begin{gathered} 3,4,5 \\ 6 \end{gathered}$ | $\mathrm{V}_{\mathrm{IH}}$ |  |  | $\begin{aligned} & 0.7 \times \\ & V_{\mathrm{Vcc}} \end{aligned}$ | V | A |
| 5.3 | Hysteresis of input voltage |  | $\begin{gathered} 3,4,5 \\ 6 \end{gathered}$ | $\Delta \mathrm{V}_{1}$ | 50 |  | 700 | mV | A |
| 5.4 | Pull-down current pins DI, CLK, PWM | $\mathrm{V}_{\mathrm{D}}, \mathrm{V}_{\text {CLK }}, \mathrm{V}_{\text {PWM }}=\mathrm{V}_{\mathrm{VCC}}$ | 4, 5, 6 | $\mathrm{I}_{\text {PD }}$ | 5 |  | 70 | $\mu \mathrm{A}$ | A |
| 5.5 | Pull-up current pin CS | $\mathrm{V}_{\mathrm{CS}}=0 \mathrm{~V}$ | 3 | $\mathrm{I}_{\mathrm{PU}}$ | -70 |  | -5 | $\mu \mathrm{A}$ | A |

*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to $90 \%$ of final level. Device not in standby for $\mathrm{t}>1 \mathrm{~ms}$.
2. Delay time between rising/falling edge of input signal at pin PWM and switch on/off output stages to $90 \%$ of final level.
3. Difference between switch-on and switch-off delay time of input signal at pin PWM to output stages in PWM mode.

## 8. Electrical Characteristics (Continued)

$7.5 \mathrm{~V}<\mathrm{V}_{\mathrm{Vs}}<40 \mathrm{~V} ; 4.75 \mathrm{~V}<\mathrm{V}_{\mathrm{Vcc}}<5.25 \mathrm{~V} ; \mathrm{INH}=\mathrm{High} ;-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{j}} \leq 200^{\circ} \mathrm{C} ; \mathrm{T}_{\mathrm{a}} \leq 150^{\circ} \mathrm{C}$; unless otherwise specified, all values refer to GND pins.

| No. | Parameters | Test Conditions | Pin | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6 | Serial Interface - Logic Output DO |  |  |  |  |  |  |  |  |
| 6.1 | Output-voltage low level | $\mathrm{I}_{\mathrm{DOL}}=2 \mathrm{~mA}$ | 7 | $\mathrm{V}_{\text {DOL }}$ |  |  | 0.4 | V | A |
| 6.2 | Output-voltage high level | $\mathrm{I}_{\mathrm{DOL}}=-2 \mathrm{~mA}$ | 7 | $\mathrm{V}_{\text {DOH }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{Vcc}}- \\ 0.7 \mathrm{~V} \end{gathered}$ |  |  | V | A |
| 6.3 | Leakage current (tri-state) | $\begin{aligned} & \mathrm{V}_{\mathrm{CS}}=\mathrm{V}_{\mathrm{VCC}} \\ & 0 \mathrm{~V}<\mathrm{V}_{\mathrm{DO}}<\mathrm{V}_{\mathrm{VCC}} \end{aligned}$ | 7 | $\mathrm{I}_{\mathrm{DO}}$ | -15 |  | +15 | $\mu \mathrm{A}$ | A |
| 7 | Inhibit Input - Timing |  |  |  |  |  |  |  |  |
| 7.1 | Delay time from standby to normal operation |  |  | $\mathrm{t}_{\text {din }}$ |  |  | 100 | $\mu \mathrm{s}$ | A |

*) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter
Notes: 1. Delay time between rising edge of input signal at pin CS after data transmission and switch on/off output stages to $90 \%$ of final level. Device not in standby for $t>1 \mathrm{~ms}$.
2. Delay time between rising/falling edge of input signal at pin PWM and switch on/off output stages to $90 \%$ of final level.
3. Difference between switch-on and switch-off delay time of input signal at pin PWM to output stages in PWM mode.

## 9. Serial Interface Timing

| No. | Parameters | Test Conditions | Pin | Timing Chart No. ${ }^{(1)}$ | Symbol | Min. | Typ. | Max. | Unit | Type* |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | Serial Interface Timing |  |  |  |  |  |  |  |  |  |
| 8.1 | DO enable after CS falling edge | $C_{\text {DO }}=100 \mathrm{pF}$ | 7 | 1 | $t_{\text {ENDO }}$ |  |  | 200 | ns | D |
| 8.2 | DO disable after CS rising edge | $C_{\text {DO }}=100 \mathrm{pF}$ | 7 | 2 | $t_{\text {DISDO }}$ |  |  | 200 | ns | D |
| 8.3 | DO fall time | $C_{\text {DO }}=100 \mathrm{pF}$ | 7 | - | $\mathrm{t}_{\text {DOf }}$ |  |  | 100 | ns | D |
| 8.4 | DO rise time | $\mathrm{C}_{\text {DO }}=100 \mathrm{pF}$ | 7 | - | $\mathrm{t}_{\text {DOr }}$ |  |  | 100 | ns | D |
| 8.5 | DO valid time | $C_{\text {DO }}=100 \mathrm{pF}$ | 7 | 10 | $\mathrm{t}_{\text {Doval }}$ |  |  | 200 | ns | D |
| 8.6 | CS setup time |  | 3 | 4 | $\mathrm{t}_{\text {CSSethl }}$ | 225 |  |  | ns | D |
| 8.7 | CS setup time |  | 3 | 8 | $\mathrm{t}_{\text {csseth }}$ | 225 |  |  | ns | D |
| 8.8 | CS high time |  | 3 | 9 | $\mathrm{t}_{\mathrm{CSh}}$ | 500 |  |  | ns | D |
| 8.9 | CLK high time |  | 5 | 5 | $\mathrm{t}_{\text {CLKh }}$ | 225 |  |  | ns | D |
| 8.10 | CLK low time |  | 5 | 6 | $\mathrm{t}_{\text {CLKI }}$ | 225 |  |  | ns | D |
| 8.11 | CLK period time |  | 5 | - | $\mathrm{t}_{\text {CLKp }}$ | 500 |  |  | ns | D |
| 8.12 | CLK setup time |  | 5 | 7 | $\mathrm{t}_{\text {CLKSethl }}$ | 225 |  |  | ns | D |
| 8.13 | CLK setup time |  | 5 | 3 | $\mathrm{t}_{\text {CLKSeth }}$ | 225 |  |  | ns | D |
| 8.14 | DI setup time |  | 4 | 11 | $\mathrm{t}_{\text {Dlset }}$ | 40 |  |  | ns | D |
| 8.15 | DI hold time |  | 4 | 12 | $\mathrm{t}_{\text {DIHold }}$ | 40 |  |  | ns | D |

${ }^{*}$ ) Type means: $A=100 \%$ tested, $B=100 \%$ correlation tested, $C=$ Characterized on samples, $D=$ Design parameter

Figure 9-1. Serial Interface Timing with Chart Number


Inputs DI, CLK, CS: High level $=0.7 \times \mathrm{V}_{\mathrm{CC}}$, low level $=0.3 \times \mathrm{V}_{\mathrm{CC}}$ Output DO: High level $=0.8 \times \mathrm{V}_{\mathrm{CC}}$, low level $=0.2 \times \mathrm{V}_{\mathrm{CC}}$

## 10. Application Circuit

Figure 10-1. Application Circuit


### 10.1 Application Notes

- Connect the blocking capacitors at $\mathrm{V}_{\mathrm{Vcc}}$ and $\mathrm{V}_{\mathrm{Vs}}$ as close as possible to the power supply and GND pins.
- Recommended value for capacitors at $\mathrm{V}_{\mathrm{vs}}$ :
- Electrolytic capacitor $C>22 \mu \mathrm{~F}$ in parallel with a ceramic capacitor $\mathrm{C}=100 \mathrm{nF}$. The value for the electrolytic capacitor depends on external loads, conducted interferences, and the reverse conducting current $\mathrm{I}_{\mathrm{Out}, 2,3}$.
- Recommended value for capacitors at $\mathrm{V}_{\mathrm{vcc}}$ :
- Electrolytic capacitor $C>10 \mu \mathrm{~F}$ in parallel with a ceramic capacitor $\mathrm{C}=100 \mathrm{nF}$.
- To reduce thermal resistance, place cooling areas on the PCB as close as possible to the GND pins and to the die pad.


## 11. Ordering Information

| Extended Type Number | Package | Remarks |
| :--- | :--- | :--- |
| ATA6832C-PIQW-1 | QFN18, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ | Pb-free, 6 k, taped and reeled |

## 12. Package Information




| COMMON DIMENSIONS <br> (Unit of Measure $=$ mm $)$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Symbol | MIN | NOM | MAX | NOTE |
| A | 0.8 | 0.85 | 0.9 |  |
| A1 | 0 | 0.035 | 0.05 |  |
| A3 | 0.16 | 0.21 | 0.26 |  |
| D | 3.9 | 4 | 4.1 |  |
| D2 | 2.6 | 2.7 | 2.8 |  |
| E | 3.9 | 4 | 4.1 |  |
| E2 | 3.075 | 3.175 | 3.275 |  |
| L | 0.35 | 0.4 | 0.45 |  |
| b | 0.2 | 0.25 | 0.3 |  |
| e |  | 0.5 |  |  |


| 05/20/14 <br> Atmel' Package Drawing Contact: <br> packagedrawings@atmel.com | TITLE <br> Package: QFN_4x4_18L <br> Exposed pad 2.7x3.175 | GPC | DRAWING NO. | REV. |
| :---: | :--- | :---: | :---: | :---: |
| $6.543-5189.01-4$ | 1 |  |  |  |

## 13. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

| Revision No. | History |
| :---: | :---: |
| 9216F-AUTO-02/15 | - Section 11 "Ordering Information" on page 15 updated <br> - Section 12 "Package Information" on page 15 updated |
| 9216E-AUTO-12/13 | - Section 6 "Operating Range" on page 8 updated |
| 9216D-AUTO-09/12 | - Section 3.3 "Open-load Detection" on page 6 updated <br> - Section 7 "Noise and Surge Immunity" on page 9 updated |
| 9216C-AUTO-02/12 | - Section 8 "Electrical Characteristics" number 4.7 and 4.8 on page 10 updated |
| 9216B-AUTO-06/11 | - Package Information: drawing updated |

Atmel ${ }^{\circledR}$, Atmel logo and combinations thereof, Enabling Unlimited Possibilities ${ }^{\circledR}$, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOFVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended authorized, or warranted for use as components in applications intended to support or sustain life.
SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Atmel manufacturer:
Other Similar products are found below :
$\underline{00028} \underline{00053 \mathrm{P} 0231} \underline{8967380000} 56956$ CR7E-30DB-3.96E(72) 57.404.7355.5 LT4936 57.904.0755.0 5801-0903 5803-0901 5811-0902


1003W-10/32-15 LTILA6E-1S-WH-RC-FN12VXCR1 0131700000 00-2240 LTP70N06 LVP640 0158-624-00 5J0-1000LG-SIL 020017-13
LY1D-2-5S-AC120 LY2-0-US-AC120 LY2-US-AC240 LY3-UA-DC24 00-5150 00576P0020 00600P0010 LZNQ2M-US-DC5 LZNQ2-
US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275-RDNP 00-8609-RDPP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP

