

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

74ALVC125

Quad buffer/line driver; 3-state Rev. 02 — 10 January 2008

Product data sheet

1. **General description**

The 74ALVC125 is a quad non-inverting buffer/line driver with 3-state outputs. The 3-state outputs (nY) are controlled by the output enable input (nOE). A HIGH on the nOE pin causes the outputs to assume a high-impedance OFF-state.

2. **Features**

- Wide supply voltage range from 1.65 V to 3.6 V
- 3.6 V tolerant inputs/outputs
- CMOS low power consumption
- Direct interface with TTL levels (2.7 V to 3.6 V)
- Power-down mode
- Latch-up performance exceeds 250 mA
- Complies with JEDEC standards:
 - ◆ JESD8-7 (1.65 V to 1.95 V)
 - ◆ JESD8-5 (2.3 V to 2.7 V)
 - ◆ JESD8B/JESD36 (2.7 V to 3.6 V)
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - ◆ MM JESD22-A 115-A exceeds 200 V

Ordering information 3.

Table 1. **Ordering information**


Type number	Package						
	Temperature range	Name	Description	Version			
74ALVC125D	–40 °C to +85 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1			
74ALVC125PW	–40 °C to +85 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1			
74ALVC125BQ	–40 °C to +85 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5\times3\times0.85$ mm	SOT762-1			




74ALVC125

Quad buffer/line driver; 3-state


4. Functional diagram





5. Pinning information

5.1 Pinning



5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
nA	2, 5, 9, 12	data input
nY	3, 6, 8, 11	bus output
nOE	1, 4, 10, 13	output enable (active LOW)
V _{CC}	14	supply voltage
GND	7	ground (0 V)

6. Functional description

Table 3. Function table[1]

Input nOE	Output	
nŌE	nA	nY
L	L	L
L	Н	Н
Н	X	Z

^[1] H = HIGH voltage level

L = LOW voltage level

X= don't care

Z = high-impedance OFF-state

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+4.6	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
V_{I}	input voltage		<u>[1]</u> –0.5	+4.6	V
I_{OK}	output clamping current	$V_O > V_{CC}$ or $V_O < 0 V$	-	±50	mA
V _O	output voltage	output HIGH or LOW state	[1][2] -0.5	$V_{CC} + 0.5$	V
		output 3-state	-0.5	+4.6	V
		Power-down mode, $V_{CC} = 0 V$	[<u>2</u>] -0.5	+4.6	V
I _O	output current	$V_O = 0 V \text{ to } V_{CC}$	-	±50	mA
I _{CC}	supply current		-	100	mA
I_{GND}	ground current		-100	-	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	total power dissipation	T_{amb} = -40 °C to +85 °C	[3] _	500	mW

^[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.

For DHVQFN20 packages: above 60 °C derate linearly with 4.5 mW/K.

^[2] When $V_{CC} = 0 \text{ V}$ (Power-down mode), the output voltage can be 3.6 V in normal operation.

^[3] For SO14 packages: above 70 °C derate linearly with 8 mW/K. For TSSOP14 packages: above 60 °C derate linearly with 5.5 mW/K.

8. Recommended operating conditions

Table 5. Recommended operating conditions

	_				
Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		1.65	3.6	V
VI	input voltage		0	3.6	V
Vo	output voltage	output HIGH or LOW state	0	V_{CC}	V
		output 3-state	0	3.6	V
		Power-down mode; $V_{CC} = 0 \text{ V}$	0	3.6	V
T _{amb}	ambient temperature	in free air	-40	+85	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{CC} = 1.65 \text{ V to } 2.7 \text{ V}$	0	20	ns/V
		V _{CC} = 2.7 V to 3.6 V	0	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40	°C to +8	5 °C	Unit
			Min	Typ[1]	Max	
V_{IH}	HIGH-level input voltage	V _{CC} = 1.65 V to 1.95 V	$0.65 \times V_{CC}$	-	-	V
		V_{CC} = 2.3 V to 2.7 V	1.7	-	-	V
		V _{CC} = 2.7 V to 3.6 V	2.0	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 1.65 V to 1.95 V	-	-	$0.35 \times V_{CC}$	V
		V _{CC} = 2.3 V to 2.7 V	-	-	0.7	V
		V _{CC} = 2.7 V to 3.6 V	-	-	0.8	V
V _{OH} HIGH	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = -100 \mu\text{A}; V_{CC} = 1.65 V to 3.6 V$	$V_{CC}-0.2$	-	-	V
		$I_O = -6 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.25	1.51	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.8	2.10	-	V
		$I_{O} = -18 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.7	2.01	-	V
		$I_{O} = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2	2.53	-	V
		$I_{O} = -18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4	2.76	-	V
		$I_{O} = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.2	2.68	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 100 \mu\text{A}; V_{CC} = 1.65 \text{V} \text{to}3.6 \text{V}$	-	-	0.2	V
		$I_O = 6 \text{ mA}; V_{CC} = 1.65 \text{ V}$	-	0.11	0.3	V
		$I_O = 12 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	0.17	0.4	V
		$I_O = 18 \text{ mA}; V_{CC} = 2.3 \text{ V}$	-	0.25	0.6	V
		I_{O} = 12 mA; V_{CC} = 2.7 V	-	0.16	0.4	V
		$I_O = 18 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	0.23	0.4	V
		$I_O = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	0.30	0.55	V
lı	input leakage current	$V_{CC} = 3.6 \text{ V}; V_{I} = 3.6 \text{ V or GND}$	-	±0.1	±5	μΑ

 Table 6.
 Static characteristics ...continued

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-4	Unit		
			Min	Typ[1]	Max	
I _{OZ}	OFF-state output current	$V_I = V_{IH}$ or V_{IL} ; $V_{CC} = 1.65$ V to 3.6 V; $V_O = 3.6$ V or GND;	-	±0.1	±10	μΑ
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}$; $V_I \text{ or } V_O = 0 \text{ V to } 3.6 \text{ V}$	-	±0.1	±10	μΑ
I _{CC}	supply current	$V_{CC} = 3.6 \text{ V}; V_{I} = V_{CC} \text{ or GND}; I_{O} = 0 \text{ A}$	-	0.2	10	μΑ
ΔI_{CC}	additional supply current	per input pin; $V_{CC} = 3.0 \text{ V}$ to 3.6 V; $V_{I} = V_{CC} - 0.6 \text{ V}$; $I_{O} = 0 \text{ A}$	-	5	750	μΑ
C _I	input capacitance		-	3.5	-	pF

^[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8.

Symbol	Parameter	Conditions		-40	°C to +85 °C		Unit
					Typ[1]	Max	
t _{pd}	propagation delay	nA to nY; see Figure 6	[2]				•
		V _{CC} = 1.65 V to 1.95 V		1.3	2.4	5.3	ns
		V _{CC} = 2.3 V to 2.7 V		1.0	1.7	3.2	ns
		V _{CC} = 2.7 V		-	2.0	3.1	ns
		V _{CC} = 3.0 V to 3.6 V		1.1	1.8	2.8	ns
t _{en} enable time		nOE to nY; see Figure 7	[2]				
		V _{CC} = 1.65 V to 1.95 V		1.4	3.9	6.4	ns
		V _{CC} = 2.3 V to 2.7 V		1.0	2.2	4.1	ns
		V _{CC} = 2.7 V		-	2.7	4.3	ns
		V _{CC} = 3.0 V to 3.6 V		1.0	1.9	3.5	ns
t _{dis}	disable time	nOE to nY; see Figure 7	[2]				
		V _{CC} = 1.65 V to 1.95 V		1.8	3.9	5.9	ns
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		1.0	2.1	3.4	ns
		V _{CC} = 2.7 V		-	2.9	4.0	ns
		$V_{CC} = 3.0 \text{ V to } 3.6 \text{ V}$		1.4	2.7	4.0	ns

NXP Semiconductors 74ALVC125

Quad buffer/line driver; 3-state

 Table 7.
 Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8.

Symbol	Parameter	Conditions		–40 °C to +85 °C		Unit	
				Min	Typ[1]	Max	
C _{PD} power dissipation capacitance	·	per buffer; V_I = GND to V_{CC} ; V_{CC} = 3.3 V	<u>[3]</u>				'
	capacitance	outputs HIGH or LOW state		-	27	-	pF
		outputs 3-state		-	5	-	pF

- [1] Typical values are measured at T_{amb} = 25 °C
- [2] t_{pd} is the same as t_{PHL} and t_{PLH} .

ten is the same as tPZH and tPZL.

 $t_{\mbox{\scriptsize dis}}$ is the same as $t_{\mbox{\scriptsize PHZ}}$ and $t_{\mbox{\scriptsize PLZ}}.$

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz; f_o = output frequency in MHz


C_L = output load capacitance in pF

V_{CC} = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs

11. Waveforms




Measurement points are given in Table 8.

 V_{OL} and V_{OH} are the typical output voltage levels that occur with the output load.

Fig 6. Input nA to output nY propagation delay times

Table 8. Measurement points


Supply voltage	Input	Output				
V _{CC}	V _M	V _M	V _X	V _Y		
1.65 V to 1.95 V	0.5V _{CC}	0.5V _{CC}	V _{OL} + 0.15 V	V _{OH} – 0.15 V		
2.3 V to 2.7 V	0.5V _{CC}	0.5V _{CC}	V _{OL} + 0.15 V	V _{OH} – 0.15 V		
2.7 V	1.5 V	1.5 V	$V_{OL} + 0.3 V$	$V_{OH} - 0.3 V$		
3.0 V to 3.6 V	1.5 V	1.5 V	V _{OL} + 0.3 V	$V_{OH} - 0.3 V$		



Measurement points are given in Table 8.

V_{OL} and V_{OH} are the typical output voltage levels that occur with the output load.

Fig 7. Enable and disable times



Test data is given in Table 9.

Definitions for test circuit:

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

 R_T = Termination resistance should be equal to output impedance Z_0 of the pulse generator.

 V_{EXT} = External voltage for measuring switching times.

Fig 8. Test circuitry for switching times


Table 9. Test data

Supply voltage	Input		Load	Load		V _{EXT}		
	V_l t_r , t_f C_L R_L		t _{PLH} , t _{PHL}	t_{PLZ}, t_{PZL}	t _{PHZ} , t _{PZH}			
1.65 V to 1.95 V	V_{CC}	≤ 2.0 ns	30 pF	1 kΩ	open	$2\times V_{CC}$	GND	
2.3 V to 2.7 V	V_{CC}	≤ 2.0 ns	30 pF	$500~\Omega$	open	$2\times V_{CC}$	GND	
2.7 V	2.7 V	≤ 2.5 ns	50 pF	500Ω	open	6 V	GND	
3.0 V to 3.6 V	2.7 V	≤ 2.5 ns	50 pF	$500~\Omega$	open	6 V	GND	

12. Package outline

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFERENCES				ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT108-1	076E06	MS-012				99-12-27 03-02-19

Fig 9. Package outline SOT108-1 (SO14)

74ALVC125_2 © NXP B.V. 2008. All rights reserved.

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



UNIT	A max.	A ₁	A ₂	A ₃	b _p	С	D ⁽¹⁾	E (2)	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30	0.2	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4	0.2	0.13	0.1	0.72 0.38	8°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT402-1		MO-153				-99-12-27- 03-02-18	

Fig 10. Package outline SOT402-1 (TSSOP14)

74ALVC125_2 © NXP B.V. 2008. All rights reserved.

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1




Fig 11. Package outline SOT762-1 (DHVQFN14)

74ALVC125_2 © NXP B.V. 2008. All rights reserved.

NXP Semiconductors 74ALVC125

Quad buffer/line driver; 3-state

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CDM	Charged-Device Model
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes					
74ALVC125_2	20080110	Product data sheet	-	74ALVC125_1					
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 								
	 Legal texts have been adapted to the new company name where appropriate. 								
	 Section 3: DHVQFN14 package added. 								
	• Section 7: der								
	• Section 12: or	utline drawing added for DH\	/QFN14 package.						
74ALVC125_1	20021118	Product specification	-	-					

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

NXP Semiconductors 74ALVC125

Quad buffer/line driver; 3-state

17. Contents

1	General description 1
2	Features
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 2
5.1	Pinning
5.2	Pin description
6	Functional description 3
7	Limiting values
8	Recommended operating conditions 4
9	Static characteristics 4
10	Dynamic characteristics 5
11	Waveforms 6
12	Package outline 8
13	Abbreviations11
14	Revision history11
15	Legal information12
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks12
16	Contact information 12
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Buffers & Line Drivers category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

5962-9217601MSA 634810D 875140G HEF4022BP HEF4043BP NL17SG125DFT2G NL17SZ126P5T5G NLU1GT126CMUTCG
NLU3G16AMX1TCG NLV27WZ125USG MC74HCT365ADTR2G BCM6306KMLG 54FCT240CTDB Le87401NQC Le87402MQC
028192B 042140C 051117G 070519XB 065312DB 091056E 098456D NL17SG07DFT2G NL17SG17DFT2G NL17SG34DFT2G
NL17SZ07P5T5G NL17SZ125P5T5G NLU1GT126AMUTCG NLV27WZ16DFT2G 5962-8982101PA 5962-9052201PA 74LVC07ADR2G
MC74VHC1G125DFT1G NL17SH17P5T5G NL17SZ125CMUTCG NLV17SZ07DFT2G NLV37WZ17USG NLVHCT244ADTR2G
NC7WZ17FHX 74HCT126T14-13 NL17SH125P5T5G NLV14049UBDTR2G NLV37WZ07USG 74VHC541FT(BE) RHFAC244K1
74LVC1G17FW4-7 74LVC1G126FZ4-7 BCM6302KMLG 74LVC1G07FZ4-7 74LVC1G125FW4-7