

Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.nxp.com, http://www.nexperia.com, http://www.nexperia.com,

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT4514

4-to-16 line decoder/demultiplexer with input latches

Product specification
File under Integrated Circuits, IC06

September 1993





74HC/HCT4514

FEATURES

• Non-inverting outputs

· Output capability: standard

I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT4514 are high-speed Si-gate CMOS devices and are pin compatible with "4514" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4514 are 4-to-16 line decoders/demultiplexers having four binary weighted address inputs (A $_0$ to A $_3$), with latches, a latch enable input (LE), and an active LOW enable input ($\overline{\rm E}$). The 16 outputs (Q $_0$ to Q $_{15}$) are mutually exclusive active HIGH. When LE is HIGH, the selected output is determined by the data on A $_n$. When LE goes LOW, the last data present at A $_n$ are stored in the latches and the outputs remain stable. When $\overline{\rm E}$ is LOW, the selected output, determined by the contents of the latch, is HIGH. At $\overline{\rm E}$ HIGH, all outputs are LOW. The enable input ($\overline{\rm E}$) does not affect the state of the latch.

When the "4514" is used as a demultiplexer, \overline{E} is the data input and A_0 to A_3 are the address inputs.

QUICK REFERENCE DATA

 $GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns$

| SYMBOL | PARAMETER | CONDITIONS | TYP | UNIT | |
|-------------------------------------|--|---|-----|------|------|
| | PARAMETER | CONDITIONS | НС | нст | ONII |
| t _{PHL} / t _{PLH} | propagation delay A _n to Q _n | C _L = 15 pF; V _{CC} = 5 V | 23 | 26 | ns |
| C _I | input capacitance | | 3.5 | 3.5 | pF |
| C _{PD} | power dissipation capacitance per package | notes 1 and 2 | 44 | 45 | pF |

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f_i = input frequency in MHz

 f_o = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is $V_I = GND$ to V_{CC} For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5$ V


ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".


74HC/HCT4514

PIN DESCRIPTION

| PIN NO. | SYMBOL | NAME AND FUNCTION |
|--|-----------------------------------|-----------------------------------|
| 1 | LE | latch enable input (active HIGH) |
| 2, 3, 21, 22 | A_0 to A_3 | address inputs |
| 11, 9, 10, 8, 7, 6, 5, 4, 18, 17, 20, 19, 14, 13, 16, 15 | Q ₀ to Q ₁₅ | multiplexer outputs (active HIGH) |
| 12 | GND | ground (0 V) |
| 23 | Ē | enable input (active LOW) |
| 24 | V _{CC} | positive supply voltage |








Philips Semiconductors Product specification

4-to-16 line decoder/demultiplexer with input latches

74HC/HCT4514



APPLICATIONS

- Digital multiplexing
- · Address decoding
- Hexadecimal/BCD decoding

FUNCTION TABLE

| | II | NPUT | S | | OUTPUTS | | | | | | | | | | | | | | | |
|-------------|----------------|----------------|----------------|-----------------------|-------------|------------------|----------------|-------------|-------------|-------|-------------|----------------|----------------|----------------|-----------------|-----------------|-----------------|-----------------|------------------|-----------------|
| Ē | A ₀ | A ₁ | A ₂ | A ₃ | Q_0 | Q ₁ | Q ₂ | Q_3 | Q_4 | Q_5 | Q_6 | Q ₇ | Q ₈ | Q ₉ | Q ₁₀ | Q ₁₁ | Q ₁₂ | Q ₁₃ | Q ₁₄ | Q ₁₅ |
| Н | Х | Х | Х | Х | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L | L |
| L L L | L H L | L H H | L L L | L L L | HLLL | L H L L | L H L | L L H | L L L | | | L L L | L L L | L L L | L L L | L L L | L L L | L L L | L L L | L L L |
| L L L | L H L | L H H | H H H | L L L | L L L | L L L | L L L | L L L | H L L | LHLL | L H L | L L H | L L L | L L L | L L L | L L L | L L L | L L L | L L L | L L L |
| L L L | L H L | L H H | L L L | H H H | L L L | L L L | L L L | L L L | L L L | | L L L | L L L | H L L | L H L | L H L | L L H | L L L | L L L | L L L | L L L |
| L L L | L H L | L L H | H H H | H H H | L L L | | | L L L | L L L | | | L L L | L L L | L L L | L L L | L L L | H L L | L H L | L L H L | L L H |

Notes


1. LE = HIGH

H = HIGH voltage level

L = LOW voltage level

X = don't care

74HC/HCT4514



Philips Semiconductors Product specification

4-to-16 line decoder/demultiplexer with input latches

74HC/HCT4514

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

| | PARAMETER | | | - | T _{amb} (° | | TEST CONDITIONS | | | | |
|-------------------------------------|---|----------------|-----------------|-----------------|---------------------|-----------------|-----------------|-----------------|------|------------------------|-----------|
| SYMBOL | | | | | 74HC | | | WAVEFORMS | | | |
| | | | +25 | | - 40 t | o +85 | -40 to | o +125 | UNIT | V _{CC} (V) | WAVEFORMS |
| | | min. | typ. | max. | min. | max. | min. | max. | | (-, | |
| t _{PHL} / t _{PLH} | propagation delay A _n to Q _n | | 74 27 22 | 230 46 39 | | 290 58 49 | | 345 69 59 | ns | 2.0 4.5 6.0 | Fig.6 |
| t _{PHL} / t _{PLH} | propagation delay LE to Q _n | | 74 27 22 | 230 46 39 | | 290 58 49 | | 345 69 59 | ns | 2.0 4.5 6.0 | Fig.6 |
| t _{PHL} / t _{PLH} | propagation delay E to Q _n | | 41 15 12 | 175 35 30 | | 220 44 37 | | 265 53 45 | ns | 2.0 4.5 6.0 | Fig.6 |
| t _{THL} / t _{TLH} | output transition time | | 19 7 6 | 75 15 13 | | 95 19 16 | | 110 22 19 | ns | 2.0 4.5 6.0 | Fig.6 |
| t _W | latch enable pulse width HIGH | 80 16 14 | 14 5 4 | | 100 20 17 | | 120 24 20 | | ns | 2.0 4.5 6.0 | Fig.7 |
| t _{su} | set-up time A _n to LE | 90 18 15 | 25 9 7 | | 115 23 20 | | 135 27 23 | | ns | 2.0 4.5 6.0 | Fig.7 |
| t _h | hold time A _n to LE | 1 1 1 | -11 -4 -3 | | 1 1 1 | | 1 1 1 | | ns | 2.0 4.5 6.0 | Fig.7 |

Philips Semiconductors Product specification

4-to-16 line decoder/demultiplexer with input latches

74HC/HCT4514

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications.

To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

| INPUT | UNIT LOAD COEFFICIENT |
|-------|-----------------------|
| An | 0.65 |
| LE | 1.40 |
| Ē | 1.00 |

AC CHARACTERISTICS FOR 74HCT

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$

| SYMBOL | PARAMETER | | | 7 | UNIT | TEST CONDITIONS | | | | | |
|-------------------------------------|---|------|------|------|------------|-----------------|-------------|------|------|------------------------|------------|
| | | | | | | | WAVEFORMS | | | | |
| | PARAMETER | | +25 | | -40 to +85 | | -40 to +125 | | UNII | V _{CC} (V) | WAVEFORING |
| | | min. | typ. | max. | min. | max. | min. | max. | | (-, | |
| t _{PHL} / t _{PLH} | propagation delay A _n to Q _n | | 30 | 55 | | 69 | | 83 | ns | 4.5 | Fig.6 |
| t _{PHL} / t _{PLH} | propagation delay LE to Q _n | | 29 | 50 | | 63 | | 75 | ns | 4.5 | Fig.6 |
| t _{PHL} / t _{PLH} | propagation delay E to Q _n | | 17 | 40 | | 50 | | 60 | ns | 4.5 | Fig.6 |
| t _{THL} / t _{TLH} | output transition time | | 7 | 15 | | 19 | | 22 | ns | 4.5 | Fig.6 |
| t _W | latch enable pulse width HIGH | 16 | 4 | | 20 | | 24 | | ns | 4.5 | Fig.7 |
| t _{su} | set-up time A _n to LE | 18 | 9 | | 23 | | 27 | | ns | 4.5 | Fig.7 |
| t _h | hold time A _n to LE | 3 | -3 | | 3 | | 3 | | ns | 4.5 | Fig.7 |

74HC/HCT4514

AC WAVEFORMS




Fig.6 Waveforms showing the input (A_n, LE, \overline{E}) to output (Q_n) propagation delays and the output transition times.





Fig.7 Waveforms showing the minimum pulse width of the latch enable input (LE) and the set-up and hold times for LE to A_n . Set-up and hold times are shown as positive values but may be specified as negative values.

74HC/HCT4514

APPLICATION INFORMATION



PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Encoders, Decoders, Multiplexers & Demultiplexers category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

M38510/01406BEA MC74HC163ADTG 74HC253N HMC854LC5TR NLV74VHC1G01DFT1G NLVHC4851ADTR2G
NLVHCT4851ADTR2G PI3B33X257BE M74HCT4052ADTR2G M74VHC1GT04DFT3G TC74AC138P(F) MC74LVX4051MNTWG
HMC855LC5TR NLV14028BDR2G NLV14051BDR2G NLV74HC238ADTR2G 715428X COMX-CAR-210 5962-8607001EA 59628756601EA MAX3783UCM+D PI5C3253QEX 8CA3052APGGI8 TC74HC4051AF(EL,F) TC74VHC138F(EL,K,F PI3B3251LE
PI5C3309UEX PI5C3251QEX PI3B3251QE 74VHC4052AFT(BJ) PI3PCIE3415AZHEX NLV74HC4851AMNTWG MC74LVX257DG
M74HC151YRM13TR M74HC151YTTR PI5USB31213XEAEX M74HCT4851ADWR2G XD74LS154 AP4373AW5-7-01 QS3VH251QG8
QS4A201QG HCS301T-ISN HCS500-I/SM MC74HC151ADTG TC4066BP(N,F) 74ACT11139PWR HMC728LC3CTR 74VHC238FT(BJ)
74VHC4066AFT(BJ) 74VHCT138AFT(BJ)