Product data sheet

1. Product profile

1.1 General description

The BF1206F is a combination of two different dual gate MOSFET amplifiers with shared source and gate2 leads.

The source and substrate are interconnected. Internal bias circuits enable Direct Current (DC) stabilization and a very good cross-modulation performance during Automatic Gain Control (AGC). Integrated diodes between the gates and source protect against excessive input voltage surges. The transistor is encapsulated in a SOT666 micro-miniature plastic package.

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling.

1.2 Features and benefits

- Two low noise gain controlled amplifiers in a single package
- Superior cross-modulation performance during AGC
- High forward transfer admittance
- High forward transfer admittance to input capacitance ratio
- Suited for 3 volt applications

1.3 Applications

 Gain controlled low noise amplifiers for Very High Frequency (VHF) and Ultra High Frequency (UHF) applications with 3 V supply voltage, such as digital and analog television tuners



Dual N-channel dual gate MOSFET

1.4 Quick reference data

Table 1. Quick reference data

Per MOSFET unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DS}	drain-source voltage (DC)		-	-	6	V
I _D	drain current (DC)		-	-	30	mA
y _{fs}	forward transfer admittance	$I_D = 4 \text{ mA}$				
		amplifier A	17	22	32	mS
		amplifier B	17	22	32	mS
C _{iss(G1)}	input capacitance at gate1	$I_D = 4 \text{ mA}; f = 100 \text{ MHz}$				
		amplifier A	-	2.4	2.9	pF
		amplifier B	-	1.7	2.2	pF
NF	noise figure	$I_D = 4 \text{ mA}$				
		amplifier A; f = 400 MHz	-	1.0	1.6	dB
		amplifier B; f = 800 MHz	-	1.0	1.6	dB
Xmod	cross modulation	input level for k = 1 % at 40 dB AGC				
		amplifier A	92	97	-	$dB\mu V$
		amplifier B	93	98	-	dΒμV

2. Pinning information

Table 2. Discrete pinning

Table 2.	Discrete piriting		
Pin	Description	Simplified outline	Symbol
1	gate1 (AMP A)		
2	source	6 5 4	AMP A
3	gate1 (AMP B)		G1A G2
4	drain (AMP B)		s + DA
5	drain (AMP A)		AMP B
6	gate2	1 2 3	G1B DB sym111
			- J

3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BF1206F	-	plastic surface mounted package; 6 leads	SOT666

Dual N-channel dual gate MOSFET

4. Marking

Table 4. Marking

Type number	Marking code
BF1206F	2N


5. Limiting values

Table 5. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
Per MOSF	Per MOSFET				
V _{DS}	drain-source voltage (DC)		-	6	V
I _D	drain current (DC)		-	30	mA
I _{G1}	gate1 current		-	±10	mA
I _{G2}	gate2 current		-	±10	mA
P _{tot}	total power dissipation	$T_{sp} \leq 107~^{\circ}C$	[1] -	180	mW
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature		-	150	°C

^[1] T_{sp} is the temperature at the solder point of the source lead.



6. Thermal characteristics

Table 6. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
$R_{th(j-sp)}$	thermal resistance from junction to solder point		240	K/W

BF1206F

BF1206F NXP Semiconductors

Dual N-channel dual gate MOSFET

Static characteristics

Table 7. Static characteristics

 $T_i = 25 \, ^{\circ}\text{C}$.

Symbol	Parameter	Conditions	Mi	1 Тур	Max	Unit
Per MOSFE	T; unless otherwise specified					
V _{(BR)DSS}	drain-source breakdown voltage	$V_{G1-S} = V_{G2-S} = 0 \text{ V}; I_D = 10 \mu\text{A}$				
		amplifier A	6	-	-	V
		amplifier B	6	-	-	V
V _{(BR)G1-SS}	gate1-source breakdown voltage	$V_{GS} = V_{DS} = 0 \text{ V}; I_{G1-S} = 10 \text{ mA}$	6	-	10	V
V _{(BR)G2-SS}	gate2-source breakdown voltage	$V_{GS} = V_{DS} = 0 \text{ V}; I_{G2-S} = 10 \text{ mA}$	6	-	10	V
V _{F(S-G1)}	forward source-gate1 voltage	$V_{G2-S} = V_{DS} = 0 \text{ V}; I_{S-G1} = 10 \text{ mA}$	0.5	-	1.5	V
V _{F(S-G2)}	forward source-gate2 voltage	$V_{G1-S} = V_{DS} = 0 \text{ V}; I_{S-G2} = 10 \text{ mA}$	0.5	-	1.5	V
V _{G1-S(th)}	gate1-source threshold voltage	$V_{DS} = 5 \text{ V}; V_{G2-S} = 4 \text{ V}; I_D = 100 \mu\text{A}$	0.3	-	1.0	V
V _{G2-S(th)}	gate2-source threshold voltage	$V_{DS} = 5 \text{ V}; V_{G1-S} = 5 \text{ V}; I_D = 100 \mu\text{A}$	0.3	5 -	1.0	V
I _{DSX}	drain cut-off current	$V_{G2-S} = 2.5 \text{ V}; V_{DS} = 2.8 \text{ V}$	<u>[1]</u>			
		amplifier A; $R_{G1} = 270 \text{ k}\Omega$	3	-	6.5	mΑ
		amplifier B; $R_{G1} = 220 \text{ k}\Omega$	3	-	6.5	mΑ
I _{G1-S}	gate1 cut-off current	$V_{G1-S} = 5 \text{ V}; V_{G2-S} = V_{DS} = 0 \text{ V}$				
		amplifier A	-	-	50	nΑ
		amplifier B	-	-	50	nΑ
I _{G2-S}	gate2 cut-off current	$V_{G2-S} = 5 \text{ V}; V_{G1-S} = V_{DS} = 0 \text{ V};$	-	-	20	nΑ

^[1] R_{G1} connects gate 1 to V_{GG} = 2.8 V.

Dynamic characteristics

8.1 Dynamic characteristics for amplifier A

Dynamic characteristics for amplifier A

Common source; $T_{amb} = 25$ °C; $V_{G2-S} = 2.5$ V; $V_{DS} = 2.8$ V; $I_D = 4$ mA.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
y _{fs}	forward transfer admittance	$T_j = 25 ^{\circ}C$		17	22	32	mS
C _{iss(G1)}	input capacitance at gate1	f = 100 MHz	[1]	-	2.4	2.9	pF
C _{iss(G2)}	input capacitance at gate2	f = 100 MHz	[1]	-	3.2	-	pF
Coss	output capacitance	f = 100 MHz	[1]	-	1.1	-	pF
C_{rss}	reverse transfer capacitance	f = 100 MHz	[1]	-	15	30	fF
G _{tr}	transducer power gain	$B_S = B_{S(opt)}; B_L = B_{L(opt)}$	[1]				
		$f = 200 \text{ MHz}; G_S = 2 \text{ mS}; G_L = 0.5 \text{ mS}$		-	31	-	dB
		$f = 400 \text{ MHz}; G_S = 2 \text{ mS}; G_L = 1 \text{ mS}$		-	28	-	dB
		$f = 800 \text{ MHz}; G_S = 3.3 \text{ mS}; G_L = 1 \text{ mS}$		-	23	-	dB
NF	noise figure	$f = 11 \text{ MHz}; G_S = 20 \text{ mS}; B_S = 0$		-	3.5	-	dB
		$f = 400 \text{ MHz}; Y_S = Y_{S(opt)}$		-	1.0	1.6	dB
		$f = 800 \text{ MHz}; Y_S = Y_{S(opt)}$		-	1.1	1.7	dB

All information provided in this document is subject to legal disclaimers. © NXP B.V. 2011. All rights reserved.


Dual N-channel dual gate MOSFET

Table 8. Dynamic characteristics for amplifier A ...continued Common source; $T_{amb} = 25$ °C; $V_{G2-S} = 2.5$ V; $V_{DS} = 2.8$ V; $I_D = 4$ mA.

Symbol	Parameter	Conditions	Mi	n '	Тур	Max	Unit
Xmod	cross modulation	input level for $k = 1 \%$; $f_w = 50 \text{ MHz}$; $f_{unw} = 60 \text{ MHz}$	[2]				
		at 0 dB AGC	88		-	-	$dB\mu V$
		at 10 dB AGC	-		85	-	$dB\mu V$
		at 40 dB AGC	92		97	-	$dB\mu V$

- [1] Calculated from measured S-parameters.
- [2] Measured in Figure 32 test circuit.


8.1.1 Graphs for amplifier A



- (1) $V_{G2-S} = 2.5 \text{ V}.$
- (2) $V_{G2-S} = 2.0 \text{ V}.$
- (3) $V_{G2-S} = 1.5 \text{ V}.$
- (4) $V_{G2-S} = 1.0 \text{ V}.$

 $V_{DS(A)} = 2.8 \text{ V}; T_j = 25 \text{ }^{\circ}\text{C}.$


Fig 2. Amplifier A: transfer characteristics; typical values



- (1) $V_{G1-S(A)} = 1.4 \text{ V}.$
- (2) $V_{G1-S(A)} = 1.3 \text{ V}.$
- (3) $V_{G1-S(A)} = 1.2 \text{ V}.$
- (4) $V_{G1-S(A)} = 1.0 \text{ V}.$
- (5) $V_{G1-S(A)} = 0.9 \text{ V}.$
- (6) $V_{G1-S(A)} = 0.85 \text{ V}.$ (7) $V_{G1-S(A)} = 0.8 \text{ V}.$
 - $V_{G2-S} = 2.5 \text{ V}; T_j = 25 ^{\circ}\text{C}.$

Fig 3. Amplifier A: output characteristics; typical values

Dual N-channel dual gate MOSFET



- (1) $V_{G2-S} = 2.5 \text{ V}.$
- (2) $V_{G2-S} = 2.0 \text{ V}.$
- (3) $V_{G2-S} = 1.5 \text{ V}.$
- (4) $V_{G2-S} = 1.0 \text{ V}.$

 $V_{DS(A)}$ = 2.8 V; T_j = 25 °C.

Fig 4. Amplifier A: gate1 current as a function of gate1 voltage; typical values






Fig 6. Amplifier A: drain current as a function of gate1 current; typical values



- (1) $V_{G2-S} = 2.5 \text{ V}.$
- (2) $V_{G2-S} = 2.0 \text{ V}.$
- (3) $V_{G2-S} = 1.5 \text{ V}.$
- (4) $V_{G2-S} = 1.0 \text{ V}.$

 $V_{DS(A)} = 2.8 \text{ V}; T_j = 25 ^{\circ}\text{C}.$

Fig 5. Amplifier A: forward transfer admittance as a function of drain current; typical values




 $V_{DS(A)}$ = 2.8 V; V_{G2} = 2.5 V; $R_{G1(A)}$ = 270 k Ω ; see Figure 32.

Fig 7. Amplifier A: drain current as a function of gate1 supply voltage (=V_{GG}); typical values

BF1206F NXP Semiconductors


Dual N-channel dual gate MOSFET



- (1) $R_{G1} = 100 \text{ k}\Omega$.
- (2) $R_{G1} = 120 \text{ k}\Omega$.
- (3) $R_{G1} = 150 \text{ k}\Omega$.
- (4) $R_{G1} = 180 \text{ k}\Omega$.
- (5) $R_{G1} = 220 \text{ k}\Omega$.
- (6) $R_{G1} = 270 \text{ k}\Omega$.
- (7) $R_{G1} = 330 \text{ k}\Omega$.
- (8) $R_{G1} = 390 \text{ k}\Omega$.
- (9) $R_{G1} = 470 \text{ k}\Omega$. $V_{G2-S} = 2.5 \text{ V}; T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 32}{\text{Figure } 32}.$

Fig 8. Amplifier A: drain current as a function of V_{DS}

and V_{GG}; typical values




- (1) $V_{GG} = 1.0 \text{ V}$
- (2) $V_{GG} = 1.5 \text{ V}$
- (3) $V_{GG} = 2.0 \text{ V}$
- (4) $V_{GG} = 2.5 \text{ V}$
- (5) $V_{GG} = 3.0 \text{ V}$

 T_j = 25 °C; $R_{G1(A)}$ = 270 k Ω (connected to V_{GG}); see Figure 32.


Fig 9. Amplifier A: drain current as a function of gate2 voltage; typical values

Dual N-channel dual gate MOSFET




 $V_{DS(A)}$ = 2.8 V; V_{GG} = 2.8 V; $I_{D(nom)}$ = 4 mA; T_{amb} = 25 °C.

Fig 10. Amplifier A: typical gain reduction as a function of the AGC voltage; typical values



$$\begin{split} &V_{DS(A)}=2.8~V;~V_{GG}=2.8~V;~V_{G2(nom)}=2.5~V;\\ &f_w=50~MHz;~f_{unw}=60~MHz;~I_{D(nom)}=4~mA;\\ &T_{amb}=25~^{\circ}C. \end{split}$$


Fig 11. Amplifier A: unwanted voltage for 1 % cross-modulation as a function of gain reduction; typical values



 $V_{DS(A)} = 2.8 \text{ V; } V_{GG} = 2.8 \text{ V; } V_{G2(nom)} = 2.5 \text{ V; } R_{G1(A)} = 270 \text{ k}\Omega; \text{ f} = 50 \text{ MHz; } T_{amb} = 25 \text{ °C}.$


Fig 12. Amplifier A: typical drain current as a function of gain reduction; typical values

Dual N-channel dual gate MOSFET




 $V_{DS(A)} = 2.8 \ V; \ V_{G2\text{-}S} = 2.5 \ V; \ V_{DS(B)} = 0 \ V; \ I_{D(A)} = 4 \ mA.$

Fig 13. Amplifier A: input admittance and phase as a function of frequency; typical values




 $V_{DS(A)} = 2.8 \ V; \ V_{G2\text{-}S} = 2.5 \ V; \ V_{DS(B)} = 0 \ V; \ I_{D(A)} = 4 \ mA.$

Fig 14. Amplifier A: forward transfer admittance and phase as a function of frequency; typical values



 $V_{DS(A)} = 2.8 \text{ V}; V_{G2-S} = 2.5 \text{ V}; V_{DS(B)} = 0 \text{ V}; I_{D(A)} = 4 \text{ mA}.$

Fig 15. Amplifier A: reverse transfer admittance and phase as a function of frequency: typical values



 $V_{DS(A)} = 2.8 \text{ V}; V_{G2-S} = 2.5 \text{ V}; V_{DS(B)} = 0 \text{ V}; I_{D(A)} = 4 \text{ mA}.$

Fig 16. Amplifier A: output admittance and phase as a function of frequency; typical values

Dual N-channel dual gate MOSFET

8.1.2 Scattering parameters for amplifier A

Table 9. Scattering parameters for amplifier A

 $V_{DS(A)} = 2.8 \text{ V}; V_{G2-S} = 2.5 \text{ V}; I_{D(A)} = 4 \text{ mA}; V_{DS(B)} = 0 \text{ V}; V_{G1-S(B)} = 0 \text{ V}; T_{amb} = 25 ^{\circ}\text{C}; typical values.$

f (MHz)	s ₁₁		s ₂₁		s ₁₂	s ₁₂		
	Magnitude (ratio)	Angle (deg)	Magnitude (ratio)	Angle (deg)	Magnitude (ratio)	Angle (deg)	Magnitude (ratio)	Angle (deg)
50	0.9923	-4.11	2.18	174.68	0.00038	102.27	0.995	-1.83
100	0.9930	-8.29	2.18	169.51	0.00080	85.65	0.996	-3.75
200	0.9877	-16.41	2.16	159.20	0.00161	80.93	0.995	-7.49
300	0.9802	-24.48	2.12	149.04	0.00233	76.76	0.994	-11.22
400	0.9705	-32.34	2.07	138.99	0.00303	73.21	0.992	-14.96
500	0.9596	-39.91	2.01	129.15	0.00354	69.83	0.989	-18.68
600	0.9483	-47.34	1.94	119.45	0.00394	67.19	0.987	-22.39
700	0.9361	-54.59	1.87	109.95	0.00426	65.26	0.984	-26.11
800	0.9239	-61.64	1.79	100.69	0.00453	63.89	0.981	-29.82
900	0.9129	-68.28	1.72	91.66	0.00457	64.06	0.979	-33.57
1000	0.9018	-74.57	1.64	82.86	0.00456	65.60	0.976	-37.31

8.2 Noise data for amplifier A

Table 10. Noise data for amplifier A

 $V_{DS(A)} = 2.8 \text{ V}; V_{G2-S} = 2.5 \text{ V}; I_{D(A)} = 4 \text{ mA}.$

f (MHz)	NF _{min} (dB)	Γ_{opt}		r _n (ratio)
		ratio	(deg)	
400	1.0	0.78	26	0.84
800	1.1	0.87	53	0.87

8.3 Dynamic characteristics for amplifier B

Table 11. Dynamic characteristics for amplifier B

Common source; $T_{amb} = 25$ °C; $V_{G2-S} = 2.5$ V; $V_{DS} = 2.8$ V; $I_D = 4$ mA.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$ y_{fs} $	forward transfer admittance	T _j = 25 °C		-	22	-	mS
$C_{iss(G1)}$	input capacitance at gate1	f = 100 MHz	[1]	-	1.7	2.2	pF
C _{iss(G2)}	input capacitance at gate2	f = 100 MHz	[1]	-	4.0	-	pF
C _{oss}	output capacitance	f = 100 MHz	[1]	-	0.85	-	pF
C_{rss}	reverse transfer capacitance	f = 100 MHz	<u>[1]</u>	-	30	45	fF
G _{tr}	transducer power gain	$B_S = B_{S(opt)}; B_L = B_{L(opt)}$	[1]				
		$f = 200 \text{ MHz}; G_S = 2 \text{ mS}; G_L = 0.5 \text{ mS}$		-	32	-	dB
		$f = 400 \text{ MHz}; G_S = 2 \text{ mS}; G_L = 1 \text{ mS}$		-	29	-	dB
		$f = 800 \text{ MHz}$; $G_S = 3.3 \text{ mS}$; $G_L = 1 \text{ mS}$		-	25	-	dB
NF	noise figure	$f = 11 \text{ MHz}; G_S = 20 \text{ mS}; B_S = 0$		-	4.5	-	dB
		$f = 400 \text{ MHz}; Y_S = Y_{S(opt)}$		-	0.9	1.5	dB
		$f = 800 \text{ MHz}; Y_S = Y_{S(opt)}$		-	1.0	1.6	dB

BF1206F

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2011. All rights reserved.

Dual N-channel dual gate MOSFET


Table 11. Dynamic characteristics for amplifier B ...continued

Common source; $T_{amb} = 25$ °C; $V_{G2-S} = 2.5$ V; $V_{DS} = 2.8$ V; $I_D = 4$ mA.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Xmod	cross modulation	input level for $k = 1 \%$; $f_w = 50 \text{ MHz}$; $f_{unw} = 60 \text{ MHz}$	[2]				
		at 0 dB AGC		89	-	-	$dB\mu V$
		at 10 dB AGC		-	85	-	$dB\mu V$
		at 40 dB AGC		93	98	-	$dB\mu V$


- [1] Calculated from measured S-parameters.
- [2] Measured in Figure 32 test circuit.

8.3.1 Graphs for amplifier B



- (1) $V_{G2-S} = 2.5 \text{ V}.$
- (2) $V_{G2-S} = 2.0 \text{ V}.$
- (3) $V_{G2-S} = 1.5 \text{ V}.$
- (4) $V_{G2-S} = 1.0 \text{ V}.$ $V_{DS(B)} = 2.8 \text{ V}; T_j = 25 \text{ °C}.$


Fig 17. Amplifier B: transfer characteristics; typical values



- (1) $V_{G1-S(B)} = 1.3 \text{ V}.$
- (2) $V_{G1-S(B)} = 1.2 \text{ V}.$
- (3) $V_{G1-S(B)} = 1.1 \text{ V}.$
- (4) $V_{G1-S(B)} = 1.0 \text{ V}.$
- (5) $V_{G1-S(B)} = 0.9 \text{ V}.$
- (6) $V_{G1-S(B)} = 0.85 \text{ V}.$
- (7) $V_{G1-S(B)} = 0.8 \text{ V}.$ $V_{G2-S} = 2.5 \text{ V}; T_j = 25 \text{ °C}.$


Fig 18. Amplifier B: output characteristics; typical values

Dual N-channel dual gate MOSFET



- (1) $V_{G2-S} = 2.5 \text{ V}.$
- (2) $V_{G2-S} = 2.0 \text{ V}.$
- (3) $V_{G2-S} = 1.5 \text{ V}.$
- (4) $V_{G2-S} = 1.0 \text{ V}.$ $V_{DS(B)} = 2.8 \text{ V}; T_i = 25 ^{\circ}\text{C}.$


Fig 19. Amplifier B: gate1 current as a function of gate1 voltage; typical values



- (1) $V_{G2-S} = 2.5 \text{ V}.$
- (2) $V_{G2-S} = 2.0 \text{ V}.$
- (3) $V_{G2-S} = 1.5 \text{ V}.$
- (4) $V_{G2-S} = 1.0 \text{ V}.$


 $V_{DS(B)} = 2.8 \text{ V}; T_j = 25 \text{ }^{\circ}\text{C}.$





 $V_{DS(B)} = 2.8 \text{ V}; V_{G2-S} = 2.5 \text{ V}, T_{amb} = 25 ^{\circ}\text{C}.$


Fig 21. Amplifier B: drain current as a function of gate1 current; typical values



 $\rm V_{DS(B)}$ = 2.8 V; $\rm V_{G2\text{-}S}$ = 2.5 V; $\rm R_{G1(B)}$ = 220 kΩ; see Figure 32.

Fig 22. Amplifier B: drain voltage as a function of gate1 supply voltage (=V_{GG}); typical values


Dual N-channel dual gate MOSFET



- (1) $R_{G1} = 120 \text{ k}\Omega$.
- (2) $R_{G1} = 150 \text{ k}\Omega$.
- (3) $R_{G1} = 180 \text{ k}\Omega$.
- (4) $R_{G1} = 220 \text{ k}\Omega$.
- (5) $R_{G1} = 270 \text{ k}\Omega$.
- (6) $R_{G1} = 330 \text{ k}\Omega$.
- (7) $R_{G1} = 390 \text{ k}\Omega$.
- (8) $R_{G1} = 470 \text{ k}\Omega$.

 $V_{G2-S} = 2.5 \text{ V}$; $R_{G1(B)}$ connected to V_{GG} ; see Figure 32.

Fig 23. Amplifier B: drain current as a function of V_{DS} and V_{GG} ; typical values



- (1) $V_{GG} = 3.0 \text{ V}.$
- (2) $V_{GG} = 2.5 \text{ V}.$
- (3) $V_{GG} = 2.0 \text{ V}.$
- (4) $V_{GG} = 1.5 \text{ V}.$
- (5) $V_{GG} = 1.0 \text{ V}.$

 $R_{G1(B)} = 220 \text{ k}\Omega$; $T_j = 25 \text{ °C}$; see <u>Figure 32</u>.

Fig 24. Amplifier B: drain current as a function of gate2 voltage; typical values





Fig 25. Amplifier B: typical gain reduction as a function of the AGC voltage; typical values




 $V_{DS(B)}=2.8$ V; $V_{G2}=2.5$ V; $I_{D(nom)}=4$ mA; $f_w=50$ MHz; $f_{unw}=60$ MHz; $T_{amb}=25~^{\circ}C.$

Fig 26. Amplifier B: unwanted voltage for 1 % cross-modulation as a function of gain reduction; typical values


BF1206F

 $T_{amb} = 25 \, ^{\circ}C.$

Dual N-channel dual gate MOSFET




Dual N-channel dual gate MOSFET




 $V_{DS(B)} = 2.8 \ V; \ V_{G2\text{-}S} = 2.5 \ V; \ V_{DS(A)} = 0 \ V; \ I_{D(B)} = 4 \ mA.$

Fig 28. Amplifier B: input admittance and phase as a function of frequency; typical values




 $V_{DS(B)} = 2.8 \ V; \ V_{G2\text{-}S} = 2.5 \ V; \ V_{DS(A)} = 0 \ V; \ I_{D(B)} = 4 \ mA.$

Fig 29. Amplifier B: forward transfer admittance and phase as a function of frequency; typical values



 $V_{DS(B)} = 2.8 \text{ V}; V_{G2-S} = 2.5 \text{ V}; V_{DS(A)} = 0 \text{ V}; I_{D(B)} = 4 \text{ mA}.$

Fig 30. Amplifier B: reverse transfer admittance and phase as a function of frequency: typical values



 $V_{DS(B)} = 2.8 \text{ V}; V_{G2-S} = 2.5 \text{ V}; V_{DS(A)} = 0 \text{ V}; I_{D(B)} = 4 \text{ mA}.$

Fig 31. Amplifier B: output admittance and phase as a function of frequency; typical values

Dual N-channel dual gate MOSFET

8.3.2 Scattering parameters for amplifier B

Table 12. Scattering parameters for amplifier B

 $V_{DS(B)} = 2.8 \text{ V}; V_{G2-S} = 2.5 \text{ V}; I_{D(B)} = 4 \text{ mA}; V_{DS(A)} = 0 \text{ V}; V_{G1-S(A)} = 0 \text{ V}; T_{amb} = 25 ^{\circ}\text{C}; typical values.$

DO(D)	, 62 6	, 5(5)	, 100(1)	, 0, 0, 1,	, amb	, ,,		
f (MHz)	S ₁₁		s ₂₁		s ₁₂		s ₂₂	
	Magnitude (ratio)	Angle (deg)	Magnitude (ratio)	Angle (deg)	Magnitude (ratio)	Angle (deg)	Magnitude (ratio)	Angle (deg)
50	0.9939	-3.12	2.27	176.11	0.00089	94.68	0.993	-1.62
100	0.9936	-6.29	2.26	172.41	0.00170	84.37	0.993	-3.23
200	0.9896	-12.47	2.25	164.98	0.00336	81.29	0.992	-6.44
300	0.9845	-18.59	2.23	157.64	0.00503	77.17	0.990	-9.65
400	0.9779	-24.66	2.20	150.35	0.00642	73.23	0.988	-12.85
500	0.9703	-30.55	2.16	143.16	0.00769	69.72	0.986	-16.00
600	0.9620	-36.37	2.13	136.02	0.00873	66.28	0.983	-19.18
700	0.9529	-42.10	2.08	129.01	0.00967	63.19	0.980	-22.37
800	0.9439	-47.79	2.04	122.01	0.01024	60.51	0.977	-25.50
900	0.9353	-53.24	1.99	115.30	0.01058	58.52	0.975	-28.66
1000	0.9266	-58.46	1.94	108.64	0.01074	57.24	0.973	-31.85


8.3.3 Noise data for amplifier B

Table 13. Noise data for amplifier B

 $V_{DS(B)} = 2.8 \text{ V; } V_{G2-S} = 2.5 \text{ V; } I_{D(B)} = 4 \text{ mA.}$

f (MHz)	NF _{min} (dB)	Γ_{opt}		r _n (ratio)
		ratio	(deg)	
400	0.9	0.8	19	0.9
800	1.0	0.83	46	0.96

9. Test information



BF1206F

Dual N-channel dual gate MOSFET

10. Package outline

Plastic surface-mounted package; 6 leads

SOT666




Fig 33. Package outline SOT666

F1206F

Dual N-channel dual gate MOSFET

11. Revision history

Table 14. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BF1206F v.2	20110907	Product data sheet	-	BF1206F v.1
Modifications:		of this data sheet has been red FNXP Semiconductors.	esigned to comply w	ith the new identity
	 Legal texts h 	ave been adapted to the new	company name whe	re appropriate.
	 Package out 	line drawings have been upda	ted to the latest vers	ion.
BF1206F v.1	20060130	Product data sheet	-	-

Dual N-channel dual gate MOSFET

12. Legal information

12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

BF1206F

Dual N-channel dual gate MOSFET

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the

product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

13. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Dual N-channel dual gate MOSFET

14. Contents

1	Product profile
1.1	General description
1.2	Features and benefits1
1.3	Applications
1.4	Quick reference data 2
2	Pinning information 2
3	Ordering information
4	Marking 3
5	Limiting values 3
6	Thermal characteristics 3
7	Static characteristics 4
8	Dynamic characteristics 4
8.1	Dynamic characteristics for amplifier A 4
8.1.1	Graphs for amplifier A
8.1.2	Scattering parameters for amplifier A 10
8.2	Noise data for amplifier A 10
8.3	Dynamic characteristics for amplifier B 10
8.3.1	Graphs for amplifier B
8.3.2	Scattering parameters for amplifier B 16
8.3.3	Noise data for amplifier B 16
9	Test information
10	Package outline
11	Revision history 18
12	Legal information19
12.1	Data sheet status
12.2	Definitions19
12.3	Disclaimers
12.4	Trademarks20
13	Contact information 20
14	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for RF MOSFET Transistors category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

MRF166W MHT1006NT1 FH2164 MRFE8VP8600HR5 BLF245 BLF278 ARF1511 ARF465BG BF 2030 E6814 BLF861A 3SK263-5TG-E VRF154FL MRF6S20010GNR1 DU1215S DU28200M VRF150MP MMRF1015NR1 MRF154 MRF175LU MRF6S20010GNR1
UF28100M MW6S010GNR1 MW6S010GNR1 DU2820S SD2943W SD2932BW SD2941-10W MRF24301HR5 ARF469AG
ARF463BP1G MMRF1019NR4 MHT1008NT1 MMRF1014NT1 MRF426 MRF422 BLW96 ARF468AG VRF161MP ARF468BG
MRFE6VP61K25NR6 MRFE6VP5300NR1 A2T27S020NR1 MMRF1304NR1 MRFE6S9060GNR1 MMRF1008GHR5 A2T27S007NT1
AFT09MP055NR1 DU2860U MHT1803A D2081UK.F