

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

### **INTEGRATED CIRCUITS**

# DATA SHEET

### 74LVT162373

3.3 V LVT 16-bit transparent D-type latch with 30  $\Omega$  termination resistors (3-State)

Product specification

1999 Sep 23

IC23 Data Handbook





## 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

#### 74LVT162373

#### **FEATURES**

- 16-bit transparent latch
- 3-State buffers
- Output capability: +12 mA / -12 mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- ullet Outputs include series resistance of 30  $\Omega$  making external resistors unnecessary
- Power-up reset
- Power-up 3-State
- No bus current loading when output is tied to 5 V bus
- Latch-up protection exceeds 500 mA per JEDEC Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

#### **DESCRIPTION**

The 74LVT162373 is a high-performance BiCMOS product designed for  $V_{CC}$  operation at 3.3 V.

This device is a 16-bit transparent D-type latch with non-inverting 3-State bus compatible outputs. The device can be used as two 8-bit latches or one 16-bit latch. When Latch Enable (LE) input is High, the Q outputs follow the data (D) inputs. When Latch Enable is taken Low, the Q outputs are latched at the levels of the D inputs one setup time prior to the High-to-Low transition.

The 74LVT162373 is designed with 30  $\Omega$  series resistance in both the High and Low states of the output. This design reduces the noise in applications such as memory address drivers, clock drivers, and bus receivers/transmitters.

#### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	PARAMETER CONDITIONS $T_{amb} = 25 ^{\circ}\text{C}$				
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation delay nDx to nQx	$C_L = 50 \text{ pF};$ $V_{CC} = 3.3 \text{ V}$	3.0	ns		
C <sub>IN</sub>	Input capacitance	V <sub>I</sub> = 0 V or 3.0 V	3	pF		
C <sub>OUT</sub>	Output capacitance	Outputs disabled; V <sub>O</sub> = 0 V or 3.0 V	9	pF		
I <sub>CCZ</sub>	Total supply current	Outputs disabled; V <sub>CC</sub> = 3.6 V	70	μΑ		


### **ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	ORDERING CODE	DWG NUMBER
48-Pin Plastic SSOP Type III	−40 °C to +85 °C	74LVT162373 DL	SOT370-1
48-Pin Plastic TSSOP Type II	–40 °C to +85 °C	74LVT162373 DGG	SOT362-1

## 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

### 74LVT162373


#### **PIN CONFIGURATION**




#### PIN DESCRIPTION

I III DEGOKII TIOI	•	
PIN NUMBER	SYMBOL	FUNCTION
47, 46, 44, 43, 41, 40, 38, 37, 36, 35, 33, 32, 30, 29, 27, 26	1D0 – 1D7 2D0 – 2D7	Data inputs
2, 3, 5, 6, 8, 9, 11, 12, 13, 14, 16, 17, 19, 20, 22, 23	1Q0 – 1Q7 2Q0 – 2Q7	Data outputs
1, 24	1 <del>0E</del> , 2 <del>0E</del>	Output Enable inputs (active-Low)
48, 25	1LE, 2LE	Latch Enable inputs (active-High)
4, 10, 15, 21, 28, 34, 39, 45	GND	Ground (0V)
7, 18, 31, 42	V <sub>CC</sub>	Positive supply voltage

#### **LOGIC SYMBOL**




#### LOGIC SYMBOL (IEEE/IEC)



# 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

### 74LVT162373

#### **LOGIC DIAGRAM**



#### **FUNCTION TABLE**

	INPUTS		INTERNAL	OUTPUTS	OPERATING MODE			
nOE	nLE	nDx	REGISTER	nQ0 – nQ7	OPERATING MODE			
L L	H H	L H	L H	L H	Enable and read register			
L L	$\downarrow$	l h	L H	L H	Latch and read register			
L	L	Х	NC	NC	Hold			
H H	L H	X nDx	NC nDx	Z Z	Disable outputs			

High voltage level

High voltage level one set-up time prior to the High-to-Low E transition Low voltage level


Low voltage level one set-up time prior to the High-to-Low E transition

NC= No change

Don't care

High impedance "off" state High-to-Low LE transition

#### SCHEMATIC OF EACH OUTPUT



### 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

74LVT162373

#### ABSOLUTE MAXIMUM RATINGS1, 2

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT	
V <sub>CC</sub>	DC supply voltage		-0.5 to +4.6	V	
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA	
VI	DC input voltage <sup>3</sup>		-0.5 to +7.0	V	
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0	-50	mA	
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +7.0	V	
	DC autout aurorat	Output in Low state	128	A	
IOUT	DC output current	Output in High state	-64	mA	
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C	

#### RECOMMENDED OPERATING CONDITIONS

CVMDOL	DADAMETED	LIM	ITS	
SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	2.7	3.6	V
V <sub>I</sub>	Input voltage	0	5.5	V
V <sub>IH</sub>	High-level input voltage	2.0		V
$V_{IL}$	Input voltage		0.8	V
I <sub>OH</sub>	High-level output current		-12	mA
I <sub>OL</sub>	Low-level output current		12	mA
Δt/Δv	Input transition rise or fall rate; Outputs enabled		10	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C

Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
 The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction

temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.

3. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

### 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

### 74LVT162373

#### DC ELECTRICAL CHARACTERISTICS

					LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp =	UNIT			
							1
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 2.7V; I <sub>IK</sub> = -18mA		-0.85	-1.2	V	
V <sub>OH</sub>	High-level output voltage	$V_{CC} = 3.0V; I_{OH} = -12mA$		2.0			
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA				0.8	V
V <sub>RST</sub>	Power-up output Low voltage <sup>5</sup>	$V_{CC} = 3.6V$ ; $I_O = 1mA$ ; $V_I = GND$ or $V_{CC}$	)		0.1	0.55	V
		$V_{CC} = 3.6V; V_I = V_{CC} \text{ or GND}$ Control pins			0.1	±1	
	to and to also are assessed	V <sub>CC</sub> = 0 or 3.6V; V <sub>I</sub> = 5.5V			0.4	10	1 ,
I <sub>I</sub> Input leakage current		$V_{CC} = 3.6V; V_I = V_{CC}$	<b>D</b>		0.1	1	μΑ
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 0	Data pins <sup>4</sup>		-0.4	-5	
I <sub>OFF</sub>	Output off current	$V_{CC} = 0V$ ; $V_I$ or $V_O = 0$ to 4.5V		0.1	±100	μА	
		V <sub>CC</sub> = 3V; V <sub>I</sub> = 0.8V		75	135		
I <sub>HOLD</sub>	Bus Hold current D inputs <sup>7</sup>	V <sub>CC</sub> = 3V; V <sub>I</sub> = 2.0V		-75	-135		μА
		$V_{CC} = 0V \text{ to } 3.6V; V_{CC} = 3.6V$		±500			
$I_{EX}$	Current into an output in the High state when $V_O > V_{CC}$	$V_O = 5.5V; V_{CC} = 3.0V$			50	125	μА
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	$V_{CC} \le 1.2V$ ; $V_O = 0.5V$ to $V_{CC}$ ; $V_I = GN$ OE/ $\overline{OE} = Don't$ care	D or V <sub>CC</sub> ;		1	±100	μА
I <sub>OZH</sub>	3-State output High current	$V_{CC} = 3.6V$ ; $V_{O} = 3.0V$ ; $V_{I} = V_{IH}$ or $V_{IL}$			0.5	5	
I <sub>OZL</sub>	3-State output Low current	$V_{CC} = 3.6V; V_{O} = 0.5V; V_{I} = V_{IH} \text{ or } V_{IL}$			0.5	<b>-</b> 5	μΑ
I <sub>CCH</sub>		$V_{CC} = 3.6V$ ; Outputs High, $V_I = GND$ or	V <sub>CC</sub> , I <sub>O</sub> = 0		0.07	0.12	
I <sub>CCL</sub>	Quiescent supply current	$V_{CC} = 3.6V$ ; Outputs Low, $V_I = GND$ or		4.0	6	mA	
I <sub>CCZ</sub>		$V_{CC} = 3.6V$ ; Outputs Disabled; $V_I = GNE$	O or $V_{CC}$ , $I_{O} = 0^6$		0.07	0.12	1
$\Delta I_{CC}$	Additional supply current per input pin <sup>2</sup>	$V_{CC}$ = 3V to 3.6V; One input at $V_{CC}$ -0.6 Other inputs at $V_{CC}$ or GND	V,		0.1	0.2	mA

- All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
   This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND.
   This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
- 4. Unused pins at V<sub>CC</sub> or GND.
- 5. For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
- 6. I<sub>CCZ</sub> is measured with outputs pulled to V<sub>CC</sub> or GND.
  7. This is the bus hold overdrive current required to force the input to the opposite logic state.

## 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

### 74LVT162373

#### **AC CHARACTERISTICS**

GND = 0V;  $t_R$  =  $t_F$  = 2.5ns;  $C_L$  = 50pF;  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C.

				LI	MITS		
SYMBOL	PARAMETER	PARAMETER WAVEFORM $V_{CC} = 3.3V \pm 0.3V$		.3V	V <sub>CC</sub> = 2.7V	UNIT	
			MIN	TYP <sup>1</sup>	MAX	MAX	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nDx to nQx	2	0.5 0.5	2.5 2.5	4.6 4.0	5.1 4.3	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nLE to nQx	1	0.5 0.5	3.0 3.0	5.1 4.6	5.8 4.3	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output enable time to High and Low level	4 5	0.1 0.1	3.5 3.2	5.4 4.9	6.6 5.5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from High and Low Level	4 5	0.1 0.1	3.5 3.2	5.4 5.1	5.7 5.0	ns

#### NOTE:


#### **AC SETUP REQUIREMENTS**

GND = 0V;  $t_R$  =  $t_F$  = 2.5ns;  $C_L$  = 50pF;  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C.


				LIMITS				
SYMBOL	PARAMETER	WAVEFORM	V <sub>CC</sub> = 3.3	3V ±0.3V	$V_{CC} = 2.7V$	UNIT		
			MIN	TYP	MIN			
t <sub>S</sub> (H) t <sub>S</sub> (L)	Setup time nDx to nLE	3	1.5 2.0	0.1 0.2	1.0 2.0	ns		
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time nDx to nLE	3	1.0 1.5	0 0	1.0 2.0	ns		
t <sub>W</sub> (H)	nLE pulse width High	1	1.5	0.5	1.5	ns		

#### **AC WAVEFORMS**


For all waveforms,  $V_M = 1.5V$ .




Waveform 1. Propagation Delay, Latch Enable to Output, and Latch Enable Pulse Width



Waveform 2. Propagation Delay for Data to Outputs



Waveform 3. Data Setup and Hold Times




Waveform 4. 3-State Output Enable time to High Level and Output Disable Time from High Level

<sup>1.</sup> All typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.


## 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

74LVT162373



Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

#### **TEST CIRCUIT AND WAVEFORMS**



TEST	SWITCH
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND
t <sub>PLZ</sub> /t <sub>PZL</sub>	6V
t <sub>PLH</sub> /t <sub>PHL</sub>	open

#### **DEFINITIONS**

 $R_L$  = Load resistor; see AC CHARACTERISTICS for value.

 $C_L = Load$  capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

FAMILY	IN				
PAWILI	Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>R</sub>	t <sub>F</sub>
74LVT16	2.7V	≤10MHz	500ns	≤2.5ns	≤2.5ns


SW00003

# 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

74LVT162373

#### SSOP48: plastic shrink small outline package; 48 leads; body width 7.5 mm

SOT370-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	рb	O	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	16.00 15.75	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT370-1		MO-118AA				<del>-93-11-02-</del> 95-02-04

# 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

74LVT162373

#### TSSOP48: plastic thin shrink small outline package; 48 leads; body width 6.1mm

SOT362-1



#### DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	12.6 12.4	6.2 6.0	0.5	8.3 7.9	1	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.8 0.4	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT362-1		MO-153ED				<del>-93-02-03</del> 95-02-10

3.3 V LVT 16-bit transparent D-type latch with 30  $\Omega$  termination resistors (3-State)

74LVT162373

**NOTES** 

## 3.3 V LVT 16-bit transparent D-type latch with 30 $\Omega$ termination resistors (3-State)

74LVT162373

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

#### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1999 All rights reserved. Printed in U.S.A.

Date of release: 09-99

Document order number: 9397 750 06507

Let's make things better.







### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Latches category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

M38510/75403BSA 634674X 634752C ML4875CS-5 54FCT573ATDB 401639B 027063C 029314R 54FCT573CTLB NLV14043BDR2G 716165RB 74F373DW 74LVC373ADTR2G 74LVC573ADTR2G NL17SG373DFT2G NLV14044BDG 5962-8863901RA 5962-88639012A 2.PM30.006-30 MIC59P50YV NLV14042BDR2G 4.401.001 NLV14044BDR2G 2.L18.001-21 2.PM18.002-18 2.PM18.006-18 2.T18.001-21 2.T18.002-18 2.T18.006-18 CQ/AA-KEY CQ/A-M22X1,5-45-28 CQ/A-M22X1,5-45-32 M22-2-D5-2-21-01-P CY74FCT2373CTSOC 421283 74ALVCH16260PAG 74FCT373CTQG MM74HC373WM MM74HC573MTCX MM74HC573WM 74LCX373MTC 74LVT16373MTDX 74VHC373MX KLD5.001-02 KLT9.001-02 Z-0233-827-15 74AHCT573D.112 74FCT16373CTPVG8 74FCT573ATQG 74LCX16373MTDX