N-channel TrenchMOS standard level FET Rev. 02 — 20 August 2007

Product data sheet

#### **Product profile** 1.

### 1.1 General description

N-channel enhancement mode power Field-Effect Transistor (FET) in a plastic package, using NXP Ultra High-Performance (UHP) automotive TrenchMOS technology.

### 1.2 Features

- 175 °C rated
- Standard level compatible
- 1.3 Applications
  - 12 V loads
  - General purpose power switching
- Q101 compliant
- TrenchMOS technology
- Automotive systems
- Motors, lamps and solenoids

### 1.4 Quick reference data

Table 1	. Qı	uick ref	erence

Parameter	Conditions		Min	Тур	Max	Unit
drain current	$V_{GS} = 10 \text{ V}; T_{mb} = 25 \text{ °C};$ see <u>Figure 1</u> and <u>4</u>	<u>[1][2]</u>	-	-	100	A
total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>		-	-	333	W
aracteristics						
drain-source on-state resistance	$\label{eq:VGS} \begin{array}{l} V_{GS} = 10 \text{ V}; \text{ I}_{D} = 25 \text{ A}; \\ T_{j} = 25 \text{ °C}; \text{ see } \underline{\text{Figure 12}} \text{ and} \\ \underline{13} \end{array}$		-	1.5	1.8	mΩ
ne ruggedness						
non-repetitive drain-source avalanche energy	$ \begin{split} I_D &= 100 \; A; \; V_{sup} \leq 30 \; V; \\ R_{GS} &= 50 \; \Omega; \; V_{GS} = 10 \; V; \\ T_{j(init)} &= 25 \; ^\circ C \end{split} $		-	-	1.7	J
	drain current total power dissipation aracteristics drain-source on-state resistance non-repetitive drain-source avalanche	$\label{eq:GS} \begin{array}{ll} \text{drain current} & \text{V}_{\text{GS}} = 10 \ \text{V}; \ \text{T}_{\text{mb}} = 25 \ ^{\circ}\text{C}; \\ \text{see} \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ $	$\begin{array}{llllllllllllllllllllllllllllllllllll$	$\begin{array}{llllllllllllllllllllllllllllllllllll$	$\begin{array}{c} \text{drain current} & \text{V}_{\text{GS}} = 10 \text{ V}; \text{ T}_{\text{mb}} = 25 \ ^{\circ}\text{C}; & \begin{array}{c} 11 \ 12 \end{array} \text{ -} & - \\ \text{see Figure 1} \ \text{and} \ 4 & \end{array} \\ \hline \text{total power dissipation} & \text{T}_{\text{mb}} = 25 \ ^{\circ}\text{C}; \ \text{see Figure 2} & - & - \\ \hline \textbf{aracteristics} & & \\ \hline \text{drain-source on-state} & \text{V}_{\text{GS}} = 10 \ \text{V}; \ \text{I}_{\text{D}} = 25 \ \text{A}; & - & 1.5 \\ \hline \text{resistance} & & T_{j} = 25 \ ^{\circ}\text{C}; \ \text{see Figure 12} \ \text{and} & \\ \hline \textbf{13} & & \\ \hline \textbf{non-repetitive} & \text{I}_{\text{D}} = 100 \ \text{A}; \ \text{V}_{\text{sup}} \leq 30 \ \text{V}; & - & - \\ \hline \text{drain-source avalanche} & & R_{\text{GS}} = 50 \ \Omega; \ \text{V}_{\text{GS}} = 10 \ \text{V}; \end{array}$	$\begin{array}{c} \text{drain current} & \text{V}_{\text{GS}} = 10 \text{ V}; \text{ T}_{\text{mb}} = 25 \ ^{\circ}\text{C}; & \boxed{112} \ ^{\circ} - & 100 \\ \text{see Figure 1 and 4} & & & & & \\ \text{total power dissipation} & \text{T}_{\text{mb}} = 25 \ ^{\circ}\text{C}; \text{see Figure 2} & - & - & 333 \\ \hline \text{aracteristics} & & & & \\ \text{drain-source on-state} & \text{V}_{\text{GS}} = 10 \ \text{V}; \ \text{I}_{\text{D}} = 25 \ \text{A}; & & - & 1.5 \\ \text{resistance} & & \text{T}_{j} = 25 \ ^{\circ}\text{C}; \text{see Figure 12 and} & & & \\ 13 & & & \\ \hline \text{non-repetitive} & \text{I}_{\text{D}} = 100 \ \text{A}; \ \text{V}_{\text{sup}} \leq 30 \ \text{V}; & & - & 1.7 \\ \text{drain-source avalanche} & & \text{R}_{\text{GS}} = 50 \ \Omega; \ \text{V}_{\text{GS}} = 10 \ \text{V}; \end{array}$

[1] Refer to document 9397 750 12572 for further information.

[2] Continuous current is limited by package.



### N-channel TrenchMOS standard level FET

### 2. Pinning information

Table 2.	Pinning			
Pin	Symbol	Description	Simplified outline	Graphic Symbol
1	G	gate	mb	D
2	D	drain		, Š
3	S	source		
mb	D	mounting base; connected to drain		mbb076 S
			SOT404 (D2PAK)	

### 3. Ordering information

#### Table 3. Ordering information

Type number	Package			
	Name	Description	Version	
BUK761R8-30C	D2PAK	plastic single-ended surface-mounted package (D2PAK); 3 leads (one lead cropped)	SOT404	

### 4. Limiting values


### Table 4.Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Mir	n Max	Unit
V <sub>DS</sub>	drain-source voltage		-	30	V
V <sub>DGR</sub>	drain-gate voltage	$R_{GS}$ = 20 k $\Omega$	-	30	V
V <sub>GS</sub>	gate-source voltage		-20	20	V
I <sub>D</sub>	drain current	$T_{mb}$ = 100 °C; $V_{GS}$ = 10 V; see <u>Figure 1</u> and <u>4</u>	<u>[1][2]</u> _	100	А
		$T_{mb} = 25 \text{ °C}; V_{GS} = 10 \text{ V}; \text{ see } \frac{\text{Figure 1}}{\text{Figure 1}} \text{ and } \frac{4}{\text{C}}$	[1][2] _	100	А
		$T_{mb} = 25 \text{ °C}; V_{GS} = 10 \text{ V}; \text{ see } \frac{\text{Figure 1}}{\text{Figure 1}} \text{ and } \frac{4}{\text{C}}$	[1][3]	312	А
I <sub>DM</sub>	peak drain current	$T_{mb}$ = 25 °C; $t_p \leq$ 10 $\mu s;$ pulsed; see Figure 4	-	1249	А
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>	-	333	W
T <sub>stg</sub>	storage temperature		-55	175	°C
Tj	junction temperature		-55	175	°C
Avalanc	he ruggedness				
E <sub>DS(AL)S</sub>	non-repetitive drain-source avalanche energy	$\begin{array}{l} \text{I}_{\text{D}} = 100 \text{ A};  \text{V}_{\text{sup}} \leq 30 \text{ V};  \text{R}_{\text{GS}} = 50  \Omega; \\ \text{V}_{\text{GS}} = 10 \text{ V};  \text{T}_{j(\text{init})} = 25 ^{\circ}\text{C} \end{array}$	-	1.7	J
E <sub>DS(AL)R</sub>	repetitive drain-source avalanche energy	see Figure 3	[4][5] [6][7]	-	J
Source-o	drain diode				
I <sub>S</sub>	source current	T <sub>mb</sub> = 25 °C	<u>[1][3]</u>	312	А
		T <sub>mb</sub> = 25 °C	<u>[1][2]</u> _	100	А
I <sub>SM</sub>	peak source current	$t_p \leq$ 10 $\mu s;$ pulsed; $T_{mb}$ = 25 $^{\circ}C$	-	1249	А
BUK761R8-30C_	2			© NXP B.	/. 2007. All rights re

#### Product data sheet

- [1] Refer to document 9397 750 12572 for further information.
- [2] Continuous current is limited by package.
- [3] Current is limited by chip power dissipation rating.
- [4] Maximum value not quoted. Repetitive rating defined in avalanche rating figure.
- [5] Single-pulse avalanche rating limited by maximum junction temperature of 175  $^\circ$ C.
- [6] Repetitive avalanche rating limited by an average junction temperature of 170 °C.
- [7] Refer to application note AN10273 for further information.






N-channel TrenchMOS standard level FET

### 5. Thermal characteristics

Table 5.	Thermal characteristic	cs				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	mounted on printed circuit board; minimum footprint	-	50	-	K/W
R <sub>th(j-mb)</sub>	thermal resistance from junction to mounting base	see <u>Figure 5</u>	-	-	0.45	K/W



### 6. Characteristics


#### Table 6.Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static char	acteristics					
$V_{(BR)DSS}$	drain-source breakdown voltage	$I_D = 250 \ \mu\text{A}; \ V_{GS} = 0 \ \text{V}; \\ T_j = 25 \ ^{\circ}\text{C}$	30	-	-	V
		$I_D = 250 \ \mu A; V_{GS} = 0 \ V;$ $T_j = -55 \ ^{\circ}C$	27	-	-	V
V <sub>GSth</sub>	gate-source threshold voltage	$\begin{split} I_D &= 1 \text{ mA; } V_{DS} = V_{GS}; \\ T_j &= -55 ^\circ\text{C}; \text{ see } \frac{\text{Figure } 10}{\text{Figure } 10} \end{split}$	-	-	4.4	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS};$ $T_j = 175 \text{ °C}; \text{ see } Figure 11 \text{ and}$ 10	1	-	-	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$ see Figure 11 and 10	2	3	4	V


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I <sub>DSS</sub>	drain leakage current	$V_{DS}$ = 30 V; $V_{GS}$ = 0 V; $T_j$ = 25 °C	-	0.02	1	μA
		V <sub>DS</sub> = 30 V; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 175 °C	-	-	500	μA
I <sub>GSS</sub>	gate leakage current	$V_{DS} = 0 \text{ V};  V_{GS} = 20 \text{ V};  T_j = 25 ^{\circ}\text{C}$	-	2	100	nA
		$V_{DS} = 0 V; V_{GS} = -20 V;$ $T_j = 25 °C$	-	2	100	nA
R <sub>DSon</sub>	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 25 \text{ A};$ T <sub>j</sub> = 175 °C; see <u>Figure 12</u> and <u>13</u>	-	-	3.4	mΩ
		$V_{GS}$ = 10 V; $I_D$ = 25 A; $T_j$ = 25 °C; see <u>Figure 12</u> and <u>13</u>	-	1.5	1.8	mΩ
Source-dr	ain diode					
V <sub>SD</sub>	source-drain voltage	I <sub>S</sub> = 25 A; V <sub>GS</sub> = 0 V; T <sub>j</sub> = 25 °C; see <u>Figure 16</u>	-	0.85	1.2	V
t <sub>rr</sub>	reverse recovery time	$I_{S} = 20 \text{ A}; \text{ dI}_{S}/\text{dt} = -100 \text{ A}/\mu\text{s};$ $V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}$	-	73	-	ns
Qr	recovered charge	$    I_{S} = 20 \text{ A}; \text{ dI}_{S}/\text{dt} = -100 \text{ A}/\mu\text{s};                                    $	-	48	-	nC
Dynamic o	haracteristics					
Q <sub>G(tot)</sub>	total gate charge	I <sub>D</sub> = 25 A; V <sub>DS</sub> = 24 V; V <sub>GS</sub> = 10 V; see <u>Figure 14</u>	-	150	-	nC
Q <sub>GS</sub>	gate-source charge	I <sub>D</sub> = 25 A; V <sub>DS</sub> = 24 V; V <sub>GS</sub> = 10 V; see <u>Figure 14</u>	-	36	-	nC
Q <sub>GD</sub>	gate-drain charge	I <sub>D</sub> = 25 A; V <sub>DS</sub> = 24 V; V <sub>GS</sub> = 10 V; see <u>Figure 14</u>	-	52	-	nC
V <sub>GS(pl)</sub>	gate-source plateau voltage	$I_D = 25 \text{ A}; V_{DS} = 24 \text{ V};$ see Figure 14	-	5	-	V
C <sub>iss</sub>	input capacitance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 25 V; f = 1 MHz; T <sub>j</sub> = 25 °C; see <u>Figure 15</u>	-	7762	10349	pF
C <sub>oss</sub>	output capacitance	V <sub>GS</sub> = 0 V; V <sub>DS</sub> = 25 V; f = 1 MHz; T <sub>j</sub> = 25 °C; see <u>Figure 15</u>	-	1807	2168	pF
C <sub>rss</sub>	reverse transfer capacitance	$\label{eq:VGS} \begin{array}{l} V_{GS} = 0 \ V; \ V_{DS} = 25 \ V; \\ f = 1 \ MHz; \ T_{j} = 25 \ ^{\circ}C; \\ see \ \overline{Figure \ 15} \end{array}$	-	996	1365	pF
d(on)	turn-on delay time	$V_{DS}$ = 25 V; R <sub>L</sub> = 1.2 Ω; $V_{GS}$ = 10 V; R <sub>G(ext)</sub> = 10 Ω	-	52	-	ns
r	rise time		-	110	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	186	-	ns


### N-channel TrenchMOS standard level FET


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t <sub>f</sub>	fall time	$\label{eq:VDS} \begin{array}{l} V_{DS} = 25 \ V; \ R_L = 1.2 \ \Omega; \\ V_{GS} = 10 \ V; \ R_G(ext) = 10 \ \Omega \end{array}$	-	134	-	ns
L <sub>D</sub>	internal drain inductance	from upper edge of drain mounting base to center of die	-	2.5	-	nH
L <sub>S</sub>	internal source inductance	from source lead to source bonding pad	-	7.5	-	nH



### Table 6. Characteristics ...continued








#### N-channel TrenchMOS standard level FET

### 7. Package outline




#### Fig 17. Package outline SOT404 (D2PAK)

BUK761R8-30C\_2

N-channel TrenchMOS standard level FET

### 8. Soldering



### N-channel TrenchMOS standard level FET

### 9. Revision history

Table 7. Revision h	istory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK761R8-30C_2	20070820	Product data sheet	-	BUK761R8-30C_1
Modifications: • The format of this data sheet has been redesigned to comply with the ner guidelines of NXP Semiconductors.		vith the new identity		
	<ul> <li>Legal texts</li> </ul>	have been adapted to the	new company name whe	ere appropriate.
BUK761R8-30C_1	20060725	Product data sheet	-	-

### **10. Legal information**

### **10.1** Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 10.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### **10.3 Disclaimers**

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

### **11. Contact information**

For additional information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, send an email to: salesaddresses@nxp.com

### N-channel TrenchMOS standard level FET

### 12. Contents

1	Product profile 1
1.1	General description 1
1.2	Features
1.3	Applications 1
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 5
6	Characteristics 5
7	Package outline 11
8	Soldering 12
9	Revision history 13
10	Legal information 14
10.1	Data sheet status 14
10.2	Definitions 14
10.3	Disclaimers 14
10.4	Trademarks 14
11	Contact information 14
12	Contents 15

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2007.



For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 20 August 2007 Document identifier: BUK761R8-30C\_2

All rights reserved.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

614233C 648584F MCH3443-TL-E MCH6422-TL-E FDPF9N50NZ FW216A-TL-2W FW231A-TL-E APT5010JVR NTNS3A92PZT5G IRF100S201 JANTX2N5237 2SK2464-TL-E 2SK3818-DL-E FCA20N60\_F109 FDZ595PZ STD6600NT4G FSS804-TL-E 2SJ277-DL-E 2SK1691-DL-E 2SK2545(Q,T) D2294UK 405094E 423220D MCH6646-TL-E TPCC8103,L1Q(CM 367-8430-0972-503 VN1206L 424134F 026935X 051075F SBVS138LT1G 614234A 715780A NTNS3166NZT5G 751625C 873612G IRF7380TRHR IPS70R2K0CEAKMA1 RJK60S3DPP-E0#T2 RJK60S5DPK-M0#T0 APT5010JVFR APT12031JFLL APT12040JVR DMN3404LQ-7 NTE6400 JANTX2N6796U JANTX2N6784U JANTXV2N5416U4 SQM110N05-06L-GE3 SIHF35N60E-GE3