Low-Voltage, Single and Dual Supply, High Performance, Quad SPST, Analog Switches

The Intersil ISL43140-ISL43142 devices are CMOS, precision, quad analog switches designed to operate from a single +2 V to +12 V supply or from $\mathrm{a} \pm 2 \mathrm{~V}$ to $\pm 6 \mathrm{~V}$ supply. Targeted applications include battery powered equipment that benefit from the devices' low power consumption ( $1 \mu \mathrm{~W}$ ), low leakage currents (1nA max), and fast switching speeds ( t ON $=30 \mathrm{~ns}, \mathrm{t}_{\mathrm{OFF}}=18 \mathrm{~ns}$ ). A $12 \Omega$ maximum R R flatness ensures signal fidelity, while channel-to-channel mismatch is guaranteed to be less than $2.5 \Omega$. The $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ Quad NoLead Flatpack (QFN) package alleviates board space limitations, making this newest line of low-voltage switches an ideal solution.

The ISL43140/ISL43141/ISL43142 are quad single-pole/ single-throw (SPST) devices. The ISL43140 has four normally closed (NC) switches; the ISL43141 has four normally open (NO) switches; the ISL43142 has two NO and two NC switches and can be used as a dual SPDT, or a dual 2:1 multiplexer.

Table 1 summarizes the performance of this family.
TABLE 1. FEATURES AT A GLANCE

|  | ISL43140 | ISL43141 | ISL43142 <br> (No longer available or supported) |
| :---: | :---: | :---: | :---: |
| Number of Switches | 4 | 4 | 4 |
| Configuration | All NC | All NO | $2 \mathrm{NC} / 2 \mathrm{NO}$ |
| $10.8 \mathrm{VR}_{\mathrm{ON}}$ | $50 \Omega$ | $50 \Omega$ | $50 \Omega$ |
| 10.8 V ton / toFF | $30 \mathrm{~ns} / 18 \mathrm{~ns}$ | $30 \mathrm{~ns} / 18 \mathrm{~ns}$ | $30 \mathrm{~ns} / 18 \mathrm{~ns}$ |
| $\pm 4.5 \mathrm{~V}$ R ${ }_{\mathrm{ON}}$ | $50 \Omega$ | $50 \Omega$ | $50 \Omega$ |
| $\pm 4.5 \mathrm{~V}$ ton $/$ toFF | 40ns / 15ns | $40 \mathrm{~ns} / 15 \mathrm{~ns}$ | 40ns / 15ns |
| $4.5 \mathrm{~V} \mathrm{R}_{\mathrm{ON}}$ | $110 \Omega$ | $110 \Omega$ | $110 \Omega$ |
| 4.5 V ton $/ \mathrm{t}_{\text {OFF }}$ | 50ns / 20ns | 50ns / 20ns | 50ns / 20ns |
| $2.7 \mathrm{~V} \mathrm{R}_{\mathrm{ON}}$ | $200 \Omega$ | $200 \Omega$ | $200 \Omega$ |
| 2.7 V ton / torf | 120ns / 25ns | 120ns / 25ns | 120ns / 25ns |
| Packages | 16 Ld SOIC (N), 16 Ld 3x3 QFN, 16 Ld TSSOP |  |  |

## Features

- Fully Specified at $\pm 5 \mathrm{~V}, 12 \mathrm{~V}, 5 \mathrm{~V}$, and 3 V Supplies for $10 \%$ Tolerances
- Four Separately Controlled SPST Switches
- Pin Compatible with DG411/DG412/DG413
- ON Resistance (RON) $50 \Omega$
- RON Matching Between Channels.
- Low Charge Injection 5pC (Max)
- Low Power Consumption ( $\mathrm{P}_{\mathrm{D}}$ ) . . . . . . . . . . . . . . . . . . . $<1 \mu \mathrm{~W}$
- Low Leakage Current (Max at $85^{\circ} \mathrm{C}$ ) . . . . . . . . . . . . . 5nA
- Fast Switching Action
- ton . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30ns
- toff . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18ns
- Guaranteed Break-Before-Make (ISL43142 only)
- Minimum 2000V ESD Protection per Method 3015.7
- TTL, CMOS Compatible
- Pb-free Available


## Applications

- Battery Powered, Handheld, and Portable Equipment
- Cellular/Mobile Phones
- Pagers
- Laptops, Notebooks, Palmtops
- Communications Systems
- Military Radios
- RF "Tee" Switches
- Test Equipment
- Ultrasound
- Electrocardiograph
- Heads-Up Displays
- Audio and Video Switching
- General Purpose Circuits
- +3V/+5V DACs and ADCs
- Digital Filters
- Operational Amplifier Gain Switching Networks
- High Frequency Analog Switching
- High Speed Multiplexing


## Related Literature

- Technical Brief TB363 "Guidelines for Handling and Processing Moisture Sensitive Surface Mount Devices (SMDs)"


## Pinouts (Note 1)



ISL43141 (SOIC, TSSOP)
TOP VIEW


NOTE:

1. Switches Shown for Logic "0" Input.

## Truth Table

| LOGIC | ISL43140 | ISL43141 | ISL43142 |  |
| :---: | :---: | :---: | :---: | :---: |
|  | SW 1, 2, 3, 4 | SW 1, 2, 3, 4 | SW 1, 4 | SW 2, 3 |
|  | ON | OFF | OFF | ON |
| 1 | OFF | ON | ON | OFF |

NOTE: Logic " 0 " $\leq 0.8 \mathrm{~V}$. Logic " 1 " $\geq 2.4 \mathrm{~V}$.

## Pin Descriptions

| PIN | FUNCTION |
| :---: | :---: |
| V+ | Positive Power Supply Input |
| V- | Negative Power Supply Input. Connect to GND for Single Supply Configurations. |
| GND | Ground Connection |
| IN | Digital Control Input |
| COM | Analog Switch Common Pin |
| NO | Analog Switch Normally Open Pin |
| NC | Analog Switch Normally Closed Pin |
| N.C. | No Internal Connection |

## Ordering Information

| PART NUMBER <br> (BRAND) <br> (NOTES 2, 3) | TEMP. <br> RANGE ( ${ }^{\circ}$ C) | PACKAGE <br> RoHS Compliant | PKG. <br> DWG. |
| :--- | :--- | :--- | :--- |
| ISL43140IBZ | -40 to 85 | 16 Ld SOIC (N) | M16.15 |
| ISL43140IRZ <br> (140I) | -40 to 85 | 16 Ld QFN | L16.3x3 |
| ISL43140IVZ | -40 to 85 | 16 Ld TSSOP | M16.173 |
| ISL43141IBZ | -40 to 85 | 16 Ld SOIC (N) | M16.15 |
| ISL43141IRZ <br> (141I) | -40 to 85 | 16 Ld QFN | L16.3x3 |
| ISL43141IVZ | -40 to 85 | 16 Ld TSSOP | M16.173 |
| ISL43142IBZ (No longer available, recommended replacement: ISL43120IHZ-T) | -40 to 85 | 16 Ld SOIC (N) | M16.15 |
| ISL43142IVZ (No longer available, recommended replacement: ISL43120IHZ-T) | -40 to 85 | 16 Ld TSSOP | M16.173 |

NOTES:
2. Most surface mount devices are available on tape and reel; add "-T" to suffix.
3. Intersil Pb -free products employ special Pb -free material sets; molding compounds/die attach materials and $100 \%$ matte tin plate termination finish, which is compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J Std-020B.

## Absolute Maximum Ratings



## Operating Conditions

| Thermal Information |  |
| :---: | :---: |
| Thermal Resistance (Typical, Note 5) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| 16 Ld SOIC Package | 115 |
| 16 Ld QFN Package. | 75 |
| 16 Ld TSSOP Package | 150 |
| Maximum Junction Temperature (Plastic Package) | $150^{\circ} \mathrm{C}$ |
| Moisture Sensitivity (See Technical Brief TB363) |  |
| All Other Packages | Level 1 |
| QFN Package. | Level 2 |
| Maximum Storage Temperature Range. | $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$ |
| Maximum Lead Temperature (Soldering 10s). (SOIC and TSSOP - Lead Tips Only) | .. $300^{\circ} \mathrm{C}$ |

Temperature Range
ISL4314XIX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:
4. Signals on NC, NO, COM, or IN exceeding V+ or V- are clamped by internal diodes. Limit forward diode current to maximum current ratings. 5. $\theta_{J A}$ is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications: $\pm 5 \mathrm{~V}$ Supply Test Conditions $\mathrm{V}_{\text {SUPPLY }}= \pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ (Note 6 ), Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | TEMP <br> ( $\left.{ }^{\circ} \mathrm{C}\right)$ | (NOTE 7) MIN | TYP | (NOTE 7) MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Analog Signal Range, $\mathrm{V}_{\text {ANALOG }}$ |  | Full | V- | - | V+ | V |
| ON Resistance, R ${ }_{\text {ON }}$ | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}= \pm 3 \mathrm{~V} \text {, }$ <br> See Figure 5 | 25 | - | 50 | 65 | $\Omega$ |
|  |  | Full | - | - | 75 | $\Omega$ |
| $\mathrm{R}_{\mathrm{ON}}$ Matching Between Channels, $\Delta \mathrm{R}_{\mathrm{ON}}$ | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}= \pm 3 \mathrm{~V}$ | 25 | - | 2 | 2.5 | $\Omega$ |
|  |  | Full | - | - | 5 | $\Omega$ |
| RON Flatness, R ${ }_{\text {FLAT(ON) }}$ | $\mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}= \pm 3 \mathrm{~V}$, Note 9 | 25 | - | 10 | 12 | $\Omega$ |
|  |  | Full | - | - | 13 | $\Omega$ |
| NO or NC OFF Leakage Current, ${ }^{\prime}{ }^{\text {NO(OFF) }}$ or ${ }^{\prime} \mathrm{NC}$ (OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}= \pm 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=\overline{+} 4.5 \mathrm{~V}, \\ & \text { Note } 8 \end{aligned}$ | 25 | -1 | 0.01 | 1 | nA |
|  |  | Full | -5 | - | 5 | nA |
| COM OFF Leakage Current, ICOM(OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}= \pm 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=\overline{+} 4.5 \mathrm{~V}, \\ & \text { Note } 8 \end{aligned}$ | 25 | -1 | 0.01 | 1 | nA |
|  |  | Full | -5 | - | 5 | nA |
| COM ON Leakage Current, ICOM(ON) | $\mathrm{V}_{\mathrm{S}}= \pm 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}= \pm 4.5 \mathrm{~V}$, Note 8 | 25 | -2 | 0.01 | 2 | nA |
|  |  | Full | -10 | - | 10 | nA |
| DIGITAL INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Voltage High, $\mathrm{V}_{\text {INH }}$ |  | Full | 2.4 | 1.6 | - | V |
| Input Voltage Low, $\mathrm{V}_{\text {INL }}$ |  | Full | - | 1.6 | 0.8 | V |
| Input Current, ${ }_{\text {INH, }}$, $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\mathrm{S}}= \pm 5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | Full | -0.5 | 0.03 | 0.5 | $\mu \mathrm{A}$ |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Turn-ON Time, ton | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}= \pm 3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\text {IN }}=0 \text { to } 3 \mathrm{~V} \text {, See Figure } 1 \end{aligned}$ | 25 | - | 40 | 80 | ns |
|  |  | Full | - | - | 100 | ns |
| Turn-OFF Time, ${ }_{\text {tofF }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}= \pm 3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\text {IN }}=0 \text { to } 3 \mathrm{~V} \text {, See Figure } 1 \end{aligned}$ | 25 | - | 15 | 30 | ns |
|  |  | Full | - | - | 40 | ns |
| Break-Before-Make Time Delay (ISL43142), $t_{D}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{S}}= \pm 5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}= \pm 3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\text {IN }}=0 \text { to } 3 \mathrm{~V} \text {, See Figure } 3 \end{aligned}$ | Full | 5 | 20 | - | ns |
| Charge Injection, Q | $\mathrm{C}_{\mathrm{L}}=1.0 n \mathrm{~F}, \mathrm{~V}_{\mathrm{G}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=0 \Omega$, See Figure 2 | 25 | - | 1 | 5 | pC |
| NO or NC OFF Capacitance, C CoFF | $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\mathrm{COM}}=0 \mathrm{~V}$, See Figure 7 | 25 | - | 7 | - | pF |
| COM OFF Capacitance, C COM(OFF) | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$, See Figure 7 | 25 | - | 7 | - | pF |
| COM ON Capacitance, C COM(ON) | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\mathrm{COM}}=0 \mathrm{~V}$, See Figure 7 | 25 | - | 14 | - | pF |

Electrical Specifications: $\pm 5 \mathrm{~V}$ Supply Test Conditions $\mathrm{V}_{\text {SUPPLY }}= \pm 4.5 \mathrm{~V}$ to $\pm 5.5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ (Note 6 ), Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | TEMP <br> ( ${ }^{\circ} \mathrm{C}$ ) | (NOTE 7) <br> MIN | TYP | (NOTE 7) MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OFF Isolation | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{f}=100 \mathrm{kHz}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}_{\mathrm{RMS}} \text {, See Figures } 4,6 \text {, and } 19 \end{aligned}$ | 25 | - | >90 | - | dB |
| Crosstalk, Note 10 |  | 25 | - | <-90 | - | dB |
| All Hostile Crosstalk | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}_{\mathrm{RMS}} \text {, See Figure } 19 \end{aligned}$ | 25 | - | -60 | - | dB |
| Power Supply Rejection Ratio | $\mathrm{R}_{\mathrm{L}}=50 \Omega, C_{L}=15 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, See Figure 20 | 25 | - | 60 | - | dB |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Power Supply Range |  | Full | $\pm 2$ | - | $\pm 6$ | V |
| Positive Supply Current, I+ | $\mathrm{V}_{\mathrm{S}}= \pm 5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}+$, Switch On or Off | 25 | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  | Full | -1 | - | 1 | $\mu \mathrm{A}$ |
| Negative Supply Current, I- |  | 25 | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  | Full | -1 | - | 1 | $\mu \mathrm{A}$ |

## NOTES:

6. $\mathrm{V}_{\mathrm{IN}}=$ Input voltage to perform proper function.
7. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
8. Leakage parameter is $100 \%$ tested at high temp, and guaranteed by correlation at $25^{\circ} \mathrm{C}$.
9. Flatness is defined as the delta between the maximum and minimum $R_{\mathrm{ON}}$ values over the specified voltage range.
10. Between any two switches.

Electrical Specifications: 12V Supply Test Conditions: $\mathrm{V}+=+10.8 \mathrm{~V}$ to $+13.2 \mathrm{~V}, \mathrm{~V}-=\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ (Note 6),
Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | TEMP ( ${ }^{\circ} \mathrm{C}$ ) | (NOTE 7) MIN | TYP | (NOTE7) <br> MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Analog Signal Range, $\mathrm{V}_{\text {ANALOG }}$ |  | Full | 0 | - | V+ | V |
| ON Resistance, R ON | $\mathrm{V}+=10.8 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=9 \mathrm{~V},$ <br> See Figure 5 | 25 | - | 50 | 65 | $\Omega$ |
|  |  | Full | - | 60 | 75 | $\Omega$ |
| RoN Matching Between Channels, $\Delta \mathrm{R}_{\mathrm{ON}}$ | $\mathrm{V}+=10.8 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=9 \mathrm{~V}$ | 25 | - | 2 | 2.5 | $\Omega$ |
|  |  | Full | - | - | 5 | $\Omega$ |
| $\mathrm{R}_{\text {ON }}$ Flatness, $\mathrm{R}_{\text {FLAT(ON) }}$ | $\mathrm{V}+=10.8 \mathrm{~V}, \mathrm{I} \mathrm{ICOM}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=3 \mathrm{~V}, 6 \mathrm{~V}, 9 \mathrm{~V} \text {, }$ <br> Note 9 | 25 | - | 8 | 12 | $\Omega$ |
|  |  | Full | - | 9 | 13 | $\Omega$ |
| NO or NC OFF Leakage Current, $\mathrm{I}_{\mathrm{NO}(\mathrm{OFF})}$ or $\mathrm{I}_{\mathrm{NC}}$ (OFF) | $\mathrm{V}+=13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, 10 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=10 \mathrm{~V}, 1 \mathrm{~V} \text {, }$ | 25 | -1 | - | 1 | nA |
|  |  | Full | -5 | - | 5 | nA |
| COM OFF Leakage Current, ${ }^{\text {ICOM (OFF) }}$ | $\mathrm{V}+=13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=10 \mathrm{~V}, 1 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}, 10 \mathrm{~V} \text {, }$ | 25 | -1 | - | 1 | nA |
|  |  | Full | -5 | - | 5 | nA |
| COM ON Leakage Current, ICOM(ON) | $\begin{aligned} & \mathrm{V}_{+}=13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, 10 \mathrm{~V} \text {, or } \mathrm{V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V} \text {, } \\ & 10 \mathrm{~V} \text {, Note } 8 \end{aligned}$ | 25 | -2 | - | 2 | nA |
|  |  | Full | -10 | - | 10 | nA |
| DIGITAL INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Voltage High, $\mathrm{V}_{\text {INH }}$ |  | Full | 3.5 | 3.1 | - | V |
| Input Voltage Low, $\mathrm{V}_{\text {INL }}$ |  | Full | - | - | 0.8 | V |
| Input Current, ${ }_{\text {I }}$ NH, $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}+=13.2 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | Full | -1 | - | 1 | $\mu \mathrm{A}$ |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Turn-ON Time, ton | $\begin{aligned} & \mathrm{V}_{+}=10.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF} \text {, } \\ & \mathrm{V}_{\mathrm{IN}}=0 \text { to } 3.3 \mathrm{~V} \text {, See Figure } 1 \end{aligned}$ | 25 | - | 30 | 70 | ns |
|  |  | Full | - | 34 | 100 | ns |
| Turn-OFF Time, toff | $\begin{aligned} & \mathrm{V}+=10.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{IN}}=0 \text { to } 3.3 \mathrm{~V} \text {, See Figure } 1 \end{aligned}$ | 25 | - | 18 | 50 | ns |
|  |  | Full | - | 20 | 75 | ns |
| Break-Before-Make Time Delay (ISL43142), $t_{D}$ | $\begin{aligned} & \mathrm{V}_{+}=13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=10 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{IN}}=0 \text { to } 3.3 \mathrm{~V} \text {, See Figure } 3 \end{aligned}$ | Full | 0 | 8 | - | ns |

Electrical Specifications: 12V Supply Test Conditions: $\mathrm{V}+=+10.8 \mathrm{~V}$ to $+13.2 \mathrm{~V}, \mathrm{~V}-=\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ (Note 6), Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | TEMP ( ${ }^{\circ} \mathrm{C}$ ) | (NOTE 7) MIN | TYP | (NOTE7) <br> MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Charge Injection, Q | $\mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}, \mathrm{V}_{\mathrm{G}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=0 \Omega$, See Figure 2 | 25 | - | 5 | 15 | pC |
| OFF Isolation | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{f}=100 \mathrm{kHz}$, | 25 | - | >90 | - | dB |
| Crosstalk, Note 10 | $\mathrm{V}_{\text {NO }}$ or $\mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}_{\text {RMS }}$, See Figures 4, 6, and 19 | 25 | - | <-90 | - | dB |
| All Hostile Crosstalk | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}_{\mathrm{RMS}} \text {, See Figure } 19 \end{aligned}$ | 25 | - | -60 | - | dB |
| Power Supply Rejection Ratio | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, See Figure 20 | 25 | - | 60 | - | dB |
| NO or NC OFF Capacitance, C OFF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$, See Figure 7 | 25 | - | 7 | - | pF |
| COM OFF Capacitance, CCOM(OFF) | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$, See Figure 7 | 25 | - | 7 | - | pF |
| COM ON Capacitance, C COM(ON) $^{\text {( }}$ | $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$, See Figure 7 | 25 | - | 14 | - | pF |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Positive Supply Current, I+ | $\mathrm{V}+=13.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}+$, Switch On or Off | 25 | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  | Full | -1 | - | 1 | $\mu \mathrm{A}$ |
| Negative Supply Current, I- |  | 25 | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  | Full | -1 | - | 1 | $\mu \mathrm{A}$ |

Electrical Specifications: 5V Supply
Test Conditions: $\mathrm{V}+=+4.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ (Note 6 ), Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | TEMP ( ${ }^{\circ} \mathrm{C}$ ) | $\begin{gathered} \text { MIN } \\ \text { (NOTE 7) } \end{gathered}$ | TYP | $\begin{array}{c\|} \hline \text { MAX } \\ \text { (NOTE 7) } \end{array}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Analog Signal Range, $\mathrm{V}_{\text {ANALOG }}$ |  | Full | 0 | - | V+ | V |
| ON Resistance, RON | $\mathrm{V}+=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=3.5 \mathrm{~V} \text {, }$ See Figure 5 | 25 | - | 110 | 120 | $\Omega$ |
|  |  | Full | - | - | 150 | $\Omega$ |
| RoN Matching Between Channels, $\Delta \mathrm{R}_{\mathrm{ON}}$ | $\mathrm{V}+=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=3.5 \mathrm{~V}$ | 25 | - | 1.5 | 2 | $\Omega$ |
|  |  | Full | - | - | 5 | $\Omega$ |
| $\mathrm{R}_{\text {ON }}$ Flatness, $\mathrm{R}_{\text {FLAT(ON) }}$ | $\mathrm{V}+=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V} \text { to } 4.5 \mathrm{~V} \text {, }$$\text { Note } 9$ | 25 | - | 12 | 16 | $\Omega$ |
|  |  | Full | - | - | 20 | $\Omega$ |
| NO or NC OFF Leakage Current, ${ }^{I^{\prime}} \mathrm{NO}(\mathrm{OFF})$ or ${ }^{\mathrm{I}} \mathrm{NC}$ (OFF) | $\mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=4.5 \mathrm{~V}, 1 \mathrm{~V}$, Note 8 | 25 | -1 | 0.01 | 1 | nA |
|  |  | Full | -5 | - | 5 | nA |
| COM OFF Leakage Current, ICOM(OFF) | $\mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=4.5 \mathrm{~V}, 1 \mathrm{~V}$, Note 8 | 25 | -1 | 0.01 | 1 | nA |
|  |  | Full | -5 | - | 5 | nA |
| COM ON Leakage Current, ICOM(ON) | $\mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=1 \mathrm{~V}, 4.5 \mathrm{~V}$, Note 8 | 25 | -2 | - | 2 | nA |
|  |  | Full | -10 | - | 10 | nA |
| DIGITAL INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Voltage High, $\mathrm{V}_{\text {INH }}$ |  | Full | 2.4 | 1.6 | - | V |
| Input Voltage Low, $\mathrm{V}_{\text {INL }}$ |  | Full | - | 1.6 | 0.8 | V |
| Input Current, ${ }_{\text {INH, }}$, INL | $\mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | Full | -0.5 | 0.03 | 0.5 | $\mu \mathrm{A}$ |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Turn-ON Time, ton | $\begin{aligned} & \mathrm{V}_{+}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{IN}}=0 \text { to } 3 \mathrm{~V} \text {, See Figure } 1 \end{aligned}$ | 25 | - | 50 | 100 | ns |
|  |  | Full | - | - | 150 | ns |
| Turn-OFF Time, toff | $\begin{aligned} & \mathrm{V}_{+}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{IN}}=0 \text { to } 3 \mathrm{~V} \text {, See Figure } 1 \end{aligned}$ | 25 | - | 20 | 50 | ns |
|  |  | Full | - | - | 75 | ns |
| Break-Before-Make Time Delay (ISL43142), $t_{D}$ | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=3 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{IN}}=0 \text { to } 3 \mathrm{~V} \text {, See Figure } 3 \end{aligned}$ | Full | 10 | 30 | - | ns |
| Charge Injection, Q | $\mathrm{C}_{\mathrm{L}}=1.0 \mathrm{nF}, \mathrm{V}_{\mathrm{G}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=0 \Omega$, See Figure 2 | 25 | - | 1 | 5 | pC |
| OFF Isolation | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{f}=100 \mathrm{kHz}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}_{\mathrm{RMS}} \text {, See Figures } 4,6 \text {, and } 19 \end{aligned}$ | 25 | - | >90 | - | dB |
| Crosstalk, Note 10 |  | 25 | - | <-90 | - | dB |

Electrical Specifications: 5V Supply
Test Conditions: $\mathrm{V}+=+4.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ (Note 6 ), Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | $\begin{aligned} & \text { TEMP } \\ & \left({ }^{\circ} \mathrm{C}\right) \end{aligned}$ | MIN (NOTE 7) | TYP | MAX <br> (NOTE 7) | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| All Hostile Crosstalk | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}_{\mathrm{RMS}} \text {, See Figure } 19 \end{aligned}$ | 25 | - | -60 | - | dB |
| Power Supply Rejection Ratio | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, See Figure 20 | 25 | - | 60 | - | dB |
| NO or NC OFF Capacitance, COFF | $f=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$, See Figure 7 | 25 | - | 7 | - | pF |
| COM OFF Capacitance, COM(OFF) | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$, See Figure 7 | 25 | - | 7 | - | pF |
| COM ON Capacitance, $\mathrm{C}_{\text {COM(ON) }}$ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\mathrm{COM}}=0 \mathrm{~V}$, See Figure 7 | 25 | - | 14 | - | pF |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Positive Supply Current, I+ | $\mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}+$, Switch On or Off | 25 | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  | Full | -1 | - | 1 | $\mu \mathrm{A}$ |
| Negative Supply Current, I- |  | 25 | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  | Full | -1 | - | 1 | $\mu \mathrm{A}$ |

Electrical Specifications: 3V to 3.3V Supply
Test Conditions: $\mathrm{V}+=+2.7 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{~V}-=\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ (Note 6), Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | TEMP <br> ( ${ }^{\circ} \mathrm{C}$ ) | MIN (NOTE 7) | TYP | $\begin{array}{c\|} \hline \text { MAX } \\ \text { (NOTE 7) } \end{array}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Analog Signal Range, $\mathrm{V}_{\text {ANALOG }}$ |  | Full | 0 | - | V+ | V |
| ON Resistance, R ON | $\mathrm{V}+=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V},$ See Figure 5 | 25 | - | 200 | 250 | $\Omega$ |
|  |  | Full | - | - | 270 | $\Omega$ |
| $R_{\text {ON }}$ Matching Between Channels, $\Delta \mathrm{R}_{\mathrm{ON}}$ | $\mathrm{V}+=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}$ | 25 | - | 2 | 4 | $\Omega$ |
|  |  | Full | - | - | 6 | $\Omega$ |
| RON Flatness, R ${ }_{\text {FLAT(ON) }}$ | $\mathrm{V}+=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{COM}}=1.0 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=0.5 \mathrm{~V} \text { to } 1.5 \mathrm{~V} \text {, }$ Note 9 | 25 | - | 80 | 100 | $\Omega$ |
|  |  | Full | - | - | 120 | $\Omega$ |
| NO or NC OFF Leakage Current, ${ }^{l^{\prime} \mathrm{NO}(\mathrm{OFF})}$ or ${ }^{\mathrm{I}} \mathrm{NC}$ (OFF) | $\mathrm{V}+=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, 2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=2.6 \mathrm{~V}, 1 \mathrm{~V} \text {, }$ Note 8 | 25 | -1 | 0.01 | 1 | nA |
|  |  | Full | -5 | - | 5 | nA |
| COM OFF Leakage Current, ICOM(OFF) | $\begin{aligned} & \mathrm{V}_{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1 \mathrm{~V}, 2.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=2.6 \mathrm{~V}, 1 \mathrm{~V} \text {, } \\ & \text { Note } 8 \end{aligned}$ | 25 | -1 | 0.01 | 1 | nA |
|  |  | Full | -5 | - | 5 | nA |
| COM ON Leakage Current, ICOM(ON) | $\mathrm{V}+=3.6 \mathrm{~V}, \mathrm{~V}_{\text {COM }}=1 \mathrm{~V}, 2.6 \mathrm{~V}$, Note 8 | 25 | -2 | - | 2 | nA |
|  |  | Full | -10 | - | 10 | nA |
| DIGITAL INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Voltage High, $\mathrm{V}_{\text {INH }}$ |  | Full | 2.4 | 1.6 | - | V |
| Input Voltage Low, $\mathrm{V}_{\text {INL }}$ |  | Full | - | 1.6 | 0.8 | V |
| Input Current, ${ }_{\text {INH, }}$, $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}+=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}_{+}$ | Full | -0.5 | 0.03 | 0.5 | $\mu \mathrm{A}$ |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |
| Turn-ON Time, ton | $\begin{aligned} & \mathrm{V}_{+}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{IN}}=0 \text { to } \mathrm{V}+\text {, See Figure } 1 \end{aligned}$ | 25 | - | 120 | 180 | ns |
|  |  | Full | - | - | 220 | ns |
| Turn-OFF Time, tofF | $\mathrm{V}+=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF},$ $\mathrm{V}_{\mathrm{IN}}=0$ to $\mathrm{V}+$, See Figure 1 | 25 | - | 25 | 45 | ns |
|  |  | Full | - | - | 60 | ns |
| Break-Before-Make Time Delay (ISL43142), $t_{D}$ | $\begin{aligned} & \mathrm{V}_{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{IN}}=0 \text { to } 3 \mathrm{~V} \text {, See Figure } 3 \end{aligned}$ | 25 | 15 | 50 | - | ns |
| Charge Injection, Q | $\mathrm{C}_{\mathrm{L}}=1.0 n \mathrm{~F}, \mathrm{~V}_{\mathrm{G}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{G}}=0 \Omega$, See Figure 2 | 25 | - | 0.5 | 5 | pC |
| OFF Isolation | $R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \mathrm{f}=100 \mathrm{kHz},$ <br> $\mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}_{\mathrm{RMS}}$, See Figures 4, 6, and 19 | 25 | - | >90 | - | dB |
| Crosstalk, Note 10 |  | 25 | - | <-90 | - | dB |
| All Hostile Crosstalk | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { or } \mathrm{V}_{\mathrm{NC}}=1 \mathrm{~V}_{\mathrm{RMS}} \text {, See Figure } 19 \end{aligned}$ | 25 | - | -60 | - | dB |
| Power Supply Rejection Ratio | $\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{f}=1 \mathrm{MHz}$, See Figure 20 | 25 | - | 60 | - | dB |

## Electrical Specifications: 3V to 3.3V Supply

Test Conditions: $\mathrm{V}+=+2.7 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{~V}-=\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{INH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{INL}}=0.8 \mathrm{~V}$ (Note 6), Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | TEMP <br> ( ${ }^{\circ} \mathrm{C}$ ) | $\begin{gathered} \text { MIN } \\ \text { (NOTE 7) } \end{gathered}$ | TYP | $\begin{aligned} & \text { MAX } \\ & \text { (NOTE 7) } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NO or NC OFF Capacitance, C CoFF | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$, See Figure 7 | 25 | - | 7 | - | pF |
| COM OFF Capacitance, CCOM(OFF) | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\text {COM }}=0 \mathrm{~V}$, See Figure 7 | 25 | - | 7 | - | pF |
| COM ON Capacitance, $\mathrm{C}_{\text {COM(ON) }}$ | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{NO}}$ or $\mathrm{V}_{\mathrm{NC}}=\mathrm{V}_{\mathrm{COM}}=0 \mathrm{~V}$, See Figure 7 | 25 | - | 14 | - | pF |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Positive Supply Current, I+ | $\mathrm{V}+=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ or $\mathrm{V}+$, Switch On or Off | 25 | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  | Full | -1 | - | 1 | $\mu \mathrm{A}$ |
| Negative Supply Current, I- |  | 25 | -1 | 0.05 | 1 | $\mu \mathrm{A}$ |
|  |  | Full | -1 | - | 1 | $\mu \mathrm{A}$ |

Test Circuits and Waveforms


Logic input waveform is inverted for switches that have the opposite logic sense.


Repeat test for all switches. $C_{L}$ includes fixture and stray capacitance.

$$
\mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{(\mathrm{NO} \text { or } \mathrm{NC})} \frac{R_{\mathrm{L}}}{R_{\mathrm{L}}+R_{(\mathrm{ON})}}
$$

FIGURE 1B. TEST CIRCUIT

FIGURE 1A. MEASUREMENT POINTS
FIGURE 1. SWITCHING TIMES


Logic input waveform is inverted for switches that have the opposite logic sense.

FIGURE 2A. MEASUREMENT POINTS


Repeat test for all switches. $C_{L}$ includes fixture and stray capacitance.

FIGURE 2B. TEST CIRCUIT

FIGURE 2. CHARGE INJECTION

## Test Circuits and Waveforms (Continued)


$C_{L}$ includes fixture and stray capacitance.
Reconfigure accordingly to test SW3 and SW4.
FIGURE 3B. TEST CIRCUIT
FIGURE 3A. MEASUREMENT POINTS
FIGURE 3. BREAK-BEFORE-MAKE TIME (ISL43142 ONLY)


Repeat test for all switches.
FIGURE 4. OFF ISOLATION TEST CIRCUIT


FIGURE 6. CROSSTALK TEST CIRCUIT


Repeat test for all switches.
FIGURE 5. RON TEST CIRCUIT


FIGURE 7. CAPACITANCE TEST CIRCUIT

## Detailed Description

The ISL43140-ISL43142 quad analog switches offer precise switching capability from a bipolar $\pm 2 \mathrm{~V}$ to $\pm 6 \mathrm{~V}$ or a single 2 V to 12 V supply with low on-resistance ( $50 \Omega$ ) and high speed switching ( $\mathrm{t}_{\mathrm{ON}}=40 \mathrm{~ns}$, toff $=15 \mathrm{~ns}$ ). The devices are especially well suited to portable battery powered equipment thanks to the low operating supply voltage ( 2 V ), low power consumption ( $1 \mu \mathrm{~W}$ ), low leakage currents (1nA max), and the tiny QFN packaging. High frequency applications also benefit from the wide bandwidth, and the very high off isolation and crosstalk rejection.

## Supply Sequencing And Overvoltage Protection

With any CMOS device, proper power supply sequencing is required to protect the device from excessive input currents which might permanently damage the IC. All I/O pins contain ESD protection diodes from the pin to $\mathrm{V}+$ and to V - (see Figure 8). To prevent forward biasing these diodes, $\mathrm{V}+$ and V - must be applied before any input signals, and input signal voltages must remain between $\mathrm{V}+$ and V -. If these conditions cannot be guaranteed, then one of the following two protection methods should be employed.

Logic inputs can easily be protected by adding a $1 \mathrm{k} \Omega$ resistor in series with the input (see Figure 8). The resistor limits the input current below the threshold that produces permanent damage, and the sub-microamp input current produces an insignificant voltage drop during normal operation.

Adding a series resistor to the switch input defeats the purpose of using a low RON switch, so two small signal diodes can be added in series with the supply pins to provide overvoltage protection for all pins (see Figure 8). These additional diodes limit the analog signal from 1 V below $\mathrm{V}+$ to 1 V above V -. The low leakage current performance is unaffected by this approach, but the switch resistance may increase, especially at low supply voltages.


FIGURE 8. OVERVOLTAGE PROTECTION

## Power-Supply Considerations

The ISL4314X construction is typical of most CMOS analog switches, in that they have three supply pins: $\mathrm{V}+$, $\mathrm{V}-$, and GND. V+ and V- drive the internal CMOS switches and set their analog voltage limits, so there are no connections between the analog signal path and GND. Unlike switches with a 13 V maximum supply voltage, the ISL4314X 15V maximum supply voltage provides plenty of room for the $10 \%$ tolerance of 12 V supplies ( $\pm 6 \mathrm{~V}$ or 12 V single supply), as well as room for overshoot and noise spikes.

This family of switches performs equally well when operated with bipolar or single voltage supplies. The addition of the GND pin allows for asymmetrical bipolar supplies (e.g. +5 V and 3 V ). The minimum recommended supply voltage is 2 V or $\pm 2 \mathrm{~V}$. It is important to note that the input signal range, switching times, and on-resistance degrade at lower supply voltages. Refer to the electrical specification tables and Typical Performance Curves for details.

V+ and GND power the internal logic (thus setting the digital switching point) and level shifters. The level shifters convert the logic levels to switched $V+$ and $V$ - signals to drive the analog switch gate terminals, so switch parameters - especially $\mathrm{R}_{\mathrm{ON}}$ - are strongly influenced by V -.

## Logic-Level Thresholds

V+ and GND power the internal logic stages, so V - has no affect on logic thresholds. This switch family is TTL compatible ( 0.8 V and 2.4 V ) over a $\mathrm{V}+$ supply range of 2.5 V to 10 V (see Figure 17). At 12 V the $\mathrm{V}_{\mathrm{IH}}$ level is about 2.7 V , so for best results use a logic family the provides a $\mathrm{V}_{\mathrm{OH}}$ greater than 3 V .

The digital input stages draw supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation.

## High-Frequency Performance

In $50 \Omega$ systems, signal response is reasonably flat even past 100 MHz (see Figure 18). Figure 18 also illustrates that the frequency response is very consistent over a wide $\mathrm{V}+$ range, and for varying analog signal levels.

An off switch acts like a capacitor and passes higher frequencies with less attenuation, resulting in signal feedthrough from a switch's input to its output. Off Isolation is the resistance to this feedthrough, while Crosstalk indicates the amount of feedthrough from one switch to another. Figure 19 details the high Off Isolation and Crosstalk rejection provided by this family. At 10 MHz , off isolation is about 50 dB in $50 \Omega$ systems, decreasing approximately 20 dB per decade as frequency increases. Higher load impedances decrease Off Isolation and Crosstalk rejection due to the voltage divider action of the switch OFF impedance and the load impedance.

## Leakage Considerations

Reverse ESD protection diodes are internally connected between each analog-signal pin and both $\mathrm{V}+$ and V -. One of these diodes conducts if any analog signal exceeds $\mathrm{V}+$ or V -.
Virtually all the analog leakage current comes from the ESD diodes to V+ or V-. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or Vand the analog signal. This means their leakages will vary as
the signal varies. The difference in the two diode leakages to the $V+$ and $V$ - pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity. There is no connection between the analog signal paths and GND.

Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified


FIGURE 9. ON RESISTANCE vs POSITIVE SUPPLY VOLTAGE


FIGURE 11. ON RESISTANCE vs SWITCH VOLTAGE


FIGURE 10. ON RESISTANCE vs SWITCH VOLTAGE


FIGURE 12. CHARGE INJECTION vs SWITCH VOLTAGE

Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)


FIGURE 13. TURN - ON TIME vs POSITIVE SUPPLY VOLTAGE


FIGURE 15. TURN - ON TIME vs POSITIVE SUPPLY VOLTAGE


FIGURE 17. DIGITAL SWITCHING POINT vs POSITIVE SUPPLY VOLTAGE


FIGURE 14. TURN - OFF TIME vs POSITIVE SUPPLY VOLTAGE


FIGURE 16. TURN - OFF TIME vs POSITIVE SUPPLY VOLTAGE


FIGURE 18. FREQUENCY RESPONSE

Typical Performance Curves $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)


FIGURE 19. CROSSTALK AND OFF ISOLATION


FIGURE 20. $\pm$ PSRR vs FREQUENCY

## Die Characteristics

## SUBSTRATE POTENTIAL (POWERED UP):

V-

## TRANSISTOR COUNT:

ISL43140: 188
ISL43141: 188
ISL43142: 188

## PROCESS:

Si Gate CMOS

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to the web to make sure that you have the latest revision.

| DATE | REVISION |  |
| :---: | :---: | :--- |
| August 24, 2015 | FN6032.2 | Updated Ordering Information table on page 3. <br> Added Revision History and About Intersil sections. <br> Updated Package Outline Drawing (POD) M16.173 to the latest revision. <br> -Revision 1 to Revision 2 changes - Converted to new POD format by moving dimensions from table onto <br> drawing and adding land pattern. No dimension changes. <br> Updated POD L16.3X3 to the latest revision. <br> -Revision 1 to Revision 2 changes - Converted to new QFN template. |

## About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.
You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.
Reliability reports are also available from our website at www.intersil.com/support
© Copyright Intersil Americas LLC 2002-2015. All Rights Reserved.
All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html
Intersil products are manufactured, assembled and tested utilizing IS09001 quality systems as noted
in the quality certifications found at www.intersil.com/en/support/qualandreliability.html
Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

## Small Outline Plastic Packages (SOIC)



NOTES:

1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed $0.15 \mathrm{~mm}(0.006$ inch) per side.
4. Dimension " $E$ " does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25 mm ( 0.010 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. " L " is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. The lead width " $B$ ", as measured 0.36 mm ( 0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61 mm ( 0.024 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M16.15 (JEDEC MS-012-AC ISSUE C) 16 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.0532 | 0.0688 | 1.35 | 1.75 | - |
| A1 | 0.0040 | 0.0098 | 0.10 | 0.25 | - |
| B | 0.013 | 0.020 | 0.33 | 0.51 | 9 |
| C | 0.0075 | 0.0098 | 0.19 | 0.25 | - |
| D | 0.3859 | 0.3937 | 9.80 | 10.00 | 3 |
| E | 0.1497 | 0.1574 | 3.80 | 4.00 | 4 |
| e | 0.050 BSC |  | 1.27 |  | BSC |
| H | 0.2284 | 0.2440 | 5.80 | 6.20 | - |
| h | 0.0099 | 0.0196 | 0.25 | 0.50 | 5 |
| L | 0.016 | 0.050 | 0.40 | 1.27 | 6 |
| N | 16 |  |  | 16 |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ | - |

Rev. 1 6/05

## Package Outline Drawing

## M16.173

16 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP)
Rev 2, 5/10




SIDE VIEW



TYPICAL RECOMMENDED LAND PATTERN

NOTES:

1. Dimension does not include mold flash, protrusions or gate burrs.

Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.
3. Dimensions are measured at datum plane $H$.
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Dimension does not include dambar protrusion. Allowable protrusion shall be 0.08 mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07 mm .
6. Dimension in () are for reference only.
7. Conforms to JEDEC MO-153.

Package Outline Drawing

## L16.3x3

16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 2, 4/07


$\underline{\underline{\text { DETAIL "X" }}}$

NOTES:

1. Dimensions are in millimeters.

Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal $\pm 0.05$
4. Dimension $b$ applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 indentifier may be either a mold or mark feature.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analog Switch ICs category:
Click to view products by Renesas manufacturer:

Other Similar products are found below :
DG9233EDY-GE3 NLAS4684FCTCG NLAS5223BLMNR2G NLV74HC4066ADR2G MC74HC4067ADTG NCN2612BMTTWG NLX2G66DMUTCG NS5A4684SMNTAG 732480R 733995E 425541DB 425528R 099044FB FSA221UMX MAX4888ETI+T MAX4968CEXB+ MAX4760EWX+T NLAS3799BMNR2G NLAS5123MNR2G NLAS5213AMUTAG NLAS7222AMTR2G NLAS5213AUSG MAX14807ECB+ MAX4968ECM+ NLV14066BDG LC78615E-01US-H PI5A4599BCEX PI5A3157BZUEX NLAS4717EPFCT1G PI5A3167CCEX MAX4744ELB+T MAX4802ACXZ+ SLAS3158MNR2G PI5A3157BC6EX PI5A392AQE MAX4744HELB+T PI5A4157ZUEX MC74HC4067ADTR2G PI5A4158ZAEX PI5A3166TAEX MAX4901EBL+T MAX14510EEVB+T PI3A3899ZTEX MAX4996ETG+T MAX4889AETO+T MAX14508EEVB+T MAX4701ETE+T MAX4996LETG+T NLX2G66FCTAG TMUX136RSER

