

DATASHEET

ISL71444M

19MHz 40V Quad Rail-to-Rail Input-Output, Low-Power Operational Amplifiers

FN8892 Rev.0.00 Jun 6, 2017

The <u>ISL71444M</u> features four radiation tolerant, low-power amplifiers optimized to provide maximum dynamic range. These op amps feature a unique combination of rail-to-rail operation on the input and output as well as a slew enhanced front-end that provides ultra fast slew rates positively proportional to a given step size. They also offer lowpower, low-offset voltage, and low temperature drift, making it ideal for applications requiring both high DC accuracy and AC performance.

Features

- Unity gain stable with wide gain-bandwidth product: 19MHz
- Wide single and dual supply range: 2.7V to 40V max
- Low input offset voltage: $400\mu V$
- Low current consumption (per amplifier): 1.1mA, typ
- High large signal slew rate: $60V/\mu s$
- Operating temperature range: -55°C to +125°C
- 14 Ld TSSOP with NiPdAu lead finish
- Characterized radiation level
 - Low Dose Rate (<10mrad(Si)): 30krad(Si)
 - Single Event Effects (LET): 43 MeV•cm²/mg

Applications

- Low Earth Orbit applications
- High altitude avionics
- Precision instruments
- Data acquisition
- Power supply control

Related Literature

- For a full list of related documents, visit our website.
 - <u>ISL71444M</u> product page



Typical Application: Single-Supply, High-Side Current Sense Amplifier







1. Overview

1.1 Ordering Information

Part Number (<u>Notes 1, 2, 3</u>)	Part Marking	Temp Range (°C)	Package (RoHS Compliant)	Pkg. Dwg. #
ISL71444MVZ	71444 MVZ	-55 to +125	14 Ld TSSOP	M14.173
ISL71444MEVAL1Z	Evaluation Board			

Notes:

1. Add "-T" suffix for 2.5k unit or "-T7A" suffix for 250 unit tape and reel options. Refer to <u>TB347</u> for details on reel specifications.

These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach
materials and NiPdAu-Ag plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free
soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed
the Pb-free requirements of IPC/JEDEC J STD-020.

For Moisture Sensitivity Level (MSL), see the product information page for the <u>ISL71444M</u>. For more information on MSL, see <u>TB363</u>.

1.2 Pin Configuration





1.3 Pin Descriptions

Pin Number	Pin Name	Equivalent ESD Circuit	Description
1	OUTA	Circuit 2	Amplifier A output
2	-INA	Circuit 1	Amplifier A inverting input
3	+INA	Circuit 1	Amplifier A non-inverting input
4	V+	Circuit 3	Positive power supply
5	+INB	Circuit 1	Amplifier B non-inverting input
6	-INB	Circuit 1	Amplifier B inverting input
7	OUTB	Circuit 2	Amplifier B output
8	OUTC	Circuit 2	Amplifier C output
9	-INC	Circuit 1	Amplifier C inverting input
10	+INC	Circuit 1	Amplifier C non-inverting input
11	V-	Circuit 3	Negative power supply
12	+IND	Circuit 1	Amplifier D non-inverting input
13	-IND	Circuit 1	Amplifier D inverting input
14	OUTD	Circuit 2	Amplifier D output
	V ⁺ 600Ω × IN+ × V ⁻	···↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	V ⁺ D CAPACITIVELY TRIGGERED ESD CLAMP V ⁻ D CIRCUIT 3



2. **Specifications**

Absolute Maximum Ratings 2.1

Parameter	Minimum	Maximum	Unit
Maximum Supply Voltage		42	V
Maximum Differential Input Current		20	mA
Maximum Differential Input Voltage	42 or V⁻ - 0.5	V ⁺ +0.5	V
Min/Max Input Voltage	42 or V⁻ - 0.5	V ⁺ +0.5	V
Max/Min Input Current for Input Voltage >V ⁺ or <v<sup>-</v<sup>		±20	mA
ESD Rating	Va	lue	Unit
Human Body Model (Tested per JS-001-2014)	7	7	kV
Machine Model (Tested per JESD22-A115C)	40	00	V
Charged Device Model (Tested per JS-002-2014)	2	2	kV
Latch-Up (Tested per JESD78E; Class 2, Level A), at +125°C	10	00	mA

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

2.2 **Thermal Information**

Thermal Resistance (Typical)	θ _{JA} (°C/W)	θ _{JC} (°C/W)
14 Ld TSSOP Package (Notes 4, 5)	92	30

Notes:

4. θ_{JA} is measured in free air with the component mounted on a high-effective thermal conductivity test board. See <u>TB379</u>. 5. For θ_{JC} , the "case temp" location is the top center.

Parameter	Minimum	Maximum	Unit	
Storage Temperature Range	-65	+150	°C	
Pb-Free Reflow Profile		see <u>TB493</u>		

2.3 **Recommended Operation Conditions**

Parameter	Minimum	Maximum	Unit
Ambient Operating Temperature Range	-55	+125	°C
Maximum Operating Junction Temperature		+150	°C
Single Supply Voltage	3 ±10%	36 ±10%	V
Split Rail Supply Voltage	±1.5 ±10%	±18 ±10%	V



2.4 Electrical Specifications

2.4.1 V_S = ±18V

 $V_{CM} = V_O = 0V$, $R_L = Open$, $T_A = +25^{\circ}C$, unless otherwise noted. Boldface limits apply across the operating temperature range, -55°C to +125°C.

Parameter	Symbol	Test Conditions	Min <u>(Note 6)</u>	Тур	Max <u>(Note 6)</u>	Unit
Offset Voltage	V _{OS}	V _{CM} = 0V	-400	100	400	μV
		V _{CM} = V ⁺ to V ⁻	-500	130	500	μV
Offset Voltage Temperature Coefficient	TCV _{OS}	$V_{CM} = V^+ - 2V$ to $V^- + 2V$	-	0.5	-	µV/°C
Input Offset Channel-to-Channel	ΔV_{OS}	$V_{CM} = V^+$	-800	150	800	μV
Match		V _{CM} = V ⁻	-800	170	800	μV
Input Bias Current	I _B	$V_{CM} = 0V$	-	200	500	nA
		$V_{CM} = V^+$	-	174	500	nA
		V _{CM} = V ⁻	-	268	650	nA
		V _{CM} = V ⁺ - 0.5V	-	174	500	nA
		$V_{CM} = V^- + 0.5V$	-	268	650	nA
Input Offset Current	I _{OS}	$V_{CM} = V^+$ to V^-	-30	3	30	nA
			-50	-	50	nA
Common-Mode Input Voltage Range	V _{CMIR}		V-	-	V+	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = V^{-}$ to V^{+}	70	113	-	dB
		$V_{CM} = V^+ - 0.5V$ to $V^- + 0.5V$	80	113	-	dB
Power Supply Rejection Ratio	PSRR	V ⁻ = -18V; V ⁺ = 0.5V to 18V V ⁺ = 18V; V ⁻ = -0.5V to -18V	83	130	-	dB
Open-Loop Gain	A _{VOL}	$R_L = 10k\Omega$ to ground	90	130	-	dB
Output Voltage High (V_{OUT} to V^+)	V _{OH}	R _L = No load	-	25	160	mV
		$R_L = 10k\Omega$	-	75	175	mV
Output Voltage Low (V _{OUT} to V ⁻)	V _{OL}	R _L = No load	-	22	160	mV
		$R_L = 10k\Omega$	-	65	175	mV
Output Short-Circuit Current	I _{SRC}	Sourcing; V _{IN} = 0V, V _{OUT} = -18V	10	56	-	mA
Output Short-Circuit Current	I _{SNK}	Sinking; V _{IN} = 0V, V _{OUT} = +18V	10	56	-	mA
Supply Current/Amplifier	۱ _S	Unity gain	-	1.5	2.8	mA
AC Specifications					I	
Gain-Bandwidth Product	GBW	A _{CL} = 101, R _L = 10k	-	19	-	MHz
Voltage Noise Density	e _n	f = 10kHz	-	11.3	-	nV/√Hz
Current Noise Density	i _n	f = 10kHz	-	0.312	-	pA/√Hz
Large Signal Slew Rate	SR	$A_V = 1, R_L = 10k\Omega, V_O = 10V_{P-P}$	60	180	-	V/µs



2.4.2 V_S = ±2.5V

 $V_{CM} = V_O = 0V$, $R_L = Open$, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply across the operating temperature range, -55°C to +125°C.

Description	Parameter	Test Conditions	Min <u>(Note 6)</u>	Тур	Max <u>(Note 6)</u>	Unit
Offset Voltage	V _{OS}	V _{CM} = 0V	-400	100	400	μV
		V _{CM} = V ⁺ to V ⁻	500	130	500	μV
Offset Voltage Temperature Coefficient	TCV _{OS}	$V_{CM} = V^+ - 2V$ to $V^- + 2V$	-	0.5	-	µV/°C
Input Offset Channel-to-Channel	ΔV_{OS}	V _{CM} = V ⁺	-800	150	800	μV
Match		V _{CM} = V ⁻	-800	180	800	μV
Input Bias Current	Ι _Β	V _{CM} = 0V	-	211	400	nA
		V _{CM} = V ⁺	-	157	400	nA
		V _{CM} = V ⁻	-	235	580	nA
		V _{CM} = V ⁺ - 0.5V	-	157	400	nA
		V _{CM} = V ⁻ + 0.5V	-	235	580	nA
Input Offset Current	I _{OS}	$V_{CM} = V^+$ to V^-	-30	3	30	nA
			-50	-	50	nA
Common-Mode Input Voltage Range	V _{CMIR}		V-	-	V+	V
Common-Mode Rejection Ratio	CMRR	$V_{CM} = V^{-}$ to V^{+}	70	95	-	dB
		$V_{CM} = V^+ - 0.5V$ to $V^- + 0.5V$	74	93	-	dB
Power Supply Rejection Ratio	PSRR	V ⁻ = -2.5V; V ⁺ = 0.5V to 2.5V V ⁺ = 2.5V; V ⁻ = -0.5V to -2.5V $T_A=25^{\circ}C$, 125°C	80	125	-	dB
		$V^- = -2.5V; V^+ = 0.5V \text{ to } 2.5V$ $V^+ = 2.5V; V^- = -0.5V \text{ to } -2.5V$ $T_A = -55^{\circ}C$	70	97	-	dB
Open-Loop Gain	A _{VOL}	$R_L = 10k\Omega$ to ground	90	120	-	dB
Output Voltage High (V_{OUT} to V^+)	V _{OH}	R _L = No load	-	14	85	mV
		$R_L = 10k\Omega$	-	23	105	mV
		R _L = 600Ω	-	230	400	mV
Output Voltage Low (V _{OUT} to V ⁻)	V _{OL}	R _L = No load	-	10	85	mV
		$R_L = 10k\Omega$	-	18	105	mV
		R _L = 600Ω	-	200	400	mV
Supply Current/Amplifier	۱ _S	Unity gain	-	1.1	2.0	mA
AC Specifications			1			
Gain-Bandwidth Product	GBW	A _{CL} = 101, R _L = 10k	-	17	-	MHz
Voltage Noise Density	e _n	f = 10kHz	-	12.3	-	nV/√Hz
Current Noise Density	i _n	f = 10kHz	-	0.313		pA/√Hz
Large Signal Slew Rate	SR	$A_V = 1, R_L = 10k\Omega, V_O = 3V_{P-P}$	-	60	-	V/µs



2.4.3 V_S = ±1.5V

 $V_{CM} = V_O = 0V$, $R_L = Open$, $T_A = +25$ °C, unless otherwise noted. Boldface limits apply across the operating temperature range, -55°C to +125°C.

DESCRIPTION	PARAMETER	TEST CONDITIONS	MIN <u>(Note 6)</u>	ТҮР	MAX (Note 6)	UNIT
Offset Voltage	V _{OS}	V _{CM} = 0V	-400	100	400	μV
		$V_{CM} = V^+$ to V-	-500	130	500	μV
Input Offset Channel-to-Channel	ΔV _{OS}	V _{CM} = V ⁺	-800	150	800	μV
Match		V _{CM} = V-	-800	180	800	μV
Input Bias Current	IB	V _{CM} = 0V	-	176	375	nA
		V _{CM} = V ⁺	-	155	375	nA
		V _{CM} = V ⁻	-	232	565	nA
		V _{CM} = V ⁺ - 0.5V	-	155	375	nA
		V _{CM} = V ⁻ + 0.5V	-	232	565	nA
Input Offset Current	I _{OS}	$V_{CM} = V^+$ to V^-	-30	3	30	nA
			-50	-	50	nA
Common-Mode Input Voltage Range	V _{CMIR}		V-		V+	V
Output Voltage High (V _{OUT} to V ⁺)	V _{OH}	R _L = No load	-	19	50	mV
		R _L = 10kΩ	-	19	70	mV
Output Voltage Low (V _{OUT} to V ⁻)	V _{OL}	R _L = No load	-	14	50	mV
		R _L = 10kΩ	-	14	70	mV
Supply Current/Amplifier	۱ _S	Unity Gain	-	1.1	2.0	mA
AC Specifications	<u></u>	<u> </u>				
Gain-Bandwidth Product	GBW	A _{CL} = 101, R _L = 10k	-	16	-	MHz
Voltage Noise Density	e _n	f = 10kHz	-	12	-	nV/√Hz
Current Noise Density	i _n	f = 10kHz	-	0.312	-	pA/√Hz

Note:

6. Compliance to datasheet limits is assured by one or more methods: production test, characterization, and/or design.



3. Typical Performance Curves

Unless otherwise specified, V_S \pm 18V, V_{CM} = 0, V_O = 0V, T_A = +25°C.



Figure 1. Offset Voltage vs Common-Mode Voltage



Figure 3. I_{BIAS} vs Temperature (V_S = ±18V)



Figure 2. I_{BIAS} vs Common-Mode Voltage



Figure 4. I_{BIAS} vs Temperature (V_S = ± 2.5 V)



Figure 5. I_{BIAS} vs Temperature (V_S = ±1.5V)





FN8892 Rev.0.00 Jun 6, 2017





Unless otherwise specified, V_S \pm 18V, V_{CM} = 0, V_O = 0V, T_A = +25°C. (Continued)

Figure 7. I_{OS} vs Temperature (V_S = ±2.5V)



Figure 8. I_{OS} vs Temperature (V_S = ±1.5V)



Figure 9. V_{OS} vs Temperature (V_S = ±18V)







Figure 11. V_{OS} vs Temperature ($V_S = \pm 1.5V$)



Figure 12. ${\rm A}_{\rm VOL}$ vs Temperature vs Supply Voltage











Figure 15. PSRR+ vs Temperature vs Supply Voltage



Figure 17. CMRR vs Temperature vs Supply Voltage



Figure 14. Positive Supply Current vs Supply Voltage



Figure 16. PSRR- vs Temperature vs Supply Voltage













Figure 21. (V_S = ±18V) V_{OH} vs Temperature



Figure 23. (V_S = \pm 2.5V) V_{OL} vs Temperature



Figure 20. (V_S = \pm 2.5V) V_{OH} vs Temperature



Figure 22. (V_S = \pm 1.5V) V_{OL} vs Temperature





























Resistance (R_F)









Figure 37. Unity Gain Response vs Load Capacitance





Figure 39. Crosstalk Rejection



Figure 40. Slew Rate vs Step Size vs Temperature $(V_S = \pm 1.5V)$









Unless otherwise specified, $V_{S} \pm 18V$, $V_{CM} = 0$, $V_{O} = 0V$, $T_{A} = +25^{\circ}C$. (Continued)

Unless otherwise specified, V_S \pm 18V, V_{CM} = 0, V_O = 0V, T_A = +25°C. (Continued)





Figure 43. Saturation Recovery (V_S = ±18V)





Figure 45. Saturation Recovery (V_S = ±2.5V)



Figure 46. Overshoot (%) vs Load Capacitance



Figure 47. Input Overdrive Response



4. Applications Information

4.1 Functional Description

The ISL71444M contains four high-speed and low-power op amps designed to take advantage of its full dynamic input and output voltage range with rail-to-rail operation. By offering low power, low offset voltage, and low temperature drift coupled with its high bandwidth and enhanced slew rates upwards of $50V/\mu$ s, these op amps are ideal for applications requiring both high DC accuracy and AC performance. The ISL71444M is manufactured in Intersil's PR40 silicon-on-insulator process, which makes this device immune to single event latch-up and provides excellent radiation tolerance. This makes it the ideal choice for high reliability applications in harsh radiation-prone environments.

4.2 Operating Voltage Range

This device is designed to operate with a split supply rail from ± 1.35 V to ± 20 V or a single supply rail from 2.7V to 40V. The ISL71444M is fully characterized in production for supply rails of 5V (± 2.5 V) and 36V (± 18 V). The power supply rejection ratio is typically 120dB over the full operating voltage range. The worst case common-mode rejection ratio across temperature is within 1.5V to 2V of each rail. When VCM is inside that range, the CMRR performance is typically >110dB with a ± 18 V supply. The minimum CMRR performance across the -55°C to +125°C temperature range and radiation is >70dB over the full common-mode input range for power supply voltages from ± 2.5 V (5V) to ± 18 V (36V).

4.3 Input Performance

The slew enhanced front-end is a block that is placed in parallel with the main input stage and functions based on the input differential.

4.4 Input ESD Diode Protection

The input terminals (IN+ and IN-) have internal ESD protection diodes to the positive and negative supply rails, series-connected 600Ω current limiting resistors, and an anti-parallel diode pair across the inputs.



Figure 48. Input ESD Diode Current Limiting, Unity Gain

4.5 Output Short-Circuit Current Limiting

The output current limit has a worst case minimum limit of \pm 8mA but may reach as high as \pm 100mA. The op amp can withstand a short-circuit to either rail for a short duration (<1s) as long as the maximum operating junction temperature is not violated. This applies to only one amplifier at a given time. Continued use of the device in these conditions may degrade the long-term reliability of the part and is not recommended. Figure 18 on page 10 shows the typical short-circuit currents that can be expected. The ISL71444M's current limiting circuitry will automatically lower the current limit of the device if short-circuit conditions carry on for extended periods of times. This protects the device from malfunction, however, extended operation in this mode will degrade the output rail-to-rail performance by increasing the V_{OH}/V_{OL} levels.



4.6 Output Phase Reversal

Output phase reversal is a change of polarity in the amplifier transfer function when the input voltage exceeds the supply voltage. The ISL71444M is immune to output phase reversal, even when the input voltage is 1V beyond the supplies. This is illustrated in Figure 47 on page 15.

4.7 Power Dissipation

It is possible to exceed the $+150^{\circ}$ C maximum junction temperatures under certain load and power supply conditions. It is therefore important to calculate the maximum junction temperature (T_{JMAX}) for all applications to determine if power supply voltages or load conditions need to be modified to remain in the safe operating area. These parameters are related using (EQ. 1):

$$T_{JMAX} = T_{AMAX} + \theta_{JA} \times PD_{MAXTOTAL}$$
(EQ. 1)

where:

- $P_{DMAXTOTAL}$ is the sum of the maximum power dissipation of each amplifier in the package (PD_{MAX})
- PD_{MAX} for each amplifier can be calculated using (EQ. 2):

$$PD_{MAX} = V_S \times I_{qMAX} + (V_S - V_{OUTMAX}) \times \frac{V_{OUTMAX}}{R_L}$$
(EQ. 2)

where:

- T_{AMAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- PD_{MAX} = Maximum power dissipation of 1 amplifier
- V_S = Total supply voltage
- I_{aMAX} = Maximum quiescent supply current of 1 amplifier
- V_{OUTMAX} = Maximum output voltage swing of the application

4.8 Unused Channel Configuration

The ISL71444M is a quad op amp. If the application does not require the use of all four op amps, the user must configure the unused channels to prevent them from oscillating. Any unused channels will oscillate if the input and output pins are floating. This results in higher than expected supply currents and possible noise injection into any of the active channels being used. The proper way to prevent oscillation is to short the output to the inverting input and ground the positive input (Figure 49).



Figure 49. Preventing Oscillations in Unused Channels



5. Radiation Tolerance

The ISL71444M is a radiation tolerant device for commercial space applications, Low Earth Orbits (LEO) applications, high altitude avionics, launch vehicles, and other harsh environments. This device's response to Total Ionizing Dose (TID) radiation effects, and Single Event Effects (SEE) has been measured, characterized, and reported in the proceeding sections. However, TID performance is not guaranteed through radiation acceptance testing nor is the characterized SEE characterized performance guaranteed.

5.1 Total Ionizing Dose (TID) Testing

5.1.1 Introduction

Total dose testing of the ISL71444MVZ-T proceeded in accordance with the guidelines of MIL-STD-883 Test Method 1019. The experimental matrix consisted of 18 samples irradiated under bias, as shown in <u>Table 1 on</u> page 19, and 18 samples irradiated with all pins grounded (unbiased). Three control units were used. The bias configuration is shown in <u>Figure 50</u>.

Samples of the ISL71444MVZ-T were drawn from fabrication lot X7J8AB and were packaged in the production 14 Ld plastic TSSOP, Package Outline Drawing (POD) M14.173. The samples were screened to datasheet limits at room temperature only, before irradiation.

Total dose irradiations were performed using a Hopewell Designs N40 panoramic vault-type low dose rate 60Co irradiator located in the Intersil Palm Bay, Florida facility. The dose rate was 0.0089 rad(Si)/s (8.9 mrad(Si)/s). PbAl spectrum hardening filters were used to shield the test board and devices under test against low energy secondary gamma radiation.

Down-points for the testing were 0 krad(Si), 10 krad(Si), 20 krad(Si), and 30 krad(Si). Following irradiation, the samples were subjected to a high temperature biased anneal for 168 hours at +100°C.

All electrical testing was performed outside the irradiator using production Automated Test Equipment (ATE) with data logging of all parameters at each down-point. All down-point electrical testing was performed at room temperature.



Figure 50. Irradiation Bias Configuration for the IS71444M



5.1.2 Results

<u>Table 1</u> summarizes the attributes data. Note, "Bin 1" indicates a device that passes all data sheet specification limits.

Dose Rate (mrad(Si)/s)	Bias	Sample Size	Down Point	Bin 1	Rejects
8.75	Figure 50	18	Pre-rad	18	
			10krad(Si)	18	0
			20krad(Si)	18	0
			30krad(Si)	18	0
			Anneal	18	0
8.75	Grounded	18	Pre-rad	18	
			10krad(Si)	18	0
			20krad(Si)	18	0
			30krad(Si)	18	0
			Anneal	18	0

 Table 1. ISL71444M Total Dose Test Attributes Data

The plots in <u>Figure 51</u> through <u>55</u> show data for key parameters at all down points. The plots show the average as a function of total dose for each of the irradiation conditions; we chose to use the average because of the relatively large sample sizes. All parts showed excellent stability over irradiation.

Table 2 on page 20 show the average of other key parameters with respect to total dose in tabular form.

5.1.3 Conclusion

As shown in <u>Table 2</u>, and the selected graphs (<u>Figures 51</u> through <u>55</u>), all parameters showed excellent stability over irradiation, with no observed bias sensitivity. Although, for brevity, only the $\pm 18V$ results are shown; the $\pm 2.5V$ and $\pm 1.5V$ results were just as stable.





Figure 53. Input Offset Current vs TID (Vs = ±18V)

Figure 54. Input Offset Voltage vs TID (Vs = ±18V)

Figure 55. Negative Input Bias Current vs TID (Vs = ±18V)

Table 2. ISL71444M Response of Key Parameters vs. TID ($V_S = \pm 18V$)

		-	-					
Parameter	Condition	Bias	0krad(Si)	10krad(Si)	20krad(Si)	30krad(Si)	Post Anneal	Units
Quad Power Supply	I _{S+}	Avg (Biased)	1.40	1.38	1.35	1.35	1.33	mA
Current (Positive) V _S = ±18.0V		Avg (Unbiased)	1.38	1.38	1.38	1.38	1.35	
		Limit -	-	-	-	-	-	
		Limit +	11	11	11	11	11	
Quad Power Supply Current (Negative) V _S = ±18.0V	I _{S-}	Avg (Biased)	-1.40	-1.38	-1.35	-1.35	-1.33	mA
		Avg (Unbiased)	-1.38	-1.38	-1.38	-1.38	-1.35	
		Limit -	-11	-11	-11	-11	-11	
		Limit +	-	-	-	-	-	

				1	1			
Parameter	Condition	Bias	0krad(Si)	10krad(Si)	20krad(Si)	30krad(Si)	Post Anneal	Units
Power Supply	I _{S+}	Avg (Biased)	1.40	1.37	1.35	1.34	1.33	mA
Current/Amplifier (Positive)		Avg (Unbiased)	1.38	1.38	1.37	1.37	1.35	
$V_{\rm S} = \pm 18.0 \rm V$		Limit -	-	-	-	-	-	
		Limit +	2.40	2.40	2.40	2.40	2.40	
Power Supply	I _{S-}	Avg (Biased)	-1.40	-1.37	-1.35	-1.34	-1.33	mA
Current/Amplifier (Negative)		Avg (Unbiased)	-1.38	-1.38	-1.37	-1.37	-1.35	
$V_{\rm S} = \pm 18.0 V$		Limit -	-2.40	-2.40	-2.40	-2.40	-2.40	
		Limit +	-	-	-	-	-	
Input Offset Voltage	V _{OS}	Avg (Biased)	64.25	73.07	59.85	64.56	63.30	μV
$V_{S} = \pm 18.0V$ $V_{CM} = 0V$		Avg (Unbiased)	54.14	69.28	62.96	68.76	63.93	
CM CI		Limit -	-400.00	-400.00	-400.00	-400.00	-400.00	
		Limit +	400.00	400.00	400.00	400.00	400.00	
Positive Input Bias	I _{B+}	Avg (Biased)	201.94	203.47	214.55	221.37	212.41	nA
Current $V_{0} = +18.0V$		Avg (Unbiased)	199.06	203.03	208.65	213.11	216.28	
$V_{CM} = 0V$		Limit -	-	-	-	-	-	
		Limit +	370.00	370.00	370.00	370.00	370.00	
Negative Input Bias	I _{B-}	Avg (Biased)	-200.23	-199.89	-213.05	-219.70	-210.44	nA
Current $V_{0} = +18.0V$		Avg (Unbiased)	-197.37	-200.14	-206.89	-210.92	-214.22	
$V_{CM} = 0V$		Limit -	-370.00	-370.00	-370.00	-370.00	-370.00	
		Limit +	-	-	-	-	-	
Input Offset Current	I _{OS}	Avg (Biased)	1.34	0.91	1.18	1.68	1.62	nA
$V_{S} = \pm 18.0V$		Avg (Unbiased)	1.33	1.45	1.46	2.17	1.70	
VCM UV		Limit -	-20.00	-20.00	-20.00	-20.00	-20.00	
		Limit +	20.00	20.00	20.00	20.00	20.00	
Output Voltage High	V _{OH}	Avg (Biased)	24.32	23.98	23.76	25.42	24.10	mV
V _S = ±18.0V B ₁ = No Load		Avg (Unbiased)	24.16	23.98	23.97	25.76	24.29	
		Limit -	-	-	-	-	-	
		Limit +	160.00	160.00	160.00	160.00	160.00	
Output Voltage Low	V _{OL}	Avg (Biased)	21.45	21.00	20.50	19.86	20.24	mV
V _S = ±18.0V B ₁ = No Load		Avg (Unbiased)	21.44	20.70	20.40	19.86	20.43	
		Limit -	-	-	-	-	-	
		Limit +	160.00	160.00	160.00	160.00	160.00	
Open Loop Gain	A _{VOL+}	Avg (Biased)	126.75	123.87	125.94	125.16	124.89	dB
(Positive) $V_{0} = \pm 18.0V$		Avg (Unbiased)	126.84	125.41	126.31	125.88	125.28	
$R_L = 10k\Omega$		Limit -	96.00	96.00	96.00	96.00	96.00	
		Limit +	-	-	-	-	-	
Open Loop Gain	A _{VOL-}	Avg (Biased)	127.71	126.21	126.98	126.18	126.15	dB
(Negative) $V_0 = +18 \text{ oV}$		Avg (Unbiased)	127.74	127.43	127.45	126.89	126.44	1
$R_L = 10k\Omega$		Limit -	96.00	96.00	96.00	96.00	96.00	1
		Limit +	-	-	-	-	-	1

Table 2. ISL71444M Response of Key Parameters vs. TID ($V_S = \pm 18V$) (Continued)

Parameter	Condition	Bias	0krad(Si)	10krad(Si)	20krad(Si)	30krad(Si)	Post Anneal	Units
Power Supply Rejection Ratio (Positive)	PSRR+	Avg (Biased)	107.45	107.91	107.44	107.36	106.78	dB
		Avg (Unbiased)	106.97	107.15	107.04	107.23	106.13	-
V _{S+} = +18.0V		Limit -	88.00	88.00	88.00	88.00	88.00	
V _{S-} = -0.5V to -18.0V		Limit +	-	-	-	-	-	
Power Supply	PSRR-	Avg (Biased)	119.00	117.83	118.13	118.44	118.57	dB
Rejection Ratio (Negative)		Avg (Unbiased)	118.32	119.54	119.24	119.45	120.67	-
V _{S-} = -18.0V		Limit -	88.00	88.00	88.00	88.00	88.00	
V _{S+} = 0.5V to 18.0V		Limit +	-	-	-	-	-	
Common Mode	CMRR	Avg (Biased)	113.56	114.96	114.37	113.84	112.61	dB
Rejection Ratio V _S = ±18.0V		Avg (Unbiased)	114.19	113.75	113.81	113.81	113.23	-
$V_{CM} = -18.0V$ to 18.0V		Limit -	70.00	70.00	70.00	70.00	70.00	
		Limit +	-	-	-	-	-	
Common Mode	CMRR	Avg (Biased)	113.46	114.53	114.56	113.74	112.40	dB
Rejection Ratio $V_{s} = \pm 18.0V$		Avg (Unbiased)	114.30	113.81	114.14	113.78	113.18	
V _{CM} = -17.5V to 17.5V		Limit -	80.00	80.00	80.00	80.00	80.00	
		Limit +	-	-	-	-	-	
$\label{eq:large} \begin{array}{l} \text{Large Signal Slew} \\ \text{Rate (Rising)} \\ \text{V}_{\text{S}} = \pm 18.0\text{V}, \text{ Gain =} \\ 1, \\ \text{R}_{\text{L}} = 2k\Omega, \\ \text{V}_{\text{OUT}} = 10\text{V}_{\text{P-P}} \end{array}$	SR _R	Avg (Biased)	270.93	266.86	271.30	307.91	299.42	V/µs
		Avg (Unbiased)	267.55	263.76	268.97	307.94	295.27	
		Limit -	60.00	60.00	60.00	60.00	60.00	
		Limit +	-	-	-	-	-	
Large Signal Slew	SR _F	Avg (Biased)	184.24	154.23	152.27	194.45	193.17	V/µs
$V_{S} = \pm 18.0V, Gain =$		Avg (Unbiased)	182.06	151.46	155.41	196.00	194.74	
1, 1,		Limit -	60.00	60.00	60.00	60.00	60.00	
$R_L = 2\kappa\Omega,$ $V_{OUT} = 10V_{P-P}$		Limit +	-	-	-	-	-	

Table 2. ISL71444M Response of Key Parameters vs. TID (V_S = \pm 18V) (Continued)

5.2 Single Event Effects Testing

5.2.1 Introduction

The intense heavy ion environment encountered in space applications can cause a variety of Single Event Effects (SEE). SEE can lead to system-level performance issues including disruption, degradation, and destruction. For predictable and reliable space system operation, individual electronic components should be characterized to determine their SEE response. The following is a summary of the SEE testing of the ISL71444M.

5.2.2 SEE Test Setup

Testing was performed at the Texas A&M University (TAMU) Cyclotron Institute heavy ion facility. This facility is coupled to a K500 super-conducting cyclotron, which is capable of generating a wide range of test particles with the various energy, flux, and fluence level needed for advanced radiation testing.

The test circuit is a non-inverting configuration with a gain of 10. Digital multimeters were used to monitor the supply voltage (V+/V-), output voltage (V_{OUT}), and supply current (I+/I-). The outputs were monitored using four LeCroy 4-channel digital oscilloscopes to capture and store the signal waveforms. <u>Table 3</u> shows the scope configuration used during the testing.

Scope	CH 1	CH 2	CH 3	CH 4	Trigger
1	OUTA	OUTB	OUTC	OUTD	CH1, 1% of OUTA
2	OUTA	OUTB	OUTC	OUTD	CH2, 1% of OUTB
3	OUTA	OUTB	OUTC	OUTD	CH3, 1% of OUTC
4	OUTA	OUTB	OUTC	OUTD	CH4, 1% of OUTD

Table 3. Oscilloscope Setup for SET Testing

5.2.3 SEB/SEL Testing Results

A failure due to burnout was indicated by a permanent change to the part's supply current or output voltage after the beam was turned off. If the part's supply current or output voltage reverted back to its pre-exposure value after a power cycle, the event was deemed as latch-up. A failure for burnout was indicated by a ±4% delta (which would allow for measurement repeatability) in supply current or output voltage. The ISL71444M units did not exceed the aforementioned limits with $V_S = \pm 20V$ at an LET of 43MeV•cm²/mg and therefore are deemed as passing. The output voltage of the amplifiers had a 0% delta pre and post exposure for all channels and all parts and thus are not shown for the sake of brevity.

Table 4. SEB/SEL Results ($V_S = \pm 20V$, LET = 43MeV•Cm ² /m

					•	
		Supply Current Pre-Exposure		Supply Current Post-Exposure		
Unit	Temp (°C)	I+ (mA)	I- (mA)	I+ (mA)	I- (mA)	SEB/L
1	+125	8.54	7.52	8.26	7.53	PASS
2	+125	9.18	8.44	9.15	8.41	PASS
3	+125	8.10	7.37	8.08	7.36	PASS
4	+125	8.07	7.34	8.06	7.33	PASS

5.2.4 Single Event Transient Testing

Single Event Transient (SET) testing was conducted in a gain of 10 non-inverting with a 0.1V input with a supply voltage of $\pm 1.35V$ and an input of 0.2V with supplies at $\pm 15.0V$.

The plots in Figure 56 through Figure 57 show the typical SET performance of the ISL71444M at LET = $43 \text{MeV} \cdot \text{cm}^2/\text{mg}$. Fluence was run at $2 \times 10^6/\text{cm}^2$.

With an LET = $43 \text{MeV} \cdot \text{cm}^2/\text{mg}$, all transients lasted no longer than 1µs regardless of supply voltage. Voltage deviations were predominantly negative-going down to -1.35V with supplies at ±1.35V. With ±15V supplies, the voltage deviations were both positive up to +15V and negative down to approximately -12V.

6. Revision History

Rev.	Date	Description
0.00	Jun 6, 2017	Initial release

7. Package Outline Drawing

M14.173

14 LEAD THIN SHRINK SMALL OUTLINE PACKAGE (TSSOP) Rev 3, 10/09

For the most recent package outline drawing, see M14.173.

NOTES:

- 1. Dimension does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 per side.
- 2. Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25 per side.
- 3. Dimensions are measured at datum plane H.
- 4. Dimensioning and tolerancing per ASME Y14.5M-1994.
- Dimension does not include dambar protrusion. Allowable protrusion shall be 0.80mm total in excess of dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm.
- 6. Dimension in () are for reference only.
- 7. Conforms to JEDEC MO-153, variation AB-1.

8. About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing, and high-end consumer markets.

For the most updated datasheet, application notes, related documentation, and related parts, please see the respective product information page found at <u>www.intersil.com</u>.

For a listing of definitions and abbreviations of common terms used in our documents, visit: www.intersil.com/glossary.

You can report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support.

© Copyright Intersil Americas LLC 2017. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

FN8892 Rev.0.00 Jun 6, 2017

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Operational Amplifiers - Op Amps category:

Click to view products by Renesas manufacturer:

Other Similar products are found below :

 OPA2991IDSGR
 OPA607IDCKT
 007614D
 633773R
 635798C
 635801A
 702115D
 709228FB
 741528D
 NCV33072ADR2G

 SC2902DTBR2G
 SC2903DR2G
 SC2903VDR2G
 LM258AYDT
 LM358SNG
 430227FB
 430228DB
 460932C
 AZV831KTR-G1
 409256CB

 430232AB
 LM2904DR2GH
 LM358YDT
 LT1678IS8
 042225DB
 058184EB
 070530X
 SC224DR2G
 SC2902DG

 SCYA5230DR2G
 714228XB
 714846BB
 873836HB
 MIC918YC5-TR
 TS912BIYDT
 NCS2004MUTAG
 NCV33202DMR2G

 M38510/13101BPA
 NTE925
 SC2904DR2G
 SC358DR2G
 LM358EDR2G
 AZV358MTR-G1
 AP4310AUMTR-AG1
 HA1630D02MMEL-E

 NJM358CG-TE2
 HA1630S01LPEL-E
 LM324AWPT
 HA1630Q06TELL-E
 E
 M34510/13101BPA
 ME
 ME