

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



H8S/2600 Series, H8S/2000 Series

Software Manual

Renesas 16-Bit Single-Chip
Microcomputer
H8S Family

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any rights, including any patent rights, under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs, and algorithms represents information on products at the time of publication of these materials, and is subject to change by Renesas Technology Corp. without notice due to product improvement or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss resulting from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a critical system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for information considering the use of a product contained herein for any specific purposes, such as apparatuses or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce these materials, in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they may not be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

For easy migration, the instruction set is upward-compatible with the H8/300H, H8/300L Series at the object-code level.

The H8S/2600 CPU is upward-compatible with the H8S/2000 CPU at the object-code level and supports sum of products instructions.

This manual gives details of the H8S/2600 and H8S/2000 instructions and can be used for the microcontrollers in the H8S/2600 Series and the H8S/2000 Series.

For hardware details, refer to the relevant microcontroller hardware manuals.

Rev. 4.00 Feb 24, 2006

 **RENESAS**

Rev. 4.00 Feb 24, 2006 page iv of xiv

RENESAS

Operand Format and
Number of States
Required for Execution

The number of states may differ depending on the
For details, refer to the hardware manual of the pr
question.

2.2.24 DAA 94

Table amended

Description

C Flag before Adjustment	Upper 4 Bits before Adjustment	H Flag before Adjustment	Lower 4 Bits before Adjustment	Value Added (Hexadecim
0	A to F	1	0 to 3	66
1	0 to 2	0	0 to 9	60
1	0 to 2	0	A to F	66
1	0 to 3	1	0 to 3	66

2.2.37 LDMAC 130

Further explanation added to note

Operand Format and
Number of States
Required for Execution

The number of states may differ depending on the
For details, refer to the hardware manual of the pr
question.

2.2.42 (1) MULXS (B) 151

Operand Format and
Number of States
Required for Execution

2.2.42 (2) MULXS (W) 152

Operand Format and
Number of States
Required for Execution

2.2.43 (1) MULXU (B) 153

Operand Format and
Number of States
Required for Execution

2.2.43 (2) MULXU (W) 154

Operand Format and
Number of States
Required for Execution

Rev. 4.00 Feb 24, 2006



2.3 Instruction Set	250,
Table 2.1 Instruction Set	251, 260, 262

Note 7 amended and note 10 added

Mnemonic		No. of States ^{*1}	
		Normal	Advanced
DAS	DAS Rd	1	
MULXU	MULXU.B Rs,Rd	3 (12 ^{*7}) *4 #10	
	MULXU.W Rs,ERd	4 (20 ^{*7}) *4 #10	
MULXS	MULXS.B Rs,Rd	4 (13 ^{*7}) *5 #10	
	MULXS.W Rs,ERd	5 (21 ^{*7}) *5 #10	

Mnemonic		No. of States ^{*1}	
		Normal	Advanced
MAC ^{*9}	MAC @ERn+,@ERm+	4	
CLRMAC ^{*9}	CLRMAC	2 ^{*6} #10	
LDMAC ^{*9}	LDMAC ERs,MACH	2 ^{*6} #10	
	LDMAC ERs,MACL	2 ^{*6} #10	
STMAC ^{*9}	STMAC MACH,ERd	1 ^{*6} #10	
	STMAC MACL,ERd	1 ^{*6} #10	

Mnemonic		No. of States ^{*1}	
		Normal	Advanced
TRAPA	TRAPA #x:2	7[9] ^{*7}	8[9] ^{*7}
RTE	RTE	5[9] ^{*7}	

Notes: 7. Values in parentheses () are for the H8S CPU. Values in square brackets [] apply to interrupt modes 2 and 3.

10. The number of states may differ depending on the hardware manual of the processor. For details, refer to the hardware manual of the processor.

Instruction	Mnemonic		Branch			
			Instruction Fetch	Address Read	Stack Operation	Byte Data Access
			I	J	K	L
MULXS	MULXS.B Rs,Rd	H8S/2600	2	2		
		H8S/2000	2	1		
	MULXS.W Rs,ERd	H8S/2600	2	3		
		H8S/2000	2	1		
MULXU	MULXU.B Rs,Rd	H8S/2600	1	2		
		H8S/2000	1	1		
	MULXU.W Rs,ERd	H8S/2600	1	3		
		H8S/2000	1	1		

Instruction	Mnemonic		Branch			
			Instruction Fetch	Address Read	Stack Operation	Byte Data Access
			I	J	K	L
STMAC ^{CS}	STMAC MACH,ERd		1			
			1			

Notes: 6. The number of states may differ depend product. For details, refer to the hardware manual product in question.

2.7	Bus States During Instruction Execution	290	:M deleted from legend
Table 2.6	Instruction Execution Cycles	293 to 302	All instances of :M deleted from table
3.3.5	Usage Notes	312, 313	Newly added



Rev. 4.00 Feb 24, 2006 page viii of xiv

RENESAS

1.1.4	Differences from H8/500H CPU.....
1.2	CPU Operating Modes.....
1.3	Address Space.....
1.4	Register Configuration.....
1.4.1	Overview.....
1.4.2	General Registers.....
1.4.3	Control Registers.....
1.4.4	Initial Register Values.....
1.5	Data Formats.....
1.5.1	General Register Data Formats.....
1.5.2	Memory Data Formats.....
1.6	Instruction Set.....
1.6.1	Overview.....
1.6.2	Instructions and Addressing Modes.....
1.6.3	Table of Instructions Classified by Function.....
1.6.4	Basic Instruction Formats.....
1.7	Addressing Modes and Effective Address Calculation.....
Section 2 Instruction Descriptions.....	
2.1	Tables and Symbols.....
2.1.1	Assembly-Language Format.....
2.1.2	Operation.....
2.1.3	Condition Code.....
2.1.4	Instruction Format.....
2.1.5	Register Specification.....
2.1.6	Bit Data Access in Bit Manipulation Instructions.....
2.2	Instruction Descriptions.....
2.2.1 (1)	ADD (B).....
2.2.1 (2)	ADD (W).....
2.2.1 (3)	ADD (L).....
2.2.2	ADDS.....
2.2.3	ADDX.....
2.2.4 (1)	AND (B).....

Rev. 4.00 Feb 24, 2006



2.2.11	BIOR
2.2.12	BIST
2.2.13	BIXOR
2.2.14	BLD
2.2.15	BNOT
2.2.16	BOR
2.2.17	BSET
2.2.18	BSR
2.2.19	BST
2.2.20	BTST
2.2.21	BXOR
2.2.22	CLRMAC
2.2.23 (1)	CMP (B)
2.2.23 (2)	CMP (W)
2.2.23 (3)	CMP (L)
2.2.24	DAA
2.2.25	DAS
2.2.26 (1)	DEC (B)
2.2.26 (2)	DEC (W)
2.2.26 (3)	DEC (L)
2.2.27 (1)	DIVXS (B)
2.2.27 (2)	DIVXS (W)
2.2.28 (1)	DIVXU (B)
2.2.28 (2)	DIVXU (W)
2.2.29 (1)	EPMOV (B)
2.2.29 (2)	EPMOV (W)
2.2.30 (1)	EXTS (W)
2.2.30 (2)	EXTS (L)
2.2.31 (1)	XTU (W)
2.2.31 (2)	XTU (L)
2.2.32 (1)	INC (B)
2.2.32 (2)	INC (W)

2.2.38	MAC
2.2.39 (1)	MOV (B)
2.2.39 (2)	MOV (W)
2.2.39 (3)	MOV (L)
2.2.39 (4)	MOV (B)
2.2.39 (5)	MOV (W)
2.2.39 (6)	MOV (L)
2.2.39 (7)	MOV (B)
2.2.39 (8)	MOV (W)
2.2.39 (9)	MOV (L)
2.2.40	MOVFP
2.2.41	MOVTPE
2.2.42 (1)	MULXS (B)
2.2.42 (2)	MULXS (W)
2.2.43 (1)	MULXU (B)
2.2.43 (2)	MULXU (W)
2.2.44 (1)	NEG (B)
2.2.44 (2)	NEG (W)
2.2.44 (3)	NEG (L)
2.2.45	NOP
2.2.46 (1)	NOT (B)
2.2.46 (2)	NOT (W)
2.2.46 (3)	NOT (L)
2.2.47 (1)	OR (B)
2.2.47 (2)	OR (W)
2.2.47 (3)	OR (L)
2.2.48 (1)	ORC
2.2.48 (2)	ORC
2.2.49 (1)	POP (W)
2.2.49 (2)	POP (L)
2.2.50 (1)	PUSH (W)
2.2.50 (2)	PUSH (L)

Rev. 4.00 Feb 24, 2006



2.2.52 (4) ROTR (W).....	
2.2.52 (5) ROTR (L).....	
2.2.52 (6) ROTR (L).....	
2.2.53 (1) ROTXL (B).....	
2.2.53 (2) ROTXL (B).....	
2.2.53 (3) ROTXL (W).....	
2.2.53 (4) ROTXL (W).....	
2.2.53 (5) ROTXL (L).....	
2.2.53 (6) ROTXL (L).....	
2.2.54 (1) ROTXR (B).....	
2.2.54 (2) ROTXR (B).....	
2.2.54 (3) ROTXR (W).....	
2.2.54 (4) ROTXR (W).....	
2.2.54 (5) ROTXR (L).....	
2.2.54 (6) ROTXR (L).....	
2.2.55 RTE.....	
2.2.56 RTS.....	
2.2.57 (1) SHAL (B).....	
2.2.57 (2) SHAL (B).....	
2.2.57 (3) SHAL (W).....	
2.2.57 (4) SHAL (W).....	
2.2.57 (5) SHAL (L).....	
2.2.57 (6) SHAL (L).....	
2.2.58 (1) SHAR (B).....	
2.2.58 (2) SHAR (B).....	
2.2.58 (3) SHAR (W).....	
2.2.58 (4) SHAR (W).....	
2.2.58 (5) SHAR (L).....	
2.2.58 (6) SHAR (L).....	
2.2.59 (1) SHLL (B).....	
2.2.59 (2) SHLL (B).....	
2.2.59 (3) SHLL (W).....	

2.2.61	SLEEP
2.2.62 (1)	STC (B)
2.2.62 (2)	STC (B)
2.2.62 (3)	STC (W)
2.2.62 (4)	STC (W)
2.2.63	STM
2.2.64	STMAC
2.2.65 (1)	SUB (B)
2.2.65 (2)	SUB (W)
2.2.65 (3)	SUB (L)
2.2.66	SUBS
2.2.67	SUBX
2.2.68	TAS
2.2.69	TRAPA
2.2.70 (1)	XOR (B)
2.2.70 (2)	XOR (W)
2.2.70 (3)	XOR (L)
2.2.71 (1)	XORC
2.2.71 (2)	XORC
2.3	Instruction Set
2.4	Instruction Code
2.5	Operation Code Map
2.6	Number of States Required for Instruction Execution
2.7	Bus States During Instruction Execution
2.8	Condition Code Modification
Section 3 Processing States	
3.1	Overview
3.2	Reset State
3.3	Exception-Handling State
3.3.1	Types of Exception Handling and Their Priority
3.3.2	Reset Exception Handling

Rev. 4.00 Feb 24, 2006 p



Section 4	Basic Timing
4.1	Overview
4.2	On-Chip Memory (ROM, RAM)
4.3	On-Chip Supporting Module Access Timing
4.4	External Address Space Access Timing

1.1.1 Features

The H8S/2600 CPU and H8S/2000 CPU have the following features.

- Upward-compatible with H8/300 and H8/300H CPUs
 - Can execute H8/300 and H8/300H object programs
- General-register architecture
 - Sixteen 16-bit general registers (also usable as sixteen 8-bit registers or eight 32-bit registers)
- Sixty-nine basic instructions (H8S/2000 CPU has sixty-five)
 - 8/16/32-bit arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
 - Multiply-and-accumulate instruction (H8S/2600 CPU only)
- Eight addressing modes
 - Register direct [Rn]
 - Register indirect [@ERn]
 - Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
 - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
 - Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
 - Immediate [#xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
 - Memory indirect [@@aa:8]
- 4-Gbyte address space
 - Program: 16 Mbytes
 - Data: 4 Gbytes

— 32 ÷ 16-bit register-register divide: 1000 ns

- Two CPU operating modes
 - Normal mode
 - Advanced mode
- Power-down modes
 - Transition to power-down state by SLEEP instruction
 - CPU clock speed selection

Note: * The maximum operating frequency and instruction execution time differ by the product.

1.1.2 Differences between H8S/2600 CPU and H8S/2000 CPU

Differences between the H8S/2600 CPU and the H8S/2000 CPU are as follows.

- Register configuration
 - The MAC register is supported only by the H8S/2600 CPU.
For details, see section 1.4, Register Configuration.
- Basic instructions
 - The MAC, CLRMAC, LDMAC, and STMAC instructions are supported only by the H8S/2600 CPU.
For details, see section 1.6, Instruction Set, and Section 2, Instruction Description.
- Number of states required for execution
 - The number of states required for execution of the MULXU and MULXS instructions.
For details, see section 2.6, Number of States Required for Execution.

In addition, there may be differences in address spaces, EXR register functions, power states, and so on. For details, refer to the relevant microcontroller hardware manual.

- Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
- Advanced mode supports a maximum 4-Gbyte address space.
- Enhanced addressing
 - The addressing modes have been enhanced to make effective use of the 4-Gbyte space.
- Enhanced instructions
 - Addressing modes of bit-manipulation instructions have been enhanced.
 - Signed multiply and divide instructions have been added.
 - A multiply-and-accumulate instruction has been added. (H8S/2600CPU only)
 - Two-bit shift and rotate instructions have been added.
 - Instructions for saving and restoring multiple registers have been added.
 - A test and set instruction has been added.
- Higher speed
 - Basic instructions execute twice as fast.

- Advanced mode supports a maximum 4-Gbyte data address space.
- Enhanced instructions
 - Addressing modes of bit-manipulation instructions have been enhanced.
 - A multiply-and-accumulate instruction has been added (H8S/2600 CPU only).
 - Two-bit shift and rotate instructions have been added.
 - Instructions for saving and restoring multiple registers have been added.
 - A test and set instruction has been added.
- Higher speed
 - Basic instructions execute twice as fast.




Figure 1.1 CPU Operating Modes

(1) Normal Mode

The exception vector table and stack have the same structure as in the H8/300 CPU.

Address Space: A maximum address space of 64 kbytes can be accessed, as in the H8/300 CPU.

Extended Registers (En): The extended registers (E0 to E7) can be used as 16-bit registers or as the upper 16-bit segments of 32-bit registers. When En is used as a 16-bit register it can contain any value, even when the corresponding general register (R0 to R7) is used as an address. If the general register is referenced in the register indirect addressing mode with pre-decrement (@-Rn) or post-increment (@Rn+) and a carry or borrow occurs, however, the value of the corresponding extended register will be affected.

Instruction Set: All additional instructions and addressing modes not found in the H8/300 CPU can be used. Only the lower 16 bits of effective addresses (EA) are valid.




Figure 1.2 Exception Vector Table (Normal Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand. This operand contains a branch address. In normal mode the operand is a 16-bit word operand, providing a 16-bit branch address. Branch addresses can be stored in the top area from H'0000 to H'000B. Note that this area is also used for the exception vector table.




Figure 1.3 Stack Structure in Normal Mode

(2) Advanced Mode

In advanced mode the data address space is larger than for the H8/300H CPU.

Address Space: The 4-Gbyte maximum address space provides linear access to a maximum of 16 Mbytes of program code and maximum 4 Gbytes of data.

Extended Registers (En): The extended registers (E0 to E7) can be used as 16-bit registers or the upper 16-bit segments of 32-bit registers or address registers.

Instruction Set: All instructions and addressing modes can be used.




Figure 1.4 Exception Vector Table (Advanced Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand. This operand contains a branch address. In advanced mode the operand is a 32-bit longword operand that contains a 32-bit branch address. The upper 8 bits of these 32 bits are a reserved area that is reserved for the exception vector table. Branch addresses can be stored in the top area from H'00000000 to H'000000FF. This area is also used for the exception vector table.




Figure 1.5 Stack Structure in Advanced Mode





Figure 1.6 Memory Map

	15	07	07
ER0	E0	R0H	R0L
ER1	E1	R1H	R1L
ER2	E2	R2H	R2L
ER3	E3	R3H	R3L
ER4	E4	R4H	R4L
ER5	E5	R5H	R5L
ER6	E6	R6H	R6L
ER7 (SP)	E7	R7H	R7L

Control Registers (CR)



Legend:

SP:	Stack pointer	H:	Half-carry flag
PC:	Program counter	U:	User bit
EXR:	Extended control register	N:	Negative flag
T:	Trace bit	Z:	Zero flag
I2 to I0:	Interrupt mask bits	V:	Overflow flag
CCR:	Condition-code register	C:	Carry flag
I:	Interrupt mask bit	MAC:	Multiply-accumulate register
UI:	User bit or interrupt mask bit		

Figure 1.7 CPU Registers

registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of 16 registers.

Figure 1.8 illustrates the usage of the general registers. The usage of each register can be used independently.




Figure 1.8 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 1.9 shows the stack.




Figure 1.9 Stack

1.4.3 Control Registers

The control registers are the 24-bit program counter (PC), 8-bit extended control register (EXR), 8-bit condition-code register (CCR), and 64-bit multiply-accumulate register (MAC: FPU CPU only).

(1) Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The address of all CPU instructions is 16 bits (one word) or a multiple of 16 bits, so the least significant bits of the PC are ignored. When an instruction is fetched, the least significant PC bit is regarded as 0.

(2) Extended Control Register (EXR)

This 8-bit register contains the trace bit (T) and three interrupt mask bits (I2 to I0).

Bit 7—Trace Bit (T): Selects trace mode. When this bit is cleared to 0, instructions are fetched in sequence. When this bit is set to 1, a trace exception is generated each time an instruction is executed.

Bits 6 to 3—Reserved: These bits are reserved, always read as 1.

Bits 2 to 0—Interrupt Mask Bits (I2 to I0): These bits designate the interrupt mask bits (I2 to I0). For details refer to the relevant microcontroller hardware manual.

Bit 7—Interrupt Mask Bit (I): Masks interrupts other than NMI when set to 1. (NMI regardless of the I bit setting.) The I bit is set to 1 by hardware at the start of an exception handling sequence.

Bit 6—User Bit or Interrupt Mask Bit (UI): Can be written and read by software using LDC, STC, ANDC, ORC, and XORC instructions. This bit can also be used as an interrupt bit. For details refer to the relevant microcontroller hardware manual.

Bit 5—Half-Carry Flag (H): When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

Bit 4—User Bit (U): Can be written and read by software using the LDC, STC, ANDC, ORC, and XORC instructions.

Bit 3—Negative Flag (N): Stores the value of the most significant bit (sign bit) of data.

Bit 2—Zero Flag (Z): Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

Bit 1—Overflow Flag (V): Set to 1 when an arithmetic overflow occurs, and cleared to 0 otherwise.

Bit 0—Carry Flag (C): Set to 1 when a carry occurs, and cleared to 0 otherwise. Used to indicate a carry or borrow.

- Add instructions, to indicate a carry
- Subtract instructions, to indicate a borrow
- Shift and rotate instructions, to store the value shifted out of the end bit

The carry flag is also used as a bit accumulator by bit manipulation instructions.

The MAC register is supported only by the H8S/2600 CPU. This 64-bit register stores the results of multiply-and-accumulate operations. It consists of two 32-bit registers denoted MACH and MACL. The lower 10 bits of MACH are valid; the upper bits are a sign extension.

1.4.4 Initial Register Values


Reset exception handling loads the CPU's program counter (PC) from the vector table, sets the trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other registers and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.

Figure 1.10 shows the data formats in general registers.

Data Type	Register Number	Data Format
1-bit data	RnH	<p>7 0 7 6 5 4 3 2 1 0 Don't care</p>
1-bit data	RnL	<p>7 Don't care 7 6 5 4 3 2</p>
4-bit BCD data	RnH	<p>7 4 3 0 Upper Lower Don't care</p>
4-bit BCD data	RnL	<p>7 4 3 Don't care Upper Lower</p>
Byte data	RnH	<p>7 0 MSB LSB Don't care</p>
Byte data	RnL	<p>7 Don't care MSB</p>

Figure 1.10 General Register Data Formats

Longword data ERn



Legend:

ERn: General register ER

En: General register E

Rn: General register R

RnH: General register RH

RnL: General register RL

MSB: Most significant bit

LSB: Least significant bit

Figure 1.10 General Register Data Formats (cont)




Figure 1.11 Memory Data Formats

When the stack pointer (ER7) is used as an address register to access the stack, the operation should be word size or longword size.

Table 1.1 Instruction Classification

Function	Instructions	Size
Data transfer	MOV	BW
	POP ^{*2} , PUSH ^{*2}	WL
	LDM, STM	L
	MOVFPE, MOVTPC	B
Arithmetic operations	ADD, SUB, CMP, NEG	BW
	ADDX, SUBX, DAA, DAS	B
	INC, DEC	BW
	ADDS, SUBS	L
	MULXU, DIVXU, MULXS, DIVXS	BW
	EXTU, EXTS	WL
	TAS ^{*4}	B
	MAC, LDMAC, STMAC, CLRMAC ^{*1}	—
Logic operations	AND, OR, XOR, NOT	BW
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	BW
Bit manipulation	BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, B BIAND, BOR, BIOR, BXOR, BIXOR	B
Branch	Bcc ^{*3} , JMP, BSR, JSR, RTS	—
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	—
Block data transfer	EEPMOV	—

H8S/2600 CPU: Total 69 types H8S/2000 CPU: T

Legend: B: Byte size
 W: Word size
 L: Longword size

- Notes: 1. The MAC, LDMAC, STMAC, and CLRMAC instructions are supported only H8S/2600 CPU.
2. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+, Rn and MOV.W @-SP. POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+, ERn and MOV.L @-SP.
3. Bcc is the generic designation of a conditional branch instruction.
4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS

Rev. 4.00 Feb 24, 2006 pa

REJ00

RENESAS

Function	Instruction	Addressing Modes													
		#xx	Rn	@ERn	@(d:16,ERn)	@(d:32,ERn)	@-ERn@ERn+	@aa:8	@aa:16	@aa:24	@aa:32	@(d:8,PC)	@(d:16,PC)	@aa:8	
Data transfer	MOV	BWL	BWL	BWL	BWL	BWL	BWL	B	BWL	—	—	—	—	—	—
	POP, PUSH	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	LDM, STM	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Arithmetic operations	MOVEPE, MOVEPE	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	ADD, CMP	BWL	BWL	—	—	—	—	—	—	—	—	—	—	—	—
	SUB	WL	BWL	—	—	—	—	—	—	—	—	—	—	—	—
	ADDX, SUBX	B	B	—	—	—	—	—	—	—	—	—	—	—	—
	ADDS, SUBS	—	L	—	—	—	—	—	—	—	—	—	—	—	—
	INC, DEC	—	BWL	—	—	—	—	—	—	—	—	—	—	—	—
	DAA, DAS	—	B	—	—	—	—	—	—	—	—	—	—	—	—
	MULXU, DIVXU	—	BW	—	—	—	—	—	—	—	—	—	—	—	—
	MULXS, DIVXS	—	BW	—	—	—	—	—	—	—	—	—	—	—	—
	NEG	—	BWL	—	—	—	—	—	—	—	—	—	—	—	—
	EXTU, EXTS	—	WL	—	—	—	—	—	—	—	—	—	—	—	—
	TAS ^{*2}	—	—	B	—	—	—	—	—	—	—	—	—	—	—
	MAC ^{*1}	—	—	—	—	—	—	—	—	—	—	—	—	—	—
CLRMAC ^{*1}	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
LDMAC ^{*1} , STMAC ^{*1}	—	L	—	—	—	—	—	—	—	—	—	—	—	—	

Function	Instruction	Addressing Modes																						
		#xx	Rn	@ ERn	@(d:16,ERn)	@(d:32,ERn)	@-ERn/ERn+	@aa:8	@aa:16	@aa:24	@aa:32													
Logic operations	AND, OR, XOR	BWL	BWL	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—			
	NOT	—	BWL	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		
	Shift	—	BWL	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		
Bit manipulation	Branch	—	B	B	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		
		Bcc, BSR	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
		JMP, JSR	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
System control	RTS	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
	TRAPA	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
	RTE	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
	SLEEP	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
	LDC	B	B	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	
	STC	—	B	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W
	ANDC, ORC, XORC	B	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
NOP	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	
Block data transfer	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	

Legend:

B: Byte

W: Word

L: Longword

Notes: 1. Supported only by the H8S/2600 CPU

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

Rn	General register*
ERn	General register (32-bit register)
MAC	Multiply-accumulate register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
-	Subtraction
×	Multiplication
÷	Division
^	Logical AND
∨	Logical OR
⊕	Logical exclusive OR
→	Move
¬	Logical not (logical complement)
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length

Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7), and 32-bit registers (ER0 to ER7).

moves external memory contents (addressed by @aa:16) to a general register in synchronization with an E clock.

MOVTPE	B	Rs → (EAs) Moves general register contents to an external memory location (addressed by @aa:16) in synchronization with an E clock.
POP	W/L	@SP+ → Rn Pops a register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn.
PUSH	W/L	Rn → @-SP Pushes a register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.
LDM	L	@SP+ → Rn (register list) Pops two or more general registers from the stack.
STM	L	Rn (register list) → @-SP Pushes two or more general registers onto the stack.

SUBX		Performs addition or subtraction with carry on byte data in two general registers, or on data and data in a general register.
INC	B/W/L	$Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$
DEC		Increments or decrements a general register (Byte operands can be incremented or decremented by 1 only.)
ADDS	L	$Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$, $Rd \pm 4 \rightarrow Rd$
SUBS		Adds or subtracts the value 1, 2, or 4 to or from a 32-bit register.
DAA	B	Rd decimal adjust $\rightarrow Rd$
DAS		Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to perform BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.
MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: either 8 bits \times 8 bits \rightarrow 16 bits or 16 bits \times 16 bits \rightarrow 32 bits.
DIVXU	B/W	$Rd \div Rs \rightarrow Rd$ Performs unsigned division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder.
DIVXS	B/W	$Rd \div Rs \rightarrow Rd$ Performs signed division on data in two general registers: either 16 bits \div 8 bits \rightarrow 8-bit quotient and 8-bit remainder or 32 bits \div 16 bits \rightarrow 16-bit quotient and 16-bit remainder.

EXTU	W/L	Rd (zero extension) → Rd Extends the lower 8 bits of a 16-bit register size, or the lower 16 bits of a 32-bit register size, by padding with zeros on the left.
EXTS	W/L	Rd (sign extension) → Rd Extends the lower 8 bits of a 16-bit register size, or the lower 16 bits of a 32-bit register size, by extending the sign bit.
TAS	B	@ERd – 0, 1 → (<bit 7> of @ERd) ^{*2} Tests memory contents, and sets the most significant bit (bit 7) to 1.
MAC	—	(EAs) × (EAd) + MAC → MAC Performs signed multiplication on memory addresses and adds the result to the multiply-accumulate register. The following operations can be performed: 16 bits × 16 bits + 32 bits → 32 bits, saturated 16 bits × 16 bits + 42 bits → 42 bits, non-saturated Supported by H8S/2600 CPU only.
CLRMAC	—	0 → MAC Clears the multiply-accumulate register to 0. Supported by H8S/2600 CPU only.
LDMAC	L	Rs → MAC, MAC → Rd
STMAC		Transfers data between a general register and the multiply-accumulate register. Supported by H8S/2600 CPU only.

			Performs a logical exclusive OR operation on register and another general register or immediate data.
	NOT	B/W/L	$\neg (Rd) \rightarrow (Rd)$ Takes the one's complement of general register contents.
Shift operations	SHAL	B/W/L	$Rd \text{ (shift)} \rightarrow Rd$
	SHAR		Performs an arithmetic shift on general register contents. 1-bit or 2-bit shift is possible.
	SHLL	B/W/L	$Rd \text{ (shift)} \rightarrow Rd$
	SHLR		Performs a logical shift on general register contents. 1-bit or 2-bit shift is possible.
	ROTL	B/W/L	$Rd \text{ (rotate)} \rightarrow Rd$
	ROTR		Rotates general register contents. 1-bit or 2-bit rotation is possible.
	ROTXL	B/W/L	$Rd \text{ (rotate)} \rightarrow Rd$
	ROTXR		Rotates general register contents through the carry flag. 1-bit or 2-bit rotation is possible.

operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a register.

BNOT	B	$\neg (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow (<\text{bit-No.}> \text{ of } <\text{E}>$ Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a register.
BTST	B	$\neg (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow Z$ Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BAND	B	$C \wedge (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIAND	B	$C \wedge \neg (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow C$ ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BOR	B	$C \vee (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIOR	B	$C \vee \neg (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow C$ ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.

and stores the result in the carry flag.

The bit number is specified by 3-bit immediate

BLD	B	($\langle \text{bit-No.} \rangle$ of $\langle \text{EAd} \rangle$) \rightarrow C Transfers a specified bit in a general register or memory operand to the carry flag.
BILD	B	\neg ($\langle \text{bit-No.} \rangle$ of $\langle \text{EAd} \rangle$) \rightarrow C Transfers the inverse of a specified bit in a general register or memory operand to the carry flag.
BST	B	C \rightarrow ($\langle \text{bit-No.} \rangle$ of $\langle \text{EAd} \rangle$) Transfers the carry flag value to a specified general register or memory operand.
BIST	B	\neg C \rightarrow ($\langle \text{bit-No.} \rangle$ of $\langle \text{EAd} \rangle$) Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand.

The bit number is specified by 3-bit immediate

BLS	Low or same	$C \vee Z$
BCC(BHS)	Carry clear (high or same)	$C = 0$
BCS(BLO)	Carry set (low)	$C = 1$
BNE	Not equal	$Z = 0$
BEQ	Equal	$Z = 1$
BVC	Overflow clear	$V = 0$
BVS	Overflow set	$V = 1$
BPL	Plus	$N = 0$
BMI	Minus	$N = 1$
BGE	Greater or equal	$N \oplus \vee$
BLT	Less than	$N \oplus \vee$
BGT	Greater than	$Z \vee (N \oplus \vee)$
BLE	Less or equal	$Z \vee (N \oplus \vee)$

JMP	—	Branches unconditionally to a specified address
BSR	—	Branches to a subroutine at a specified address
JSR	—	Branches to a subroutine at a specified address
RTS	—	Returns from a subroutine

STC	B/W	<p>CCR \rightarrow (EAd), EXR \rightarrow (EAd)</p> <p>Transfers CCR or EXR contents to a general purpose register in memory. Although CCR and EXR are 8-bit registers, word-size transfers are performed between registers and memory. The upper 8 bits are valid.</p>
ANDC	B	<p>CCR \wedge #IMM \rightarrow CCR, EXR \wedge #IMM \rightarrow EXR</p> <p>Logically ANDs the CCR or EXR contents with immediate data.</p>
ORC	B	<p>CCR \vee #IMM \rightarrow CCR, EXR \vee #IMM \rightarrow EXR</p> <p>Logically ORs the CCR or EXR contents with immediate data.</p>
XORC	B	<p>CCR \oplus #IMM \rightarrow CCR, EXR \oplus #IMM \rightarrow EXR</p> <p>Logically exclusive-ORs the CCR or EXR contents with immediate data.</p>
NOP	—	<p>PC + 2 \rightarrow PC</p> <p>Only increments the program counter.</p>

Until R4 = 0

else next;

Transfers a data block according to param
general registers R4L or R4, ER5, and ER6

R4L or R4: size of block (bytes)

ER5: starting source address

ER6: starting destination address

Execution of the next instruction begins as
transfer is completed.

Notes: 1. Size refers to the operand size.

B: Byte

W: Word

L: Longword

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS

Register Field: Specifies a general register. Address registers are specified by 3 bits, data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

Effective Address Extension: Eight, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.

Condition Field: Specifies the branching condition of Bcc instructions.

Figure 1.12 shows examples of instruction formats.




Figure 1.12 Instruction Formats

BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the

Table 1.4 Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment	@ERn+
	Register indirect with pre-decrement	@-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

1. Register Direct—Rn: The register field of the instruction specifies an 8-, 16-, or 32-bit register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

2. Register Indirect—@ERn: The register field of the instruction code specifies an 8-, 16-, or 32-bit register (ERn) which contains the address of the operand in memory. If the address is not the instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to be zero.

3. Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn): A 16-bit or 32-bit displacement contained in the instruction is added to an address register (ERn) specified in the register field of the instruction, and the sum gives the address of a memory operand. A 16-bit displacement is sign-extended when added.

- Register indirect with pre-decrement—@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register number in the instruction code, and the result becomes the address of a memory operand. The register value is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For word or longword access, the register value should be

5. Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32: The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32).

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 (H'FFFFFF). For a 16-bit absolute address the upper 16 bits are a sign extension. A 32-bit absolute address can access the entire address space.

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8 bits are all assumed to be 0 (H'00).

Table 1.5 indicates the accessible absolute address ranges.

Table 1.5 Absolute Address Access Ranges

Absolute Address		Normal Mode	Advanced Mode
Data address	8 bits (@aa:8)	H'FF00 to H'FFFF	H'FFFFFFF00 to H'FFFFFFF00
	16 bits (@aa:16)	H'0000 to H'FFFF	H'00000000 to H'00000000 H'FFFF8000 to H'FFFF8000
	32 bits (@aa:32)		H'00000000 to H'FFFFFFF00
Program instruction address	24 bits (@aa:24)		H'00000000 to H'00000000

For further details on the accessible range, refer to the relevant microcontroller hardware manual.

BSR instructions. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. Only the lower 24 bits of the branch address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to +32768 bytes (-16383 to +16384 words) from the branch instruction. The resulting value should be an even number of bytes.

8. Memory Indirect—@@aa:8: This mode can be used by the JMP and JSR instructions. The second byte of the instruction specifies a memory operand by an 8-bit absolute address. The memory operand contains a branch address. The upper bits of the absolute address are assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF in normal mode, H'000000 to H'000000FF in advanced mode). In normal mode the memory operand is a word operand. In advanced mode the branch address is 16 bits long. In advanced mode the memory operand is a longword operand. The first byte of which is assumed to be all 0 (H'00).

Note that the first part of the address range is also the exception vector area. For further details, refer to the relevant microcontroller hardware manual.

















Figure 1.13 Branch Address Specification in Memory Indirect Mode

No.	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Operand
1	Register direct (Rn) 		Operand is general register
2	Register indirect (@ERn) 		Operand is general register
3	Register indirect with displacement @(d:16, ERn) or @(d:32, ERn) 		Operand is general register
4	Register indirect with post-increment or pre-decrement <ul style="list-style-type: none"> Register indirect with post-increment @ERn+ Register indirect with pre-decrement @-ERn 		Operand is general register

No.	Addressing Mode and Instruction Format	Effective Address Calculation	E
5	<p>Absolute address</p> <p>@aa:8</p> <div style="border: 1px solid black; width: 100px; height: 20px; margin: 5px 0;"></div> <div style="display: flex; justify-content: space-between; width: 100px; height: 20px; border: 1px solid black;"> op abs </div> <p>@aa:16</p> <div style="display: flex; justify-content: space-between; width: 100px; height: 20px; border: 1px solid black;"> op abs </div> <p>@aa:24</p> <div style="display: flex; justify-content: space-between; width: 100px; height: 20px; border: 1px solid black;"> op abs </div> <p>@aa:32</p> <div style="display: flex; justify-content: space-between; width: 100px; height: 20px; border: 1px solid black;"> op abs </div>	<div style="display: flex; justify-content: space-between; width: 100px; height: 20px; border: 1px solid black;"> 31 </div> <div style="display: flex; justify-content: space-between; width: 100px; height: 20px; border: 1px solid black;"> 31 Sign ex </div> <div style="display: flex; justify-content: space-between; width: 100px; height: 20px; border: 1px solid black;"> 31 24 H'00 </div> <div style="display: flex; justify-content: space-between; width: 100px; height: 20px; border: 1px solid black;"> 31 </div>	<div style="border: 1px solid black; width: 100px; height: 20px; margin: 5px 0;"></div>
6	<p>Immediate #xx:8/#xx:16/#xx:32</p> <div style="display: flex; justify-content: space-between; width: 100px; height: 20px; border: 1px solid black;"> op IMM </div>		Operand

No.	Addressing Mode and Instruction Format	Effective Address Calculation	E
7	<p>Program-counter relative @(d:8, PC)/@(d:16, PC)</p> 		
8	<p>Memory indirect @aa:8</p> <ul style="list-style-type: none"> • Normal mode • Advanced mode 		

[1] **Mnemonic (Full Name)**

[2] **Type**

[3] **Operation**

[6] **Condition Code**

[4] **Assembly-Language Format**

[5] **Operand Size**

[7] **Description**

[8] **Available Registers**

[9] **Operand Format and Number of States Required for Execution**

[10] **Notes**

- [1] **Mnemonic (Full Name):** Gives the full and mnemonic names of the instruction.
- [2] **Type:** Indicates the type of instruction.
- [3] **Operation:** Describes the instruction in symbolic notation. (See section 2.1.2, Operation.)
- [4] **Assembly-Language Format:** Indicates the assembly-language format of the instruction. (See section 2.1.1, Assembler Format.)
- [5] **Operand Size:** Indicates the available operand sizes.
- [6] **Condition Code:** Indicates the effect of instruction execution on the flag bits in the processor. (See section 2.1.3, Condition Code.)
- [7] **Description:** Describes the operation of the instruction in detail.
- [8] **Available Registers:** Indicates which registers can be specified in the register field of the instruction.
- [9] **Operand Format and Number of States Required for Execution:** Shows the addressing modes and instruction format together with the number of states required for execution.
- [10] **Notes:** Gives notes concerning execution of the instruction.

Rev. 4.00 Feb 24, 2006 pa

REJ00

RENESAS

The operand size is byte (B), word (W), or longword (L). Some instructions are restricted to a limited set of operand sizes.

The symbol <EA> indicates that two or more addressing modes can be used. The H8S/300 supports the eight addressing modes listed next. Effective address calculation is described in section 1.7, Addressing Modes and Effective Address Calculation.

Symbol	Addressing Mode
Rn	Register direct
@ERn	Register indirect
@(d:16, ERn)/@(d:32, ERn)	Register indirect with displacement (16-bit or 32-bit)
@ERn+/@-ERn	Register indirect with post-increment or pre-decrement
@aa:8/@aa:16/@aa:24/@aa:32	Absolute address (8-bit, 16-bit, 24-bit, or 32-bit)
#xx:8/#xx:16/#xx:32	Immediate (8-bit, 16-bit, or 32-bit)
@(d:8, PC)/@(d:16, PC)	Program-counter relative (8-bit or 16-bit)
@@aa:8	Memory indirect

The suffixes :8, :16, :24, and :32 may be omitted. In particular, if the :8, :16, :24, or :32 designation is omitted in an absolute address or displacement, the assembler will optimize the length according to the value range. For details, refer to the H8S, H8/300 Series cross assembler user's manual.

Note: “:2” and “:3” in “#xx (:2)” and “#xx (:3)” indicate the specifiable bit length. Do not include (:2) or (:3) in the assembler notation.

Example: TRAPA #3

MAC	Multiply-accumulate register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Add
-	Subtract
×	Multiply
÷	Divide
^	Logical AND
∨	Logical OR
⊕	Logical exclusive OR
→	Transfer from the operand on the left to the operand on the right, or transfer the state on the left to the state on the right
¬	Logical NOT (logical complement)
() < >	Contents of effective address of the operand
:8/:16/ :24/:32	8-, 16-, 24-, or 32-bit length

Note: * General registers include 8-bit registers (R0H to R7H and R0L to R7L), 16-bit registers (R0 to R7 and E0 to E7), and 32-bit registers (ER0 to ER7).

1	Always set to 1
—	Not affected by execution of the instruction
Δ	Varies depending on conditions; see the notes

For details on changes of the condition code, see section 2.8, Condition Code Modification.

2.1.4 Instruction Format

The symbols used in the instruction format descriptions are listed below.


Symbol	Meaning
IMM	Immediate data (2, 3, 8, 16, or 32 bits)
abs	Absolute address (8, 16, 24, or 32 bits)
disp	Displacement (8, 16, or 32 bits)
rs, rd, rn	Register field (4 bits). The symbols rs, rd, and rn correspond to operands Rs, Rd, and Rn.
ers, erd, ern	Register field (3 bits). The symbols ers, erd, and ern correspond to operand symbols ERs, ERd, and ERn.

When used as a 32-bit register, it is specified by a 3-bit register field (ers, erd, or ern).

When used as a 16-bit register, it is specified by a 4-bit register field (rs, rd, or rn). The bits specify the register number. The upper bit is set to 1 to specify an extended register cleared to 0 to specify a general register (Rn).


When used as an 8-bit register, it is specified by a 4-bit register field (rs, rd, or rn). The bits specify the register number. The upper bit is set to 1 to specify a low register (RnL) and to 0 to specify a high register (RnH). This is shown next.

Address Register 32-Bit Register		16-Bit Register		8-Bit Register	
Register Field	General Register	Register Field	General Register	Register Field	General Register
000	ER0	0000	R0	0000	R0
001	ER1	0001	R1	0001	R1
.
.
111	ER7	0111	R7	0111	R7L
		1000	E0	1000	R0H
		1001	E1	1001	R1H
	
	
		1111	E7	1111	R7H



Example 2: To load bit 5 at address H'FFFF02 into the bit accumulator

BLD #5, @H'FFFF02



The operand size and addressing mode are as indicated for register or memory operand

Assembly-Language Format

ADD.B <EAs>, Rd

- H: Set to 1 if there is a carry at bit 7; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a carry at bit 7; otherwise cleared to 0.

Operand Size

Byte

Description

This instruction adds the source operand to the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Immediate	ADD.B	#xx:8, Rd	8	rd	IMM		
Register direct	ADD.B	Rs, Rd	0	8	rs	rd	

Notes

Assembly-Language Format

ADD.W <EAs>, Rd

- H: Set to 1 if there is a carry at b
otherwise cleared to 0.
- N: Set to 1 if the result is negativ
cleared to 0.
- Z: Set to 1 if the result is zero; o
cleared to 0.
- V: Set to 1 if an overflow occurs
cleared to 0.
- C: Set to 1 if there is a carry at b
otherwise cleared to 0.

Operand Size

Word

Description

This instruction adds the source operand to the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7

Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte		2nd byte		3rd byte
Immediate	ADD.W	#xx:16, Rd	7	9	1	rd	IMM
Register direct	ADD.W	Rs, Rd	0	9	rs	rd	

Notes

Assembly-Language Format

ADD.L <EAs>, ERd

Operand Size

Longword

- H: Set to 1 if there is a carry at bit 31; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a carry at bit 31; otherwise cleared to 0.

Description

This instruction adds the source operand to the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7

ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format									
			1st byte		2nd byte		3rd byte	4th byte	5th byte	6th byte		
Immediate	ADD.L	#xx:32, ERd	7	A	1	0	erd	IMM				
Register direct	ADD.L	ERs, ERd	0	A	1	ers	0	erd				

Notes

Rev. 4.00 Feb 24, 2006 page 50 of 322
REJ09B0139-0400

RENESAS

Assembly-Language Format

ADDS #1, ERd

ADDS #2, ERd

ADDS #4, ERd

H: Previous value remains unchanged

N: Previous value remains unchanged

Z: Previous value remains unchanged

V: Previous value remains unchanged

C: Previous value remains unchanged

Operand Size

Longword

Description

This instruction adds the immediate value 1, 2, or 4 to the contents of a 32-bit register (destination operand). Unlike the ADD instruction, it does not affect the condition codes.

Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ADDS	#1, ERd	0 B	0 0 erd		
Register direct	ADDS	#2, ERd	0 B	8 0 erd		
Register direct	ADDS	#4, ERd	0 B	9 0 erd		

Notes

Rev. 4.00 Feb 24, 2006 pa

REJ03

RENESAS

Assembly-Language Format

ADDX <EAs>, Rd

- H: Set to 1 if there is a carry at bit 7; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a carry at bit 7; otherwise cleared to 0.

Operand Size

Byte

Description

This instruction adds the source operand and carry flag to the contents of an 8-bit register (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Immediate	ADDX	#xx:8, Rd	9	rd	IMM		
Register direct	ADDX	Rs, Rd	0	E	rs	rd	

Notes

Assembly-Language Format

AND.B <EAs>, Rd

H: Previous value remains unchanged.
N: Set to 1 if the result is negative; cleared to 0.
Z: Set to 1 if the result is zero; cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Byte

Description

This instruction ANDs the source operand with the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte		2nd byte		3rd byte
Immediate	AND.B	#xx:8, Rd	E	rd	IMM		
Register direct	AND.B	Rs, Rd	1	6	rs	rd	

Notes

Assembly-Language Format

AND.W <EAs>, Rd

H: Previous value remains unchanged.
N: Set to 1 if the result is negative; cleared to 0.
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Word

Description

This instruction ANDs the source operand with the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7

Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Immediate	AND.W	#xx:16, Rd	7	9	6	rd	IMM
Register direct	AND.W	Rs, Rd	6	6	rs	rd	

Notes

Assembly-Language Format

AND.L <EAs>, ERd

H: Previous value remains unchanged
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Previous value remains unchanged

Operand Size

Longword

Description

This instruction ANDs the source operand with the contents of a 32-bit register ERd (source operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7

ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format										
			1st byte		2nd byte		3rd byte		4th byte		5th byte	6th byte	
Immediate	AND.L	#xx:32, ERd	7	A	6	0	erd					IMM	
Register direct	AND.L	ERs, ERd	0	1	F	0	6	6	0	ers	0	erd	

Notes

Assembly-Language Format

ANDC #xx:8, CCR

I: Stores the corresponding bit of
UI: Stores the corresponding bit of
H: Stores the corresponding bit of
U: Stores the corresponding bit of
N: Stores the corresponding bit of
Z: Stores the corresponding bit of
V: Stores the corresponding bit of
C: Stores the corresponding bit of

Operand Size

Byte

Description

This instruction ANDs the contents of the condition-code register (CCR) with immediate data and stores the result in the condition-code register. No interrupt requests, including NMI, are generated immediately after execution of this instruction.

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Immediate	ANDC	#xx:8, CCR	0 6	IMM		

Notes

Assembly-Language Format

ANDC #xx:8, EXR

H: Previous value remains unchanged
N: Previous value remains unchanged
Z: Previous value remains unchanged
V: Previous value remains unchanged
C: Previous value remains unchanged

Operand Size

Byte

Description

This instruction ANDs the contents of the extended control register (EXR) with immediate and stores the result in the extended control register. No interrupt requests, including maskable interrupts, are accepted for three states after execution of this instruction.

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Immediate	ANDC	#xx:8, EXR	0 1	4 1	0 6	IMM

Notes

Assembly-Language Format

BAND #xx:3, <EAd>


H: Previous value remains unchan
N: Previous value remains unchan
Z: Previous value remains unchan
V: Previous value remains unchan
C: Stores the result of the operati

Operand Size

Byte

Description

This instruction ANDs a specified bit in the destination operand with the carry flag and result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7


Operand Format and Number of States Required for Execution

Addressing Mode*	Mnemonic	Operands	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8			
Register direct	BAND	#xx:3, Rd	7	6	0:IMM	rd							
Register indirect	BAND	#xx:3, @ERd	7	C	0:erd	0	7	6	0:IMM	0			
Absolute address	BAND	#xx:3, @aa:8	7	E	abs	abs	7	6	0:IMM	0			
Absolute address	BAND	#xx:3, @aa:16	6	A	1	0	abs	abs	7	6	0:IMM	0	
Absolute address	BAND	#xx:3, @aa:32	6	A	3	0	abs	abs	7	6	0:IMM	0	

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.



- H: Previous value remains unchanged
- N: Previous value remains unchanged
- Z: Previous value remains unchanged
- V: Previous value remains unchanged
- C: Previous value remains unchanged

Operand Size

Description

If the condition specified in the condition field (cc) is true, a displacement is added to the program counter (PC) and execution branches to the resulting address. If the condition is false, the instruction is executed. The PC value used in the address calculation is the starting address of the instruction immediately following the Bcc instruction. The displacement is a signed 8-bit value. The branch destination address can be located in the range from -126 to +128 bytes from the Bcc instruction.

Mnemonic	Meaning	cc	Condition	Signed/Unsigned
BRA (BT)	Always (true)	0000	True	
BRN (BF)	Never (false)	0001	False	
BHI	High	0010	$C \vee Z = 0$	$X > Y$ (unsigned)
BLS	Low or Same	0011	$C \vee Z = 1$	$X \leq Y$ (unsigned)
BCC (BHS)	Carry Clear (High or Same)	0100	$C = 0$	$X \geq Y$ (unsigned)
BCS (BLO)	Carry Set (LOW)	0101	$C = 1$	$X < Y$ (unsigned)
BNE	Not Equal	0110	$Z = 0$	$X \neq Y$ (unsigned or signed)
BEQ	Equal	0111	$Z = 1$	$X = Y$ (unsigned or signed)
BVC	oVerflow Clear	1000	$V = 0$	
BVS	oVerflow Set	1001	$V = 1$	
BPL	PLus	1010	$N = 0$	
BMI	MInus	1011	$N = 1$	
BGE	Greater or Equal	1100	$N \oplus V = 0$	$X \geq Y$ (signed)
BLT	Less Than	1101	$N \oplus V = 1$	$X < Y$ (signed)
BGT	Greater Than	1110	$Z \vee (N \oplus V) = 0$	$X > Y$ (signed)
BLE	Less or Equal	1111	$Z \vee (N \oplus V) = 1$	$X \leq Y$ (signed)

Note: * If the immediately preceding instruction is a CMP instruction, X is the general register containing the destination operand and Y is the source operand.



Program-counter relative	BRN (BF)	d:8	4	1	disp	
		d:16	5	8	1	0
Program-counter relative	BHI	d:8	4	2	disp	
		d:16	5	8	2	0
Program-counter relative	BLS	d:8	4	3	disp	
		d:16	5	8	3	0
Program-counter relative	Bcc (BHS)	d:8	4	4	disp	
		d:16	5	8	4	0
Program-counter relative	BCS (BLO)	d:8	4	5	disp	
		d:16	5	8	5	0
Program-counter relative	BNE	d:8	4	6	disp	
		d:16	5	8	6	0
Program-counter relative	BEQ	d:8	4	7	disp	
		d:16	5	8	7	0
Program-counter relative	BVC	d:8	4	8	disp	
		d:16	5	8	8	0
Program-counter relative	BVS	d:8	4	9	disp	
		d:16	5	8	9	0
Program-counter relative	BPL	d:8	4	A	disp	
		d:16	5	8	A	0
Program-counter relative	BMI	d:8	4	B	disp	
		d:16	5	8	B	0
Program-counter relative	BGE	d:8	4	C	disp	
		d:16	5	8	C	0
Program-counter relative	BLT	d:8	4	D	disp	
		d:16	5	8	D	0
Program-counter relative	BGT	d:8	4	E	disp	
		d:16	5	8	E	0
Program-counter relative	BLE	d:8	4	F	disp	
		d:16	5	8	F	0

Notes

1. The branch destination address must be even.
2. In machine language BRA, BRN, BCC, and BCS are identical to BT, BF, BHS, and BLS respectively.

Assembly-Language Format

BCLR #xx:3, <EAd>

BCLR Rn, <EAd>


H: Previous value remains unchan
N: Previous value remains unchan
Z: Previous value remains unchan
V: Previous value remains unchan
C: Previous value remains unchan

Operand Size

Byte

Description

This instruction clears a specified bit in the destination operand to 0. The bit number can be specified by 3-bit immediate data, or by the lower three bits of an 8-bit register Rn. The bit is not tested. The condition-code flags are not altered.



Available Registers

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Rn: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode*	Mnemonic	Operands	Instruction Format											
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8				
Register direct	BCLR	#xx:3, Rd	7	2	0:IMM	rd								
Register indirect	BCLR	#xx:3, @ERd	7	D	0:erd	0	7	2	0:IMM	0				
Absolute address	BCLR	#xx:3, @aa:8	7	F	abs		7	2	0:IMM	0				
Absolute address	BCLR	#xx:3, @aa:16	6	A	1	8		abs			7	2	0:IMM	0
Absolute address	BCLR	#xx:3, @aa:32	6	A	3	8				abs				
Register direct	BCLR	Rn, Rd	6	2	m	rd								
Register indirect	BCLR	Rn, @ERd	7	D	0:erd	0	6	2	m	0				
Absolute address	BCLR	Rn, @aa:8	7	F	abs		6	2	m	0				
Absolute address	BCLR	Rn, @aa:16	6	A	1	8		abs			6	2	m	0
Absolute address	BCLR	Rn, @aa:32	6	A	3	8				abs				

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Assembly-Language Format

BIAND #xx:3, <EAd>


H: Previous value remains unchan
N: Previous value remains unchar
Z: Previous value remains unchar
V: Previous value remains unchar
C: Stores the result of the operati

Operand Size

Byte

Description

This instruction ANDs the inverse of a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode*	Mnemonic	Operands	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8			
Register direct	BI/AND	#xx:3, Rd	7	6 1:IMM; rd									
Register indirect	BI/AND	#xx:3, @ERd	7	0:erd	7	6 1:IMM; 0							
Absolute address	BI/AND	#xx:3, @aa:8	7	E abs	7	6 1:IMM; 0							
Absolute address	BI/AND	#xx:3, @aa:16	6	A 1	0	abs	7	6 1:IMM; 0					
Absolute address	BI/AND	#xx:3, @aa:32	6	A 3	0	abs	7	6 1:IMM; 0					

Note: * The addressing mode is the addressing mode of the destination operand <E/Ad>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Assembly-Language Format

BILD #xx:3, <EAd>


H: Previous value remains unchan
N: Previous value remains unchan
Z: Previous value remains unchan
V: Previous value remains unchan
C: Loaded with the inverse of the
bit.

Operand Size

Byte

Description

This instruction loads the inverse of a specified bit from the destination operand into the flag. The bit number is specified by 3-bit immediate data. The destination operand content remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode*	Mnemonic	Operands	Instruction Format											
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8				
Register direct	BILD	#xx:3, Rd	7	7	1:IMM; rd									
Register indirect	BILD	#xx:3, @ERd	7	C	0;erd	0	7	7	1:IMM; 0					
Absolute address	BILD	#xx:3, @aa:8	7	E	abs		7	7	1:IMM; 0					
Absolute address	BILD	#xx:3, @aa:16	6	A	1	0	abs			7	7	1:IMM; 0		
Absolute address	BILD	#xx:3, @aa:32	6	A	3	0	abs			abs				

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Assembly-Language Format

BIOR #xx:3, <EAd>


H: Previous value remains unchan
N: Previous value remains unchar
Z: Previous value remains unchar
V: Previous value remains unchar
C: Stores the result of the operati

Operand Size

Byte

Description

This instruction ORs the inverse of a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode*	Mnemonic	Operands	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8			
Register direct	BIOR	#xx:3, Rd	7	4	1:IMM; rd								
Register indirect	BIOR	#xx:3, @ERd	7	C	0:erd; 0	7	4	1:IMM; 0					
Absolute address	BIOR	#xx:3, @aa:8	7	E	abs	7	4	1:IMM; 0					
Absolute address	BIOR	#xx:3, @aa:16	6	A	1	0	abs		7	4	1:IMM; 0		
Absolute address	BIOR	#xx:3, @aa:32	6	A	3	0		abs				7	4

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Assembly-Language Format

BIST #xx:3, <EAd>


H: Previous value remains unchan
N: Previous value remains unchar
Z: Previous value remains unchar
V: Previous value remains unchar
C: Previous value remains unchar

Operand Size

Byte

Description

This instruction stores the inverse of the carry flag in a specified bit location in the destination operand. The bit number is specified by 3-bit immediate data. Other bits in the destination operand remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode*	Mnemonic	Operands	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte			
Register direct	BIST	#xx:3, Rd	6	7	1:IMM: rd								
Register indirect	BIST	#xx:3, @ERd	7	D	0:erd: 0	6	7	1:IMM: 0					
Absolute address	BIST	#xx:3, @aa:8	7	F	abs	6	7	1:IMM: 0					
Absolute address	BIST	#xx:3, @aa:16	6	A	1	8	abs	abs	6	7	1:IMM: 0		
Absolute address	BIST	#xx:3, @aa:32	6	A	3	8	abs	abs	6	7	1:IMM: 0	6	7

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Assembly-Language Format

BIXOR #xx:3, <EAd>


H: Previous value remains unchan
N: Previous value remains unchan
Z: Previous value remains unchan
V: Previous value remains unchan
C: Stores the result of the operati

Operand Size

Byte

Description

This instruction exclusively ORs the inverse of a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode*	Mnemonic	Operands	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte			
Register direct	BIXOR	#xx:3, Rd	7	5	1:IMM: rd								
Register indirect	BIXOR	#xx:3, @ERd	7	C	0:erd: 0	7	5	1:IMM: 0					
Absolute address	BIXOR	#xx:3, @aa:8	7	E	abs	7	5	1:IMM: 0					
Absolute address	BIXOR	#xx:3, @aa:16	6	A	1	0	abs		7	5	1:IMM: 0		
Absolute address	BIXOR	#xx:3, @aa:32	6	A	3	0	abs					7	5

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Assembly-Language Format

BLD #xx:3, <EAd>


H: Previous value remains unchan
N: Previous value remains unchan
Z: Previous value remains unchan
V: Previous value remains unchan
C: Loaded from the specified bit.

Operand Size

Byte

Description

This instruction loads a specified bit from the destination operand into the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain u



Available Registers

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode*	Mnemonic	Operands	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte			
Register direct	BLD	#xx:3, Rd	7	7	0:IMM: rd								
Register indirect	BLD	#xx:3, @ERd	7	C	0:erd: 0	7	7	0:IMM: 0					
Absolute address	BLD	#xx:3, @aa:8	7	E	abs	7	7	0:IMM: 0					
Absolute address	BLD	#xx:3, @aa:16	6	A	1	0	abs	7	7	0:IMM: 0			
Absolute address	BLD	#xx:3, @aa:32	6	A	3	0	abs						

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Assembly-Language Format

BNOT #xx:3, <EAd>

BNOT Rn, <EAd>

H: Previous value remains unchan

N: Previous value remains unchan

Z: Previous value remains unchan

V: Previous value remains unchan


C: Previous value remains unchan

Operand Size

Byte

Description

This instruction inverts a specified bit in the destination operand. The bit number is specified by the bit immediate data or by the lower 3 bits of an 8-bit register Rn. The specified bit is not inverted if the bit number is 0. The condition code remains unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Rn: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode*	Mnemonic	Operands	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte			
Register direct	BNOT	#xx:3, Rd	7	1 0:IMM: rd									
Register indirect	BNOT	#xx:3, @ERd	7	D 0:erd: 0	7	1 0:IMM: 0							
Absolute address	BNOT	#xx:3, @aa:8	7	F abs	7	1 0:IMM: 0							
Absolute address	BNOT	#xx:3, @aa:16	6	A 1 8			abs	7	1 0:IMM: 0				
Absolute address	BNOT	#xx:3, @aa:32	6	A 3 8			abs					7	1 0:IMM: 0
Register direct	BNOT	Rn, Rd	6	1 rn rd									
Register indirect	BNOT	Rn, @ERd	7	D 0:erd: 0	6	1 rn 0							
Absolute address	BNOT	Rn, @aa:8	7	F abs	6	1 rn 0							
Absolute address	BNOT	Rn, @aa:16	6	A 1 8			abs	6	1 rn 0				
Absolute address	BNOT	Rn, @aa:32	6	A 3 8			abs					6	1 rn

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Assembly-Language Format

BOR #xx:3, <EAd>


H: Previous value remains unchan
N: Previous value remains unchar
Z: Previous value remains unchar
V: Previous value remains unchar
C: Stores the result of the operati

Operand Size

Byte

Description

This instruction ORs a specified bit in the destination operand with the carry flag and stores the result in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode*	Mnemonic	Operands	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte			
Register direct	BOR	#xx:3, Rd	7	4	0:IMM: rd								
Register indirect	BOR	#xx:3, @ERd	7	C	0:erd: 0	7	4	0:IMM: 0					
Absolute address	BOR	#xx:3, @aa:8	7	E	abs	7	4	0:IMM: 0					
Absolute address	BOR	#xx:3, @aa:16	6	A	1	0	abs	7	4	0:IMM: 0			
Absolute address	BOR	#xx:3, @aa:32	6	A	3	0	abs						

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Assembly-Language Format

BSET #xx:3, <EAd>

BSET Rn, <EAd>


H: Previous value remains unchan
N: Previous value remains unchan
Z: Previous value remains unchan
V: Previous value remains unchan
C: Previous value remains unchan

Operand Size

Byte

Description

This instruction sets a specified bit in the destination operand to 1. The bit number can be specified by 3-bit immediate data, or by the lower three bits of an 8-bit register Rn. The bit is not tested. The condition code flags are not altered.



Available Registers

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Rn: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode*	Mnemonic	Operands	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte			
Register direct	BSET	#xx:3, Rd	7	0	0:IMM: rd								
Register indirect	BSET	#xx:3, @ERd	7	D	0:erd: 0	7	0	0:IMM: 0					
Absolute address	BSET	#xx:3, @aa:8	7	F	abs	7	0	0:IMM: 0					
Absolute address	BSET	#xx:3, @aa:16	6	A	1	8		abs	7	0	0:IMM: 0		
Absolute address	BSET	#xx:3, @aa:32	6	A	3	8		abs					
Register direct	BSET	Rn, Rd	6	0	rn	rd							
Register indirect	BSET	Rn, @ERd	7	D	0:erd: 0	6	0	rn	0				
Absolute address	BSET	Rn, @aa:8	7	F	abs	6	0	rn	0				
Absolute address	BSET	Rn, @aa:16	6	A	1	8		abs	6	0	rn	0	
Absolute address	BSET	Rn, @aa:32	6	A	3	8		abs					

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Assembly-Language Format

BSR disp

H: Previous value remains unchan
 N: Previous value remains unchar
 Z: Previous value remains unchar
 V: Previous value remains unchar
 C: Previous value remains unchar

Operand Size



—

Description

This instruction branches to a subroutine at a specified address. It pushes the program counter (PC) value onto the stack as a restart address, then adds a specified displacement to the PC and branches to the resulting address. The PC value pushed onto the stack is the address of the instruction following the BSR instruction. The displacement is a signed 8-bit or 16-bit value. The possible branching range is -126 to $+128$ bytes or -32766 to $+32768$ bytes from the address of the BSR instruction.

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				No. of States Normal
			1st byte	2nd byte	3rd byte	4th byte	
Program-counter relative	BSR	d:8	5	5	disp		3
		d:16	5	C	0	0	disp



Assembly-Language Format

BST #xx:3, <EAd>


H: Previous value remains unchan
N: Previous value remains unchan
Z: Previous value remains unchan
V: Previous value remains unchan
C: Previous value remains unchan

Operand Size

Byte

Description

This instruction stores the carry flag in a specified bit location in the destination operand. The bit number is specified by 3-bit immediate data.



Available Registers

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode*	Mnemonic	Operands	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte			
Register direct	BST	#xx:3, Rd	6	7	0:IMM: rd								
Register indirect	BST	#xx:3, @ERd	7	D	0:erd: 0	6	7	0:IMM: 0					
Absolute address	BST	#xx:3, @aa:8	7	F	abs	6	7	0:IMM: 0					
Absolute address	BST	#xx:3, @aa:16	6	A	1	8	abs		6	7	0:IMM: 0		
Absolute address	BST	#xx:3, @aa:32	6	A	3	8	abs					6	7

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Assembly-Language Format

BTST #xx:3, <EAd>

BTST Rn, <EAd>


H: Previous value remains unchan
N: Previous value remains unchan
Z: Set to 1 if the specified bit is z
otherwise cleared to 0.
V: Previous value remains unchan
C: Previous value remains unchan

Operand Size

Byte

Description

This instruction tests a specified bit in the destination operand and sets or clears the zero flag according to the result. The bit number can be specified by 3-bit immediate data, or by three bits of an 8-bit register Rn. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Rn: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode*	Mnemonic	Operands	Instruction Format												
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte					
Register direct	BTST	#xx:3, Rd	7	3	0:IMM	rd									
Register indirect	BTST	#xx:3, @ERd	7	C	0:rd	0	7	3	0:IMM	0					
Absolute address	BTST	#xx:3, @aa:8	7	E	abs		7	3	0:IMM	0					
Absolute address	BTST	#xx:3, @aa:16	6	A	1	0			abs		7	3	0:IMM	0	
Absolute address	BTST	#xx:3, @aa:32	6	A	3	0									
Register direct	BTST	Rn, Rd	6	3	rn	rd									
Register indirect	BTST	Rn, @ERd	7	C	0:rd	0	6	3	rn	0					
Absolute address	BTST	Rn, @aa:8	7	E	abs		6	3	rn	0					
Absolute address	BTST	Rn, @aa:16	6	A	1	0			abs		6	3	rn	0	
Absolute address	BTST	Rn, @aa:32	6	A	3	0									

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Assembly-Language Format

BXOR #xx:3, <EAd>


H: Previous value remains unchan
N: Previous value remains unchan
Z: Previous value remains unchan
V: Previous value remains unchan
C: Stores the result of the operati

Operand Size

Byte

Description

This instruction exclusively ORs a specified bit in the destination operand with the carry flag. The result is stored in the carry flag. The bit number is specified by 3-bit immediate data. The destination operand contents remain unchanged.



Available Registers

Rd: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode*	Mnemonic	Operands	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte			
Register direct	BXOR	#xx:3, Rd	7	5	0:IMM: rd								
Register indirect	BXOR	#xx:3, @ERd	7	C	0:erd: 0	7	5	0:IMM: 0					
Absolute address	BXOR	#xx:3, @aa:8	7	E	abs	7	5	0:IMM: 0					
Absolute address	BXOR	#xx:3, @aa:16	6	A	1	0	abs	7	5	0:IMM: 0			
Absolute address	BXOR	#xx:3, @aa:32	6	A	3	0	abs						

Note: * The addressing mode is the addressing mode of the destination operand <EAd>.

Notes

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Assembly-Language Format

CLRMAC

H: Previous value remains unchan
N: Previous value remains unchar
Z: Previous value remains unchar
V: Previous value remains unchar
C: Previous value remains unchar

Operand Size

—

Description

This instruction simultaneously clears registers MACH and MACL.

It is supported only by the H8S/2600 CPU.

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
—	CLRMAC	—	0 \vdots 1	A \vdots 0		

Note: * A maximum of three additional states are required for execution of this instruction within the multiplier after execution of a MAC instruction. For example, if there is a one-state instruction (such as MAC) between the MAC instruction and this instruction, this instruction will be two states longer.

The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.

Notes

Execution of this instruction also clears the overflow flag in the multiplier to 0.

Assembly-Language Format

CMP .B <EAs>, Rd

- H: Set to 1 if there is a borrow at the end of the operation; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a borrow at the end of the operation; otherwise cleared to 0.

Operand Size

Byte

Description

This instruction subtracts the source operand from the contents of an 8-bit register Rd (source operand) and sets or clears the condition code bits according to the result. The contents of register Rd remain unchanged.

Available Registers

Rd: R0L to R7L, R0H to R7H

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Immediate	CMP.B	#xx:8, Rd	A rd	IMM		
Register direct	CMP.B	Rs, Rd	1 C	rs rd		

Notes

Rev. 4.00 Feb 24, 2006 pa

REJ03

RENESAS

Assembly-Language Format

CMP.W <EAs>, Rd

Operand Size

Word

- H: Set to 1 if there is a borrow at
otherwise cleared to 0.
- N: Set to 1 if the result is negative
cleared to 0.
- Z: Set to 1 if the result is zero; oth
cleared to 0.
- V: Set to 1 if an overflow occurs;
cleared to 0.
- C: Set to 1 if there is a borrow at
otherwise cleared to 0.

Description

This instruction subtracts the source operand from the contents of a 16-bit register Rd (operand) and sets or clears the condition code bits according to the result. The contents of bit register Rd remain unchanged.

Available Registers

Rd: R0 to R7, E0 to E7

Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Immediate	CMP.W	#xx:16, Rd	7 9	2 rd	IMM	
Register direct	CMP.W	Rs, Rd	1 D	rs rd		

Notes

Assembly-Language Format

CMP.L <EAs>, ERd

Operand Size

Longword

H: Set to 1 if there is a borrow at the end of the operation; otherwise cleared to 0.
N: Set to 1 if the result is negative; otherwise cleared to 0.
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Set to 1 if an overflow occurs; otherwise cleared to 0.
C: Set to 1 if there is a borrow at the end of the operation; otherwise cleared to 0.

Description

This instruction subtracts the source operand from the contents of a 32-bit register ERd (destination operand) and sets or clears the condition code bits according to the result. The contents of the 32-bit register ERd remain unchanged.

Available Registers

ERd: ER0 to ER7

ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format							
			1st byte		2nd byte		3rd byte	4th byte	5th byte	6th byte
Immediate	CMP.L	#xx:32, ERd	7	A	2	0	IMM			
Register direct	CMP.L	ERs, ERd	1	F	1	ers	0	erd		

Notes

Rev. 4.00 Feb 24, 2006 pa

REJ05

 RENESAS

Assembly-Language Format

DAA Rd

Operand Size

Byte

- H: Undetermined (no guaranteed)
- N: Set to 1 if the adjusted result is otherwise cleared to 0.
- Z: Set to 1 if the adjusted result is otherwise cleared to 0.
- V: Undetermined (no guaranteed)
- C: Set to 1 if there is a carry at bit otherwise left unchanged.

Description

Given that the result of an addition operation performed by an ADD.B or ADDX instruction, 4-bit BCD data is contained in an 8-bit register Rd and the carry and half-carry flags, the instruction adjusts the contents of the 8-bit register Rd (destination operand) by adding H'60, or H'66 according to the table below.

C Flag before Adjustment	Upper 4 Bits before Adjustment	H Flag before Adjustment	Lower 4 Bits before Adjustment	Value Added (Hexadecimal)	Ad
0	0 to 9	0	0 to 9	00	
0	0 to 8	0	A to F	06	
0	0 to 9	1	0 to 3	06	
0	A to F	0	0 to 9	60	
0	9 to F	0	A to F	66	
0	A to F	1	0 to 3	66	
1	0 to 2	0	0 to 9	60	
1	0 to 2	0	A to F	66	
1	0 to 3	1	0 to 3	66	

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	DAA	Rd	0 F	0 rd		

Notes

Valid results (8-bit register Rd contents and C, V, Z, N, and H flags) are not assured if this instruction is executed under conditions other than those described above.

Assembly-Language Format

DAS Rd

Operand Size

Byte

- H: Undetermined (no guaranteed)
 N: Set to 1 if the adjusted result is otherwise cleared to 0.
 Z: Set to 1 if the adjusted result is otherwise cleared to 0.
 V: Undetermined (no guaranteed)
 C: Previous value remains unchan

Description

Given that the result of a subtraction operation performed by a SUB.B, SUBX.B, or NE instruction on 4-bit BCD data is contained in an 8-bit register Rd and the carry and half-carry flags, the DAS instruction adjusts the contents of the 8-bit register Rd (destination operand) by adding H'00, H'FA, H'A0, or H'9A according to the table below.

C Flag before Adjustment	Upper 4 Bits before Adjustment	H Flag before Adjustment	Lower 4 Bits before Adjustment	Value Added (Hexadecimal)	Ad
0	0 to 9	0	0 to 9	00	
0	0 to 8	1	6 to F	FA	
1	7 to F	0	0 to 9	A0	
1	6 to F	1	6 to F	9A	

Available Registers

Rd: R0L to R7L, R0H to R7H

Notes

Valid results (8-bit register Rd contents and C, V, Z, N, and H flags) are not assured if this instruction is executed under conditions other than those described above.

Assembly-Language Format

DEC.B Rd

Operand Size

Byte

H: Previous value remains unchanged.
N: Set to 1 if the result is negative; cleared to 0.
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Set to 1 if an overflow occurs; cleared to 0.
C: Previous value remains unchanged.

Description

This instruction decrements an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format					
			1st byte	2nd byte	3rd byte	4th byte		
Register direct	DEC.B	Rd	1	A	0	rd		

Notes

An overflow is caused by the operation $H'80 - 1 \rightarrow H'7F$.

Assembly-Language Format

DEC.W #1, Rd

DEC.W #2, Rd

H: Previous value remains unchanged.
N: Set to 1 if the result is negative; cleared to 0.
Z: Set to 1 if the result is zero; cleared to 0.
V: Set to 1 if an overflow occurs; cleared to 0.
C: Previous value remains unchanged.

Operand Size

Word

Description

This instruction subtracts the immediate value 1 or 2 from the contents of a 16-bit register (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Register direct	DEC.W	#1, Rd	1	B	5	rd	
Register direct	DEC.W	#2, Rd	1	B	D	rd	

Notes

An overflow is caused by the operations H'8000 - 1 → H'7FFF, H'8000 - 2 → H'7FFF, H'8001 - 2 → H'7FFF.

Assembly-Language Format

DEC.L #1, ERd

DEC.L #2, ERd

Operand Size

Longword

H: Previous value remains unchanged.
N: Set to 1 if the result is negative; cleared to 0.
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Set to 1 if an overflow occurs; cleared to 0.
C: Previous value remains unchanged.

Description

This instruction subtracts the immediate value 1 or 2 from the contents of a 32-bit register (destination operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format					
			1st byte	2nd byte	3rd byte	4th byte		
Register direct	DEC.L	#1, ERd	1	B	7	0 erd		
Register direct	DEC.L	#2, ERd	1	B	F	0 erd		

Notes

An overflow is caused by the operations $H'80000000 - 1 \rightarrow H'7FFFFFFF$, $H'80000000 - H'7FFFFFFE$, and $H'80000001 - 2 \rightarrow H'7FFFFFFF$.

Assembly-Language Format

DIVXS . B Rs, Rd


H: Previous value remains unchanged
N: Set to 1 if the quotient is negative; otherwise cleared to 0.
Z: Set to 1 if the divisor is zero; otherwise cleared to 0.
V: Previous value remains unchanged
C: Previous value remains unchanged

Operand Size

Byte

Description

This instruction divides the contents of a 16-bit register Rd (destination operand) by the contents of an 8-bit register Rs (source operand) and stores the result in the 16-bit register Rd. The result is signed. The operation performed is 16 bits ÷ 8 bits → 8-bit quotient and 8-bit remainder. The 8-bit quotient is placed in the lower 8 bits of Rd. The remainder is placed in the upper 8 bits of Rd. The sign of the remainder matches the sign of the dividend.



Valid results are not assured if division by zero is attempted or an overflow occurs.

Available Registers

Rd: R0 to R7, E0 to E7

Rs: R0L to R7L, R0H to R7H

Notes

The N flag is set to 1 if the dividend and divisor have different signs, and cleared to 0 if they have the same sign. The N flag may therefore be set to 1 when the quotient is zero.

Assembly-Language Format

DIVXS.W Rs, ERd


H: Previous value remains unchanged
N: Set to 1 if the quotient is negative; otherwise cleared to 0.
Z: Set to 1 if the divisor is zero; otherwise cleared to 0.
V: Previous value remains unchanged
C: Previous value remains unchanged

Operand Size

Word

Description

This instruction divides the contents of a 32-bit register ERd (destination operand) by the contents of a 16-bit register Rs (source operand) and stores the result in the 32-bit register ERd. The division is signed. The operation performed is 32 bits ÷ 16 bits → 16-bit quotient and 16-bit remainder. The quotient is placed in the lower 16 bits (Rd) of the 32-bit register ERd. The remainder is placed in the upper 16 bits (Ed). The sign of the remainder matches the sign of the dividend.



Valid results are not assured if division by zero is attempted or an overflow occurs.

Available Registers

ERd: ER0 to ER7

Rs: R0 to R7, E0 to E7

Notes

The N flag is set to 1 if the dividend and divisor have different signs, and cleared to 0 if they have the same sign. The N flag may therefore be set to 1 when the quotient is zero.

Assembly-Language Format

DIVXU.B Rs, Rd


H: Previous value remains unchanged.
N: Set to 1 if the divisor is negative; otherwise cleared to 0.
Z: Set to 1 if the divisor is zero; otherwise cleared to 0.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

Operand Size

Byte

Description

This instruction divides the contents of a 16-bit register Rd (destination operand) by the contents of an 8-bit register Rs (source operand) and stores the result in the 16-bit register Rd. The result is unsigned. The operation performed is 16 bits ÷ 8 bits → 8-bit quotient and 8-bit remainder. The quotient is placed in the lower 8 bits of Rd. The remainder is placed in the upper 8 bits of Rd.



Valid results are not assured if division by zero is attempted or an overflow occurs.

Available Registers

Rd: R0 to R7, E0 to E7

Rs: R0L to R7L, R0H to R7H

Assembly-Language Format

DIVXU.W Rs, ERd


H: Previous value remains unchanged.
N: Set to 1 if the divisor is negative; otherwise cleared to 0.
Z: Set to 1 if the divisor is zero; otherwise cleared to 0.
V: Previous value remains unchanged.
C: Previous value remains unchanged.

Operand Size

Word

Description

This instruction divides the contents of a 32-bit register ERd (destination operand) by the contents of a 16-bit register Rs (source register) and stores the result in the 32-bit register ERd. The division is unsigned. The operation performed is 32 bits ÷ 16 bits → 16-bit quotient and 16-bit remainder. The quotient is placed in the lower 16 bits (Rd) of the 32-bit register ERd. The remainder is placed in the upper 16 bits of (Ed).



Valid results are not assured if division by zero is attempted or an overflow occurs.

Available Registers

ERd: ER0 to ER7

Rs: R0 to R7, E0 to E7

else next;

Assembly-Language Format

EEPMOV.B

H: Previous value remains unchanged
N: Previous value remains unchanged
Z: Previous value remains unchanged
V: Previous value remains unchanged
C: Previous value remains unchanged

Operand Size

—

Description

This instruction performs a block data transfer. It moves data from the memory location in ER5 to the memory location specified in ER6, increments ER5 and ER6, decrements R4L, and repeats these operations until R4L reaches zero. Execution then proceeds to the next instruction. The data transfer is performed a byte at a time, with R4L indicating the number of bytes transferred. The byte symbol in the assembly-language format designates the size of R4L (which limits the maximum number of bytes that can be transferred to 255). No interrupts are allowed while the block transfer is in progress.

When the EEPMOV.B instruction ends, R4L contains 0 (zero), and ER5 and ER6 contain the transfer address + 1.

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
—	EEPMOV.B		7 : B	5 : C	5 : 9	8 : F

Note: * n is the initial value of R4L. Although n bytes of data are transferred, 2(n + 1) data accesses are performed, requiring 2(n + 1) states. (n = 0, 1, 2, ..., 255).

Notes

This instruction first reads the memory locations indicated by ER5 and ER6, then carries out the block data transfer.

else next;

Assembly-Language Format

EEPMOV.W

H: Previous value remains unchan
N: Previous value remains unchan
Z: Previous value remains unchan
V: Previous value remains unchan
C: Previous value remains unchan

Operand Size

—

Description

This instruction performs a block data transfer. It moves data from the memory location in ER5 to the memory location specified in ER6, increments ER5 and ER6, decrements R4, and repeats these operations until R4 reaches zero. Execution then proceeds to the next instruction. The data transfer is performed a byte at a time, with R4 indicating the number of bytes transferred. The word symbol in the assembly-language format designates the size of R4 (with a maximum 65535 bytes to be transferred). All interrupts are detected while the block transfer is in progress.

If no interrupt occurs while the EEPMOV.W instruction is executing, when the EEPMOV.W instruction ends, R4 contains 0 (zero), and ER5 and ER6 contain the last transfer addresses.

If an interrupt occurs, interrupt exception handling begins after the current byte has been transferred. R4 indicates the number of bytes remaining to be transferred. ER5 and ER6 contain the next transfer addresses. The program counter value pushed onto the stack in interrupt exception handling is the address of the next instruction after the EEPMOV.W instruction.

See the note on EEPMOV.W instruction and interrupt.

Note: * n is the initial value of R4. Although n bytes of data are transferred, 2(n + 1) data accesses are performed, requiring 2(n + 1) states. (n = 0, 1, 2, ..., 65535).

Notes

This instruction first reads memory at the addresses indicated by ER5 and ER6, then carries out the block data transfer.

EEPMOV.W Instruction and Interrupt

If an interrupt request occurs while the EEPMOV.W instruction is being executed, interrupt exception handling is carried out after the current byte has been transferred. Register ER5 is then set to the address of the next byte to be transferred, and the program counter is set to the address of the next instruction after the EEPMOV.W instruction. Register ER6 is then set to the address of the next instruction after the EEPMOV.W instruction. Register R4 is then set to the number of bytes remaining to be transferred. Register R4 is then set to the number of bytes remaining to be transferred. Register R4 is then set to the number of bytes remaining to be transferred. Register R4 is then set to the number of bytes remaining to be transferred.

ER5: address of the next byte to be transferred

ER6: destination address of the next byte

R4: number of bytes remaining to be transferred

The program counter value pushed on the stack in interrupt exception handling is the address of the next instruction after the EEPMOV.W instruction. Programs should be coded as follows to allow for interrupts during execution of the EEPMOV.W instruction.

Example:

```
L1: EEPMOV.W
    MOV.W    R4, R4
    BNE     L1
```

Interrupt requests other than NMI are not accepted if they are masked in the CPU.

During execution of the EEPMOV.B instruction no interrupts are accepted, including

EXTS.W Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Operand Size

Word

Description

This instruction copies the sign of the lower 8 bits in a 16-bit register Rd in the upward direction (copies Rd bit 7 to bits 15 to 8) to extend the data to signed word data.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	EXTS.W	Rd	1 7	D rd		

Notes

Assembly-Language Format

EXTS.L ERd


H: Previous value remains unchanged.
N: Set to 1 if the result is negative; cleared to 0.
Z: Set to 1 if the result is zero; cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Longword

Description

This instruction copies the sign of the lower 16 bits in a 32-bit register ERd in the upward direction (copies ERd bit 15 to bits 31 to 16) to extend the data to signed longword data.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	EXTS.L	ERd	1 7	F 0 ERd		

Notes


- H: Previous value remains unchanged.
- N: Always cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Operand Size

Word

Description

This instruction extends the lower 8 bits in a 16-bit register Rd to word data by padding zeros. That is, it clears the upper 8 bits of Rd (bits 15 to 8) to 0.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	EXTU.W	Rd	1 ⋮ 7	5 ⋮ rd		

Notes

Assembly-Language Format

EXTU.L ERd


- H: Previous value remains unchanged.
- N: Always cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Operand Size

Longword

Description

This instruction extends the lower 16 bits (general register Rd) in a 32-bit register ERd longword data by padding with zeros. That is, it clears the upper 16 bits of ERd (bits 31 to 16) to 0.

**Available Registers**

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	EXTU.L	ERd	1 7	7 0:erd		

Notes

Assembly-Language Format

INC.B Rd

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; cleared to 0.
- C: Previous value remains unchanged.

Operand Size

Byte

Description

This instruction increments an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format					
			1st byte	2nd byte	3rd byte	4th byte		
Register direct	INC.B	Rd	0	A	0	rd		

Notes

An overflow is caused by the operation $H'7F + 1 \rightarrow H'80$.

Assembly-Language Format

INC.W #1, Rd

INC.W #2, Rd

Operand Size

Word

H: Previous value remains unchanged.
N: Set to 1 if the result is negative; cleared to 0.
Z: Set to 1 if the result is zero; cleared to 0.
V: Set to 1 if an overflow occurs; cleared to 0.
C: Previous value remains unchanged.

Description

This instruction adds the immediate value 1 or 2 to the contents of a 16-bit register R0 (operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format					
			1st byte	2nd byte	3rd byte	4th byte		
Register direct	INC.W	#1, Rd	0	B	5	rd		
Register direct	INC.W	#2, Rd	0	B	D	rd		

Notes

An overflow is caused by the operations $H'7FFF + 1 \rightarrow H'8000$, $H'7FFF + 2 \rightarrow H'8000$, $H'7FFE + 2 \rightarrow H'8000$.

Assembly-Language Format

INC.L #1, ERd

INC.L #2, ERd

Operand Size

Longword

H: Previous value remains unchanged.
N: Set to 1 if the result is negative; cleared to 0.
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Set to 1 if an overflow occurs; cleared to 0.
C: Previous value remains unchanged.

Description

This instruction adds the immediate value 1 or 2 to the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	INC.L	#1, ERd	0 B	7 0 erd		
Register direct	INC.L	#2, ERd	0 B	F 0 erd		

Notes

An overflow is caused by the operations $H'7FFFFFFF + 1 \rightarrow H'80000000$, $H'7FFFFFFF + 1 \rightarrow H'80000001$, and $H'7FFFFFFE + 2 \rightarrow H'80000000$.

Assembly-Language Format

JMP <EA>

H: Previous value remains unchanged
N: Previous value remains unchanged
Z: Previous value remains unchanged
V: Previous value remains unchanged
C: Previous value remains unchanged

Operand Size

—

Description

This instruction branches unconditionally to a specified effective address.

Available Registers

ERn: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				No.				
			1st byte	2nd byte	3rd byte	4th byte	Normal				
Register indirect	JMP	@ERn	5	9	0	ern	0				
Absolute address	JMP	@aa:24	5	A	abs						
Memory indirect	JMP	@@aa:8	5	B	abs					4	

Notes

The structure of the branch address and the number of states required for execution differ between normal mode and advanced mode.

Ensure that the branch destination address is even.

Assembly-Language Format

JSR <EA>

H: Previous value remains unchanged

N: Previous value remains unchanged

Z: Previous value remains unchanged

V: Previous value remains unchanged

C: Previous value remains unchanged

Operand Size

—

Description



This instruction pushes the program counter onto the stack as a return address, then branches to the specified effective address. The program counter value pushed onto the stack is the address of the instruction following the JSR instruction.

Available Registers

ERn: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				No. of States
			1st byte	2nd byte	3rd byte	4th byte	
Register indirect	JSR	@ERn	5	D 0:ern: 0			3
Absolute address	JSR	@aa:24	5	E	abs		4
Memory indirect	JSR	@@aa:8	5	F	abs		4



Assembly-Language Format

LDC.B <EAs>, CCR

Operand Size

Byte

- I: Loaded from the corresponding source operand.
- H: Loaded from the corresponding source operand.
- N: Loaded from the corresponding source operand.
- Z: Loaded from the corresponding source operand.
- V: Loaded from the corresponding source operand.
- C: Loaded from the corresponding source operand.

Description

This instruction loads the source operand contents into the condition-code register (CCR).

No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

Available Registers

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Immediate	LDC.B	#xx:8, CCR	0 7	IMM		
Register direct	LDC.B	Rs, CCR	0 3	0 rs		

Notes

Rev. 4.00 Feb 24, 2006 page 122 of 322
REJ09B0139-0400

RENESAS

Assembly-Language Format

LDC.B <EAs>, EXR

H: Previous value remains unchanged
N: Previous value remains unchanged
Z: Previous value remains unchanged
V: Previous value remains unchanged
C: Previous value remains unchanged

Operand Size

Byte

Description

This instruction loads the source operand contents into the extended control register (EXR).

No interrupt requests, including NMI, are accepted for three states after execution of this instruction.

Available Registers

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format						
			1st byte		2nd byte		3rd byte		4th byte
Immediate	LDC.B	#xx:8, EXR	0	1	4	1	0	7	IMM
Register direct	LDC.B	Rs, EXR	0	3	1	rs			

Notes

Assembly-Language Format

LDC .W <EAs>, CCR

Operand Size

Word

- I: Loaded from the corresponding source operand.
- H: Loaded from the corresponding source operand.
- N: Loaded from the corresponding source operand.
- Z: Loaded from the corresponding source operand.
- V: Loaded from the corresponding source operand.
- C: Loaded from the corresponding source operand.

Description

This instruction loads the source operand contents into the condition-code register (CCR). Although CCR is a byte register, the source operand is word size. The contents of the operand are loaded into CCR.

No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

Available Registers

ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format												
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte				
Register indirect	LDC.W	@ERs, CCR	0	1	4	0	6	9	0:ers; 0						
Register indirect with displacement	LDC.W	@(d:16, ERs), CCR	0	1	4	0	6	F	0:ers; 0	disp					
Register indirect with post-increment	LDC.W	@(d:32, ERs), CCR	0	1	4	0	7	8	0:ers; 0	6	B	2	0	disp	
Absolute address	LDC.W	@ERs+, CCR	0	1	4	0	6	D	0:ers; 0						
	LDC.W	@aa:16, CCR	0	1	4	0	6	B	0	0	abs				
	LDC.W	@aa:32, CCR	0	1	4	0	6	B	2	0	abs				

Notes

Assembly-Language Format

LDC .W <EAs>, EXR

H: Previous value remains unchan

N: Previous value remains unchan

Z: Previous value remains unchan

V: Previous value remains unchan

C: Previous value remains unchan

Operand Size

Word

Description

This instruction loads the source operand contents into the extended control register (EXR). Although EXR is a byte register, the source operand is word size. The contents of the source operand are loaded into EXR.

No interrupt requests, including NMI, are accepted for three states after execution of this instruction.

Available Registers

ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format												
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte				
Register indirect	LDC.W	@ERs, EXR	0	1	4	1	6	9	0:ers; 0						
Register indirect with displacement	LDC.W	@(d:16, ERs), EXR	0	1	4	1	6	F	0:ers; 0	disp					
Register indirect with post-increment	LDC.W	@(d:32, ERs), EXR	0	1	4	1	7	8	0:ers; 0	6	B	2	0	disp	
Absolute address	LDC.W	@ERs+, EXR	0	1	4	1	6	D	0:ers; 0						
	LDC.W	@aa:16, EXR	0	1	4	1	6	B	0	0	abs				
	LDC.W	@aa:32, EXR	0	1	4	1	6	B	2	0	abs				

Notes

Assembly-Language Format

LDM.L @SP+, <register list>

H: Previous value remains unchanged
N: Previous value remains unchanged
Z: Previous value remains unchanged
V: Previous value remains unchanged
C: Previous value remains unchanged

Operand Size

Longword

Description

This instruction restores data saved on the stack to a specified list of registers. Registers are restored in descending order of register number.

Two, three, or four registers can be restored by one LDM instruction. The following ranges are specified in the register list.

Two registers: ER0–ER1, ER2–ER3, ER4–ER5, or ER6–ER7

Three registers: ER0–ER2 or ER4–ER6

Four registers: ER0–ER3 or ER4–ER7

Available Registers

ERn: ER0 to ER7

—	LDM.L	@SP+, (ERn-ERn+2)	0	1	2	0	6	D	7	0
—	LDM.L	@SP+, (ERn-ERn+3)	0	1	3	0	6	D	7	0

Notes

Assembly-Language Format

LDMAC ERs, MAC register

H: Previous value remains unchar
N: Previous value remains unchar
Z: Previous value remains unchar
V: Previous value remains unchar
C: Previous value remains unchar

Operand Size

Longword

Description

This instruction moves the contents of a general register to a multiply-accumulate register (MACH or MACL). If the transfer is to MACH, only the lowest 10 bits of the general register are transferred.

Supported only by the H8S/2600 CPU.

Available Registers

ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	LDMAC	ERs, MACH	0 3	2 0ers		
Register direct	LDMAC	ERs, MACL	0 3	3 0ers		

Note: * A maximum of three additional states are required for execution of this instruction within the multiplier after execution of a MAC instruction. For example, if there is a one-state instruction (such as MACH) between the MAC instruction and this instruction, this instruction will be two states longer.

The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.

Notes

Execution of this instruction clears the overflow flag in the multiplier to 0.

Assembly-Language Format

MAC @ERn+, @ERm+

H: Previous value remains unchanged
N: Previous value remains unchanged
Z: Previous value remains unchanged
V: Previous value remains unchanged
C: Previous value remains unchanged

Operand Size

—

Description

This instruction performs signed multiplication on two 16-bit operands at addresses given by the contents of general registers ERn and ERm, adds the 32-bit product to the contents of the MAC register, and stores the sum in the MAC register. After this operation, ERn and ERm are incremented by 2.

The operation can be carried out in saturating or non-saturating mode, depending on the saturation bit in a system control register. (SYSCR)

See the relevant hardware manual for further information.

In non-saturating mode, MACH and MACL are concatenated to store a 42-bit result. The upper 22 bits of MACL and bit 41 is copied into the upper 22 bits of MACH as a sign extension.

In saturating mode, only MACL is valid, and the result is limited to the range from H'80000000 (minimum value) to H'7FFFFFFF (maximum value). If the result overflows in the negative direction, H'80000000 (the minimum value) is stored in MACL. If the result overflows in the positive direction, H'7FFFFFFF (the maximum value) is stored in MACL. The LSB of the MAC register indicates the status of the overflow flag (V-MULT) in the multiplier. Other bits of the MAC register retain their previous contents.

This instruction is supported only by the H8S/2600 CPU.

Notes

1. Flags (N, Z, V) indicating the result of the MAC instruction can be set in the condition-code register (CCR) by the STMAC instruction.
2. If ERn and ERm are the same register, the execution addresses are ERn and ERn + 4.
3. If MACS is modified during execution of a MAC instruction, the result cannot be guaranteed. It is essential to wait for at least three states after a MAC instruction before modifying it.

Further Explanation of Instructions Using Multiplier

1. Modification of flags

The multiplier has N-MULT, Z-MULT, and V-MULT flags that indicate the results of MAC instructions. These flags are separated from the condition-code register (CCR). These flags can be set in the N, Z, and V flags of the CCR only by the STMAC instruction. N-MULT and Z-MULT are modified only by MAC instructions. V-MULT retains a value indicating whether an overflow has occurred in the past, until it is cleared by executing CLRMAC or LDMAC instruction.

The setting and clearing conditions for these flags are given below.

- N-MULT (negative flag)

Saturating mode	Set when bit 31 of register MACL is set to 1 by executing a MAC instruction
	Cleared when bit 31 of register MACL is cleared to 0 by executing a MAC instruction
Non-saturating mode	Set when bit 41 of register MACH is set to 1 by executing a MAC instruction
	Cleared when bit 41 of register MACH is cleared to 0 by executing a MAC instruction

Non-saturating mode	Set when registers MACH and MACL are both cleared by execution of a MAC instruction
	Cleared when register MACH or MACL is not cleared by execution of a MAC instruction

- V-MULT (overflow flag)

Saturating mode	Set when the result of the MAC instruction overflows the range from H'80000000 (minimum) to H'7FFFFFFF (maximum)
	Cleared when a CLRMAC or LDMAC instruction is executed Note: Not cleared when the result of the MAC instruction is within the above range
Non-saturating mode	Set when the result of the MAC instruction overflows the range from H'2000000000 (minimum) to H'1FFFFFFFFF (maximum)
	Cleared when a CLRMAC or LDMAC instruction is executed Note: Not cleared when the result of the MAC instruction is within the above range

The N-MULT, Z-MULT, and V-MULT flags are not modified by switching between saturating and non-saturating modes, or by execution of a multiply instruction (MULXS).

2. Example

CLRMAC

MAC @ER1+, @ER2+

MAC @ER1+, @ER2+ ←—— Overflow occurs

:

MAC @ER1+, @ER2+ ←—— Result = 0

NOP

STMAC MACH, ER3 ←—— CCR (N = 0, Z = 1, V = 1)

CLRMAC

STMAC MACH, ER3 ←—— CCR (N = 0, Z = 1, V = 0)

Assembly-Language Format

MOV.B Rs, Rd

H: Previous value remains unchanged.
N: Set to 1 if the transferred data is not zero, otherwise cleared to 0.
Z: Set to 1 if the transferred data is zero, otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Byte

Description

This instruction transfers one byte of data from an 8-bit register Rs to an 8-bit register Rd. The transferred data is shifted left by one bit, and sets condition-code flags according to the result.

Available Registers

Rs: R0L to R7L, R0H to R7H

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	MOV.B	Rs, Rd	0 C	rs rd		

Notes

Rev. 4.00 Feb 24, 2006 page 134 of 322
REJ09B0139-0400

RENESAS

Assembly-Language Format

MOV.W Rs, Rd

H: Previous value remains unchanged.
 N: Set to 1 if the transferred data is negative, otherwise cleared to 0.
 Z: Set to 1 if the transferred data is zero, otherwise cleared to 0.
 V: Always cleared to 0.
 C: Previous value remains unchanged.

Operand Size

Word

Description

This instruction transfers one word of data from a 16-bit register Rs to a 16-bit register Rd, and sets the transferred data, and sets condition-code flags according to the result.

Available Registers

Rd: R0 to R7, E0 to E7

Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	MOV.W	Rs, Rd	0 D	rs rd		

Notes

Assembly-Language Format

MOV.L ERs, ERd

Operand Size

Longword

H: Previous value remains unchanged.
N: Set to 1 if the transferred data is not zero; otherwise cleared to 0.
Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Description

This instruction transfers one word of data from a 32-bit register ERs to a 32-bit register ERd, tests the transferred data, and sets condition-code flags according to the result.

Available Registers

ERd: ER0 to ER7

ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	MOV.L	ERs, ERd	0 F	1 ers 0 erd		

Notes

Rev. 4.00 Feb 24, 2006 page 136 of 322
REJ09B0139-0400

RENESAS

Assembly-Language Format

MOV .B <EAs>, Rd

H: Previous value remains unchanged.
N: Set to 1 if the transferred data is not zero; otherwise cleared to 0.
Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Byte

Description

This instruction transfers the source operand contents to an 8-bit register Rd, tests the data, and sets condition-code flags according to the result.

Available Registers

Rd: R0L to R7L, R0H to R7H

ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format											
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8				
Immediate	MOV.B	#xx:8, Rd	F	rd										
Register indirect	MOV.B	@ERS, Rd	6	8	0:ers	rd								
Register indirect with displacement	MOV.B	@(d:16, ERS), Rd	6	E	0:ers	rd		disp						
	MOV.B	@(d:32, ERS), Rd	7	8	0:ers	0	6	A	2	rd				disp
Register indirect with post-increment	MOV.B	@ERS+, Rd	6	C	0:ers	rd								
	MOV.B	@aa:8, Rd	2	rd	abs									
Absolute address	MOV.B	@aa:16, Rd	6	A	0	rd		abs						
	MOV.B	@aa:32, Rd	6	A	2	rd		abs						

Notes

The MOV.B @ER7+, Rd instruction should never be used, because it leaves an odd value in the stack pointer. For details refer to section 3.3, Exception-Handling State, or to the relevant hardware manual.

For the @aa:8/@aa:16 access range, refer to the relevant microcontroller hardware manual.

Assembly-Language Format

MOV.W <EAs>, Rd

H: Previous value remains unchanged.
N: Set to 1 if the transferred data is not zero; otherwise cleared to 0.
Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Word

Description

This instruction transfers the source operand contents to a 16-bit register Rd, tests the data, and sets condition-code flags according to the result.

Available Registers

Rd: R0 to R7, E0 to E7

ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8		
Immediate	MOV.W	#xx:16, Rd	7	9	0	rd	IMM					
Register indirect	MOV.W	@ERS, Rd	6	9	0	ers	rd					
Register indirect with displacement	MOV.W	@(d:16, ERS), Rd	6	F	0	ers	rd	disp				
	MOV.W	@(d:32, ERS), Rd	7	8	0	ers	0	6	B	2	rd	disp
Register indirect with post-increment	MOV.W	@ERS+, Rd	6	D	0	ers	rd					
Absolute address	MOV.W	@aa:16, Rd	6	B	0	rd	abs					
	MOV.W	@aa:32, Rd	6	B	2	rd	abs					

Notes

1. The source operand <EAs> must be located at an even address.
2. In machine language, MOV.W @ER7+, Rd is identical to POP.W Rd.

Assembly-Language Format

MOV.L <EAs>, ERd


- H: Previous value remains unchanged.
- N: Set to 1 if the transferred data is negative; otherwise cleared to 0.
- Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Operand Size

Longword

Description

This instruction transfers the source operand contents to a specified 32-bit register (ERd). The data transferred is the longword located at the effective address, and sets condition-code flags according to the result. The first memory word located at the effective address is stored in extended register Ed. The next word is stored in general register Rd.



Available Registers

ERs: ER0 to ER7

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format											
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte			
Immediate	MOV.L	#xx:32, Rd	7	A	0	0	IMM							
Register indirect	MOV.L	@ERs, ERd	0	1	0	0	6	0:ers;0:erd						
Register indirect with displacement	MOV.L	@(d:16, ERs), ERd	0	1	0	0	6	0:ers;0:erd		disp				
Register indirect with post-increment	MOV.L	@(d:32, ERs), ERd	0	1	0	0	7	8	0:ers	0	6	2	0:erd	disp
Register indirect with post-increment	MOV.L	@ERs+, ERd	0	1	0	0	6	0:ers;0:erd						
Absolute address	MOV.L	@aa:16, ERd	0	1	0	0	6	0:0:erd		abs				
Absolute address	MOV.L	@aa:32, ERd	0	1	0	0	6	6	2	0:erd	abs			

Notes

1. The source operand <EAs> must be located at an even address.
2. In machine language, MOV.L @R7+, ERd is identical to POPL ERd.

Assembly-Language Format

MOV.B Rs, <EAd>

H: Previous value remains unchanged.
N: Set to 1 if the transferred data is not zero; otherwise cleared to 0.
Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Byte

Description

This instruction transfers the contents of an 8-bit register Rs (source operand) to a destination register RAd, tests the transferred data, and sets condition-code flags according to the result.

Available Registers

Rs: R0L to R7L, R0H to R7H

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte			
Register indirect	MOV.B	Rs, @ERd	6	8	1	erd	rs						
Register indirect with displacement	MOV.B	Rs, @(d:16, ERd)	6	E	1	erd	rs	disp					
Register indirect with pre-decrement	MOV.B	Rs, @(d:32, ERd)	7	8	0	erd	0	6	A	A	rs	disp	
Absolute address	MOV.B	Rs, @-Erd	6	C	1	erd	rs						
	MOV.B	Rs, @aa:8	3	rs	abs								
	MOV.B	Rs, @aa:16	6	A	8	rs	abs						
	MOV.B	Rs, @aa:32	6	A	A	rs	abs						

Notes

1. The MOV.B Rs, @-ER7 instruction should never be used, because it leaves an odd value in the stack (ER7). For details refer to section 3.3, Exception-Handling State, or to the relevant hardware manual.
2. Execution of MOV.B RnL, @-ERn or MOV.B RnH, @-ERn first decrements ERn by one, then transfers the designated part (RnL or RnH) of the resulting ERn value.

Assembly-Language Format

MOV.W Rs, <EAd>

H: Previous value remains unchanged.
N: Set to 1 if the transferred data is not zero; otherwise cleared to 0.
Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Word

Description

This instruction transfers the contents of a 16-bit register Rs (source operand) to a destination register Rr, tests the transferred data, and sets condition-code flags according to the result.

Available Registers

Rs: R0 to R7, E0 to E7

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format											
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8				
Register indirect	MOV.W	Rs, @ERd	6	9	1	rd	rs							
Register indirect with displacement	MOV.W	Rs, @ (d:16, ERd)	6	F	1	rd	rs	disp						
Register indirect with pre-decrement	MOV.W	Rs, @ (d:32, ERd)	7	8	0	rd	0	6	B	A	rs	disp		
Register indirect with pre-decrement	MOV.W	Rs, @-ERd	6	D	1	rd	rs							
Absolute address	MOV.W	Rs, @aa:16	6	B	8	rs	abs							
	MOV.W	Rs, @aa:32	6	B	A	rs	abs							

Notes

1. The destination operand <EAd> must be located at an even address.
2. In machine language, MOV.W Rs, @-ER7 is identical to PUSH.W Rs.
3. When MOV.W Rn, @-ERn is executed, the transferred value comes from (value of ERn before execution).

Assembly-Language Format

MOV.L ERs, <EAd>


H: Previous value remains unchanged.
N: Set to 1 if the transferred data is negative; otherwise cleared to 0.
Z: Set to 1 if the transferred data is zero; otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Longword

Description

This instruction transfers the contents of a 32-bit register ERs (source operand) to a destination location, tests the transferred data, and sets condition-code flags according to the result. The extended register (Es) contents are stored at the first word indicated by the effective address of the general register (Rs) contents are stored at the next word.



Available Registers

ERs: ER0 to ER7

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format												
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte				
Register indirect	MOVL	ERs, @ERd	0	1	0	0	6	9	1:erd;0:ers						
Register indirect with displacement	MOVL	ERs, @(d;16, ERd)	0	1	0	0	6	F	1:erd;0:ers	disp					
Register indirect with pre-decrement	MOVL	ERs, @(d;32, ERd)	0	1	0	0	7	8	0:erd;0:ers	6	B	A	0:ers	disp	
Absolute address	MOVL	ERs, @-ERd	0	1	0	0	6	D	1:erd;0:ers						
	MOVL	ERs, @aa:16	0	1	0	0	6	B	8:0:ers	abs					
MOVL	ERs, @aa:32	0	1	0	0	6	B	A	0:ers	abs					

Notes

1. The destination operand <EAd> must be located at an even address.
2. In machine language, MOVL ERs, @-ER7 is identical to PUSHL ERs.
3. When MOVL ERn, @-ERn is executed, the transferred value is (value of ERn before execution) - 4

Assembly-Language Format

MOVFPPE @aa:16, Rd

H: Previous value remains unchanged.

N: Set to 1 if the transferred data is negative, otherwise cleared to 0.

Z: Set to 1 if the transferred data is zero, otherwise cleared to 0.

V: Always cleared to 0.

C: Previous value remains unchanged.

Operand Size

Byte

Description

This instruction transfers memory contents specified by a 16-bit absolute address to a register Rd in synchronization with an E clock, tests the transferred data, and sets condition codes according to the result.

Note: Avoid using this instruction in microcontrollers without an E clock output pin in single-chip mode.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Absolute address	MOVFPPE	@aa:16, Rd	6 A	4 rd	abs	

Note: * For details, refer to the relevant microcontroller hardware manual.

Notes

1. This instruction cannot be used with addressing modes other than the above, and cannot transfer word data or longword data.
2. The number of states required for execution is variable. For details, refer to the relevant microcontroller hardware manual.

- H: Previous value remains unchanged.
- N: Set to 1 if the transferred data is not zero, otherwise cleared to 0.
- Z: Set to 1 if the transferred data is zero, otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Operand Size

Byte

Description

This instruction transfers the contents of a general register Rs (source operand) to a destination location specified by a 16-bit absolute address in synchronization with an E clock, tests the transferred data, and sets condition-code flags according to the result.

Note: Avoid using this instruction in microcontrollers without an E clock output pin, in single-chip mode.

Available Registers

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Absolute address	MOVTPE	Rs, @aa:16	6 ⋮ A	C ⋮ rs	abs	

Note: * For details, refer to the relevant microcontroller hardware manual.

Notes

1. This instruction cannot be used with addressing modes other than the above, and cannot transfer word data or longword data.
2. The number of states required for execution is variable. For details, refer to the relevant microcontroller hardware manual.


N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Previous value remains unchanged.
 C: Previous value remains unchanged.

Operand Size

Byte

Description

This instruction multiplies the lower 8 bits of a 16-bit register Rd (destination operand) with the contents of an 8-bit register Rs (source operand) as signed data and stores the result in register Rd. If Rd is one of general registers R0 to R7, Rs can be the upper part (RdH) or lower part (RdL) of Rd. The operation performed is 8 bits \times 8 bits \rightarrow 16 bits signed multiplication.



Available Registers

Rd: R0 to R7, E0 to E7

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	MULXS.B	Rs, Rd	0 1	C 0	5 0	rs r

Note: * The number of states in the H8S/2000 CPU is 13.

A maximum of three additional states are required for execution of this instruction within a pipeline after execution of a MAC instruction. For example, if there is a one-state instruction (such as a MAC instruction) between the MAC instruction and this instruction, this instruction will be two states longer than the MAC instruction.

The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.


Notes

Operand Size

Word

Description

This instruction multiplies the lower 16 bits of a 32-bit register ERd (destination operand) by the contents of a 16-bit register Rs (source operand) as signed data and stores the result in the lower 16 bits of register ERd. Rs can be the upper part (Ed) or lower part (Rd) of ERd. The operation performs 16 bits × 16 bits → 32 bits signed multiplication.



Available Registers

ERd: ER0 to ER7

Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format							
			1st byte		2nd byte		3rd byte		4th byte	
Register direct	MULXS.W	Rs, ERd	0	1	C	0	5	2	rs	0

Note: * The number of states in the H8S/2000 CPU is 21.

A maximum of three additional states are required for execution of this instruction within the pipeline after execution of a MAC instruction. For example, if there is a one-state instruction (such as a MAC instruction) between the MAC instruction and this instruction, this instruction will be two states longer.

The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.


Notes

Operand Size

Byte

Description

This instruction multiplies the lower 8 bits of a 16-bit register Rd (destination operand) with the contents of an 8-bit register Rs (source operand) as unsigned data and stores the result in register Rd. If Rd is one of general registers R0 to R7, Rs can be the upper part (RdH) or the lower part (RdL) of Rd. The operation performed is 8 bits × 8 bits → 16 bits unsigned multiplication.



Available Registers

Rd: R0 to R7, E0 to E7

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	MULXU.B	Rs, Rd	5 0	rs rd		

Note: * The number of states in the H8S/2000 CPU is 12.

A maximum of three additional states are required for execution of this instruction within a pipeline after execution of a MAC instruction. For example, if there is a one-state instruction (such as a MAC instruction) between the MAC instruction and this instruction, this instruction will be two states longer than the MAC instruction.

The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.


Notes

Operand Size

Word

Description

This instruction multiplies the lower 16 bits of a 32-bit register ERd (destination operand) with the contents of a 16-bit register Rs (source operand) as unsigned data and stores the result in the lower 16 bits of register ERd. Rs can be the upper part (Ed) or lower part (Rd) of ERd. The operation performs 16 bits × 16 bits → 32 bits unsigned multiplication.



Available Registers

ERd: ER0 to ER7

Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Register direct	MULXU.W	Rs, ERd	5	2	rs	0	erd

Note: * The number of states in the H8S/2000 CPU is 20.

A maximum of three additional states are required for execution of this instruction within the pipeline after execution of a MAC instruction. For example, if there is a one-state instruction (such as the MAC instruction) between the MAC instruction and this instruction, this instruction will be two states longer.

The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.

Notes

Assembly-Language Format

NEG.B Rd

- H: Set to 1 if there is a borrow at the end of the operation; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a borrow at the end of the operation; otherwise cleared to 0.

Operand Size

Byte

Description

This instruction takes the two's complement of the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd (subtracting the register contents from the register contents). If the original contents of Rd were H'80, however, the result remains H'80.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	NEG.B	Rd	1 7	8 rd		

Notes

An overflow occurs if the original contents of Rd were H'80.

Assembly-Language Format

NEG.W Rd

Operand Size

Word

- H: Set to 1 if there is a borrow at
otherwise cleared to 0.
- N: Set to 1 if the result is negative
cleared to 0.
- Z: Set to 1 if the result is zero; oth
cleared to 0.
- V: Set to 1 if an overflow occurs;
cleared to 0.
- C: Set to 1 if there is a borrow at
otherwise cleared to 0.

Description

This instruction takes the two's complement of the contents of a 16-bit register Rd (des operand) and stores the result in the 16-bit register Rd (subtracting the register contents H'0000). If the original contents of Rd were H'8000, however, the result remains H'8000.

Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	NEG.W	Rd	1 7	9 rd		

Notes

An overflow occurs if the original contents of Rd were H'8000.

Assembly-Language Format

NEG.L ERd

Operand Size

Longword

- H: Set to 1 if there is a borrow at the end of the operation; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a borrow at the end of the operation; otherwise cleared to 0.

Description

This instruction takes the two's complement of the contents of a 32-bit register ERd (operand) and stores the result in the 32-bit register ERd (subtracting the register contents from H'00000000). If the original contents of ERd were H'80000000, however, the result remains H'80000000.

Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	NEG.L	ERd	1 7	B 0 ERd		

Notes

An overflow occurs if the original contents of ERd were H'80000000.

Assembly-Language Format

NOP

H: Previous value remains unchan
N: Previous value remains unchar
Z: Previous value remains unchar
V: Previous value remains unchar
C: Previous value remains unchar

Operand Size

—

Description

This instruction only increments the program counter, causing the next instruction to be fetched. The internal state of the CPU does not change.

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
—	NOP		0 0	0 0		

Notes

Assembly-Language Format

NOT.B Rd

H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Previous value remains unchanged.

Operand Size

Byte

Description

This instruction takes the one's complement of the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format					
			1st byte	2nd byte	3rd byte	4th byte		
Register direct	NOT.B	Rd	1	7	0	rd		

Notes

Assembly-Language Format

NOT.W Rd

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Operand Size

Word

Description

This instruction takes the one's complement of the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format					
			1st byte	2nd byte	3rd byte	4th byte		
Register direct	NOT.W	Rd	1	7	1	rd		

Notes

Assembly-Language Format

NOT.L ERd

H: Previous value remains unchanged.
N: Set to 1 if the result is negative; cleared to 0.
Z: Set to 1 if the result is zero; cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Longword

Description

This instruction takes the one's complement of the contents of a 32-bit register ERd (operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format					
			1st byte		2nd byte		3rd byte	4th byte
Register direct	NOT.L	ERd	1	7	3	0	erd	

Notes

Assembly-Language Format

OR.B <EAs>, Rd

H: Previous value remains unchanged.
N: Set to 1 if the result is negative; cleared to 0.
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Byte

Description

This instruction ORs the source operand with the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Immediate	OR.B	#xx:8, Rd	C	rd	IMM		
Register direct	OR.B	Rs, Rd	1	4	rs	rd	

Notes

Rev. 4.00 Feb 24, 2006 page 162 of 322
REJ09B0139-0400

RENESAS

Assembly-Language Format

OR.W <EAs>, Rd

H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Previous value remains unchanged.

Operand Size

Word

Description

This instruction ORs the source operand with the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7

Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Immediate	OR.W	#xx:16, Rd	7	9	4	rd	IMM
Register direct	OR.W	Rs, Rd	6	4	rs	rd	

Notes

Assembly-Language Format

OR.L <EAs>, ERd

Operand Size

Longword

H: Previous value remains unchanged.
N: Set to 1 if the result is negative; cleared to 0.
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Description

This instruction ORs the source operand with the contents of a 32-bit register ERd (destination operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7

ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format									
			1st byte		2nd byte		3rd byte	4th byte	5th byte	6th		
Immediate	OR.L	#xx:32, ERd	7	A	4	0	erd	IMM				
Register direct	OR.L	ERs, ERd	0	1	F	0	6	4	0	ers	0	erd

Notes

Rev. 4.00 Feb 24, 2006 page 164 of 322
REJ09B0139-0400

RENESAS

Assembly-Language Format

ORC #xx:8, CCR

I: Stores the corresponding bit of
UI: Stores the corresponding bit of
H: Stores the corresponding bit of
U: Stores the corresponding bit of
N: Stores the corresponding bit of
Z: Stores the corresponding bit of
V: Stores the corresponding bit of
C: Stores the corresponding bit of

Operand Size

Byte

Description

This instruction ORs the contents of the condition-code register (CCR) with immediate data and stores the result in the condition-code register. No interrupt requests, including NMI, are generated immediately after execution of this instruction.

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Immediate	ORC	#xx:8, CCR	0 4	IMM		

Notes

Assembly-Language Format

ORC #xx:8, EXR

H: Stores the corresponding bit of
N: Stores the corresponding bit of
Z: Stores the corresponding bit of
V: Stores the corresponding bit of
C: Stores the corresponding bit of

Operand Size

Byte

Description

This instruction ORs the contents of the extended control register (EXR) with immediate data and stores the result in the extended control register. No interrupt requests, including NMI, are accepted for three states after execution of this instruction.

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Immediate	ORC	#xx:8, EXR	0 1	4 1	0 4	IMM

Notes

Assembly-Language Format

POP.W Rn

H: Previous value remains unchanged.
N: Set to 1 if the transferred data is not zero, otherwise cleared to 0.
Z: Set to 1 if the transferred data is zero, otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Word

Description

This instruction restores data from the stack to a 16-bit general register Rn, tests the result, and sets condition-code flags according to the result.

Available Registers

Rn: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format					
			1st byte		2nd byte		3rd byte	4th byte
—	POP.W	Rn	6	D	7	rn		

Notes

POP.W Rn is identical to MOV.W @SP+, Rn.

Assembly-Language Format

POP.L ERn

Operand Size

Longword

H: Previous value remains unchanged.
N: Set to 1 if the transferred data is not zero, otherwise cleared to 0.
Z: Set to 1 if the transferred data is zero, otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Description

This instruction restores data from the stack to a 32-bit general register ERn, tests the result, and sets condition-code flags according to the result.

Available Registers

ERn: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format								
			1st byte		2nd byte		3rd byte		4th byte		
—	POP.L	ERn	0	1	0	0	6	D	7	0	er

Notes

POP.L ERn is identical to MOV.L @SP+, ERn.

Assembly-Language Format

PUSH.W Rn

H: Previous value remains unchanged.
N: Set to 1 if the transferred data is not zero, otherwise cleared to 0.
Z: Set to 1 if the transferred data is zero, otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Word

Description

This instruction saves data from a 16-bit register Rn onto the stack, tests the saved data for zero, and sets the zero condition-code flags according to the result.

Available Registers

Rn: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
—	PUSH.W	Rn	6 D	F rn		

Notes

1. PUSH.W Rn is identical to MOV.W Rn, @-SP.
2. When PUSH.W R7 or PUSH.W E7 is executed, the value saved on the stack is the value after effective address calculation (after ER7 is decremented by 2).

Assembly-Language Format

PUSH.L ERn

Operand Size

Longword

H: Previous value remains unchanged.
N: Set to 1 if the transferred data is not zero, otherwise cleared to 0.
Z: Set to 1 if the transferred data is zero, otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Description

This instruction pushes data from a 32-bit register ERn onto the stack, tests the saved data for zero, and sets condition-code flags according to the result.

Available Registers

ERn: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
—	PUSH.L	ERn	0 1	0 0	6 D	F 0 ERn

Notes

1. PUSH.L ERn is identical to MOV.L ERn, @-SP.
2. When PUSH.L ER7 is executed, the value saved on the stack is the ER7 value after address calculation (after ER7 is decremented by 4).

Assembly-Language Format

ROTL.B Rd


H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value of the carry flag.

Operand Size

Byte

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 7) is rotated to the least significant bit (bit 0), and also copied to the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Register direct	ROTL.B	Rd	1	2	8	rd	

Notes

Rev. 4.00 Feb 24, 2006 pag

REJ05

RENESAS

ROTL.B #2, Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Byte

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) two bits to the left. The most significant two bits (bits 7 and 6) are rotated to the least significant two bits (bits 1 and 0), and bit 6 is also copied to the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTL.B	#2, Rd	1 2	C rd		

Notes

Assembly-Language Format

ROTL.W Rd


H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value of the carry flag.

Operand Size

Word

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 15) is rotated to the least significant bit (bit 0), and also copied to the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Register direct	ROTL.W	Rd	1	2	9	rd	

Notes

Rev. 4.00 Feb 24, 2006 pag

REJ05

RENESAS

ROTL.W #2, Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Word

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) two bits to the left. The most significant two bits (bits 15 and 14) are rotated to the least significant two bits (bits 1 and 0), and bit 14 is also copied to the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTL.W	#2, Rd	1 2	D rd		

Notes

Assembly-Language Format

ROTL.L ERd


H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value of the carry flag.

Operand Size

Longword

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) one bit to the left. The most significant bit (bit 31) is rotated to the least significant bit (bit 0), and also cleared to the carry flag.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Register direct	ROTL.L	ERd	1	2	B	0	erd

Notes

ROTL.L #2, ERd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Longword

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) two bits to the left. The most significant two bits (bits 31 and 30) are rotated to the least significant two bits (bits 1 and 0), and bit 30 is also copied to the carry flag.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTL.L	#2, ERd	1 2	F 0erd		

Notes

Assembly-Language Format

ROTR.B Rd


Operand Size

Byte

H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value in the carry flag.

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) one bit to the right. The least significant bit (bit 0) is rotated to the most significant bit (bit 7), and also copied to the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTR.B	Rd	1 3	8 rd		

Notes

ROTR.B #2, Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Byte

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) two bits to the right. The least significant two bits (bits 1 and 0) are rotated to the most significant two bits (bits 7 and 6), and bit 1 is also copied to the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTR.B	#2, Rd	1 3	C rd		

Notes

ROTR.W Rd


H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value in the carry flag.

Operand Size

Word

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) one bit to the right. The least significant bit (bit 0) is rotated to the most significant bit (bit 15), and also cleared to the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTR.W	Rd	1 3	9 rd		

Notes

ROTR.W #2, Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Word

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) two bits to the right. The least significant two bits (bits 1 and 0) are rotated to the most significant two bits (bits 15 and 14), and bit 1 is also copied to the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTR.W	#2, Rd	1 3	D rd		

Notes

Assembly-Language Format

ROTR.L ERd


H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value of the carry flag.

Operand Size

Longword

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) one bit to the right. The least significant bit (bit 0) is rotated to the most significant bit (bit 31), and also cleared to the carry flag.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTR.L	ERd	1	B	0	erd

Notes

ROTR.L #2, ERd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Longword

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) two bits to the left. The least significant two bits (bits 1 and 0) are rotated to the most significant two bits (bits 31 and 30), and bit 1 is also copied to the carry flag.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTR.L	#2, ERd	1 3	F 0erd		

Notes

Assembly-Language Format

ROTXL.B Rd


H: Previous value unchanged
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value of the carry flag.

Operand Size

Byte

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) one bit to the right through the carry flag. The carry flag is rotated into the least significant bit (bit 0). The most significant bit (bit 7) rotates into the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Register direct	ROTXL.B	Rd	1	2	0	rd	

Notes

ROTXL.B #2, Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Byte

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) two bits to the right through the carry flag. The carry flag rotates into bit 1, bit 7 rotates into bit 0, and bit 6 rotates into the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTXL.B	#2, Rd	1 2	4 rd		

Notes

Assembly-Language Format

ROTXL.W Rd


H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value of the carry flag.

Operand Size

Word

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) one bit to the right through the carry flag. The carry flag is rotated into the least significant bit (bit 0). The most significant bit (bit 15) rotates into the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Register direct	ROTXL.W	Rd	1	2	1	rd	

Notes

Rev. 4.00 Feb 24, 2006 pag

REJ0

RENESAS

ROTXL.W #2, Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Word

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) two bits to the right through the carry flag. The carry flag rotates into bit 1, bit 15 rotates into bit 0, and bit 0 rotates into the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTXL.W	#2, Rd	1 2	5 rd		

Notes

Assembly-Language Format

ROTXL.L ERd


H: Previous value unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value of the carry flag.

Operand Size

Longword

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) one bit through the carry flag. The carry flag is rotated into the least significant bit (bit 0). The most significant bit (bit 31) rotates into the carry flag.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTXL.L	ERd	1	2	3	0:erd

Notes

Assembly-Language Format

ROTXL.L #2, ERd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Longword

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) two bits through the carry flag. The carry flag rotates into bit 1, bit 31 rotates into bit 0, and bit 0 rotates into the carry flag.

**Available Registers**

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTXL.L	#2, ERd	1 2	7 0:erd		

Notes

Assembly-Language Format

ROTXR.B Rd


H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value in the carry flag.

Operand Size

Byte

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) one bit to the right through the carry flag. The carry flag is rotated into the most significant bit (bit 7). The most significant bit (bit 0) rotates into the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTXR.B	Rd	1 3	0 rd		

Notes

Rev. 4.00 Feb 24, 2006 pag

REJ0S

RENESAS

ROTXR.B #2, Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Byte

Description

This instruction rotates the bits in an 8-bit register Rd (destination operand) two bits to the right through the carry flag. The carry flag rotates into bit 6, bit 0 rotates into bit 7, and bit 1 rotates into the carry flag.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTXR.B	#2, Rd	1 3	4 rd		

Notes

Assembly-Language Format

ROTXR.W Rd


H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value in the carry flag.

Operand Size

Word

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) one bit to the right through the carry flag. The carry flag is rotated into the most significant bit (bit 15). The most significant bit (bit 0) rotates into the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTXR.W	Rd	1 3	1 rd		

Notes

ROTXR.W #2, Rd

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Word

Description

This instruction rotates the bits in a 16-bit register Rd (destination operand) two bits to the right through the carry flag. The carry flag rotates into bit 14, bit 0 rotates into bit 15, and bit 1 rotates into the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTXR.W	#2, Rd	1 3	5 rd		

Notes

Assembly-Language Format

ROTXR.L ERd


H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value of the carry flag.

Operand Size

Longword

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) one bit through the carry flag. The carry flag is rotated into the most significant bit (bit 31). The most significant bit (bit 0) rotates into the carry flag.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Register direct	ROTXR.L	ERd	1	3	3	0	erd

Notes

Assembly-Language Format

ROTXR.L #2, ERd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Longword

Description

This instruction rotates the bits in a 32-bit register ERd (destination operand) two bits through the carry flag. The carry flag rotates into bit 30, bit 0 rotates into bit 31, and bit 31 rotates into the carry flag.

**Available Registers**

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	ROTXR.L	#2, ERd	1 3	7 0:erd		

Notes

Rev. 4.00 Feb 24, 2006 page 194 of 322
 REJ09B0139-0400

- When EXR is valid
 - @SP+ → EXR
 - @SP+ → CCR
 - @SP+ → PC

Assembly-Language Format

RTE

Operand Size

—

Description



This instruction returns from an exception-handling routine by restoring the EXR, control register (CCR) and program counter (PC) from the stack. Program execution continues at the address restored to the program counter. The CCR and PC contents at the time of execution of this instruction are lost. If the extended control register (EXR) is valid, it is also restored (although existing EXR contents are lost).

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
—	RTE		5 6	7 0		

Note: * Six states when EXR is valid.

- I: Restored from the corresponding address on the stack.
- UI: Restored from the corresponding address on the stack.
- H: Restored from the corresponding address on the stack.
- U: Restored from the corresponding address on the stack.
- N: Restored from the corresponding address on the stack.
- Z: Restored from the corresponding address on the stack.
- V: Restored from the corresponding address on the stack.
- C: Restored from the corresponding address on the stack.



Operand Size

—

Description


This instruction returns from a subroutine by restoring the program counter (PC) from the stack. Program execution continues from the address restored to the program counter. The PC and the time of execution of this instruction are lost.

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				No. of States
			1st byte	2nd byte	3rd byte	4th byte	
—	RTS		5 ┆ 4	7 ┆ 0			4

Notes

The stack structure and number of states required for execution differ between normal and advanced mode. In normal mode, only the lower 16 bits of the program counter are restored.



SHAL.B Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Byte

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 7) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHAL.B	Rd	1 0	8 rd		

Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow flag.

Assembly-Language Format

SHAL.B #2, Rd


Operand Size

Byte

H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Set to 1 if an overflow occurs; cleared to 0.
 C: Receives the previous value in the carry flag.

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) two bits to the right. Bits 7 and 6 shift into the carry flag. Bits 0 and 1 are cleared to 0.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHAL.B	#2, Rd	1 0	C rd		

Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow flag.

SHAL.W Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Word

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 15) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHAL.W	Rd	1 0	9 rd		

Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow flag.

Assembly-Language Format

SHAL.W #2, Rd


Operand Size

Word

H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Set to 1 if an overflow occurs; cleared to 0.
 C: Receives the previous value if

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) two bits to the left. Bits 15 and 14 are shifted into the carry flag. Bits 0 and 1 are cleared to 0.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHAL.W	#2, Rd	1 0	D rd		

Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow

SHAL.L ERd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Longword

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the left. The most significant bit (bit 31) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHAL.L	ERd	1 0	B 0 ERd		

Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow flag.

Assembly-Language Format

SHAL.L #2, ERd


Operand Size

Longword

H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Set to 1 if an overflow occurs; cleared to 0.
 C: Receives the previous value in the carry flag.

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) two bits to the left. Bit 30 shifts into the carry flag. Bits 0 and 1 are cleared to 0.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHAL.L	#2, ERd	1 0	F 0 ERd		

Notes

The SHAL instruction differs from the SHLL instruction in its effect on the overflow flag.

SHAR.B Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Byte

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the right. Bit 0 shifts into the carry flag. Bit 7 shifts into itself. Since bit 7 remains unaltered, the sign does not change.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHAR.B	Rd	1 1	8 rd		

Notes

SHAR.B #2, Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value of the carry flag.

Operand Size

Byte

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) two bits to the right. Bit 7 shifts into the carry flag. Bits 7 and 6 receive the previous value of bit 7. Since bit 7 is unaltered, the sign does not change.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHAR.B	#2, Rd	1 1	C rd		

Notes

SHAR.W Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Word

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the right. Bit 15 shifts into the carry flag. Bit 0 shifts into the status register. Bit 15 shifts into itself. Since bit 15 remains unaltered, the status register bits do not change.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHAR.W	Rd	1 1	9 rd		

Notes

SHAR.W #2, Rd


H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value of the carry flag.

Operand Size

Word

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) two bits to the right. Bit 15 shifts into the carry flag. Bits 15 and 14 receive the previous value of bit 15. Since bit 15 remains unaltered, the sign does not change.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHAR.W	#2, Rd	1 1	D rd		

Notes

SHAR.L ERd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Longword

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the right. Bit 0 shifts into the carry flag. Bit 31 shifts into itself. Since bit 31 remains unaltered, the sign of the operand does not change.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHAR.L	ERd	1	1	B 0 erd	

Notes

Assembly-Language Format

SHAR.L #2, ERd


H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value of the carry flag.

Operand Size

Longword

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) two bits to the right. Bit 1 shifts into the carry flag. Bits 31 and 30 receive the previous value of bit 31. Since the sign bit (bit 31) remains unaltered, the sign does not change.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHAR.L	#2, ERd	1 1	F 0 ERd		

Notes

SHLL.B Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Byte

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 7) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHLL.B	Rd	1 0	0 rd		

Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow flag.

Assembly-Language Format

SHLL.B #2, Rd


H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value in the carry flag.

Operand Size

Byte

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) two bits to the left. Bits 6 and 7 are shifted into the carry flag. Bits 0 and 1 are cleared to 0.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHLL.B	#2, Rd	1 0	4 rd		

Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow flag.

SHLL.W Rd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Word

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the left. The most significant bit (bit 15) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHLL.W	Rd	1 0	1 rd		

Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow flag.

Assembly-Language Format

SHLL.W #2, Rd


Operand Size

Word

H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value if

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) two bits to the left. Bits 15 and 14 are shifted into the carry flag. Bits 0 and 1 are cleared to 0.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHLL.W	#2, Rd	1 0	5 rd		

Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow

SHLL.L ERd


- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Longword

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the left. The most significant bit (bit 31) shifts into the carry flag. The least significant bit (bit 0) is cleared to 0.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHLL.L	ERd	1 0	3 0 ERd		

Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow flag.

Assembly-Language Format

SHLL.L #2, ERd


H: Previous value remains unchanged.
 N: Set to 1 if the result is negative; cleared to 0.
 Z: Set to 1 if the result is zero; cleared to 0.
 V: Always cleared to 0.
 C: Receives the previous value of the carry flag.

Operand Size

Longword

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) two bits to the left. Bit 30 shifts into the carry flag. Bits 0 and 1 are cleared to 0.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHLL.L	#2, ERd	1 0	7 0 ERd		

Notes

The SHLL instruction differs from the SHAL instruction in its effect on the overflow flag.

SHLR.B Rd


- H: Previous value remains unchanged.
- N: Always cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Byte

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) one bit to the right. The least significant bit (bit 0) shifts into the carry flag. The most significant bit (bit 7) is cleared.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHLR.B	Rd	1 1	0 rd		

Notes

Assembly-Language Format

SHLR.B #2, Rd

H: Previous value remains unchanged.

N: Always cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in the carry flag.

Operand Size

Byte

Description

This instruction shifts the bits in an 8-bit register Rd (destination operand) two bits to the right. Bit 0 shifts into the carry flag. Bits 7 and 6 are cleared to 0.



Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHLR.B	#2, Rd	1 1	4 rd		

Notes

SHLR.W Rd


- H: Previous value remains unchanged.
- N: Always cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Word

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) one bit to the right. The most significant bit (bit 15) shifts into the carry flag. The least significant bit (bit 0) shifts into the carry flag.



Available Registers

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHLR.W	Rd	1 1	1 rd		

Notes

Assembly-Language Format

SHLR.W #2, Rd


- H: Previous value remains unchanged.
- N: Always cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Receives the previous value in the carry flag.

Operand Size

Word

Description

This instruction shifts the bits in a 16-bit register Rd (destination operand) two bits to the right. Bit 15 shifts into the carry flag. Bits 15 and 14 are cleared to 0.

**Available Registers**

Rd: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHLR.W	#2, Rd	1 1	5 rd		

Notes

Assembly-Language Format

SHLR.L ERd

H: Previous value remains unchanged.

N: Always cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in the carry flag.

Operand Size

Longword

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) one bit to the right. The least significant bit (bit 0) shifts into the carry flag. The most significant bit (bit 31) shifts to 0.

**Available Registers**

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHLR.L	ERd	1	3	0 erd	

Notes

Rev. 4.00 Feb 24, 2006 page 220 of 322
 REJ09B0139-0400

Assembly-Language Format

SHLR.L #2, ERd

H: Previous value remains unchanged.

N: Always cleared to 0.

Z: Set to 1 if the result is zero; otherwise cleared to 0.

V: Always cleared to 0.


C: Receives the previous value in the carry flag.

Operand Size

Longword

Description

This instruction shifts the bits in a 32-bit register ERd (destination operand) two bits to the right. Bit 1 shifts into the carry flag. Bits 31 and 30 are cleared to 0.



Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SHLR.L	#2, ERd	1 1	7 0 ERd		

Notes

SLEEP

H: Previous value remains unchar
 N: Previous value remains unchar
 Z: Previous value remains unchar
 V: Previous value remains unchar
 C: Previous value remains unchar

Operand Size

—

Description

When the SLEEP instruction is executed, the CPU enters a power-down mode. Its inter remains unchanged, but the CPU stops executing instructions and waits for an exceptio request. When it receives an exception-handling request, the CPU exits the power-dow begins the exception-handling sequence. Interrupt requests other than NMI cannot end down mode if they are masked in the CPU.

Available Registers

—

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
—	SLEEP		0 ⋮ 1	8 ⋮ 0		

Notes

For information about power-down modes, see the relevant microcontroller hardware m

Assembly-Language Format

STC.B CCR, Rd

H: Previous value remains unchanged

N: Previous value remains unchanged

Z: Previous value remains unchanged

V: Previous value remains unchanged

C: Previous value remains unchanged

Operand Size

Byte

Description

This instruction copies the CCR contents to an 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format					
			1st byte		2nd byte		3rd byte	4th byte
Register direct	STC.B	CCR, Rd	0	2	0	rd		

Notes

Rev. 4.00 Feb 24, 2006 pag

REJ05

 RENESAS

Operand Size

Byte

Description

This instruction copies the EXR contents to an 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	STC.B	EXR, Rd	0 2	1 rd		

Notes

Assembly-Language Format

STC.W CCR, <EAd>

H: Previous value remains unchanged

N: Previous value remains unchanged

Z: Previous value remains unchanged

V: Previous value remains unchanged

C: Previous value remains unchanged

Operand Size

Word

Description

This instruction copies the CCR contents to a destination location. Although CCR is a register, the destination operand is a word operand. The CCR contents are stored at the destination address. Undetermined data is stored at the odd address.

Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format												
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte				
Register indirect with displacement	STC.W	CCR, @ERd	0	1	4	0	6	9	1:erd	0					
	STC.W	CCR, @(d:16, ERd)	0	1	4	0	6	F	1:erd	0	disp				
	STC.W	CCR, @(d:32, ERd)	0	1	4	0	7	8	0:erd	0	6	B	A	0	disp
Register indirect with pre-decrement	STC.W	CCR, @-ERd	0	1	4	0	6	D	1:erd	0					
	STC.W	CCR, @aa:16	0	1	4	0	6	B	8	0	abs				
Absolute address	STC.W	CCR, @aa:32	0	1	4	0	6	B	A	0	abs				

Notes

Assembly-Language Format

STC.W EXR, <EAd>

H: Previous value remains unchanged

N: Previous value remains unchanged

Z: Previous value remains unchanged

V: Previous value remains unchanged

C: Previous value remains unchanged

Operand Size

Word

Description

This instruction copies the EXR contents to a destination location. Although EXR is a register, the destination operand is a word operand. The EXR contents are stored at the destination address. Undetermined data is stored at the odd address.

Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format													
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte	9th byte					
Register indirect with displacement	STC.W	EXR, @ERd	0	1	4	1	6	9	1:erd	0						
	STC.W	EXR, @(d:16, ERd)	0	1	4	1	6	F	1:erd	0	disp					
	STC.W	EXR, @(d:32, ERd)	0	1	4	1	7	8	0:erd	0	6	B	A	0	disp	
Register indirect with pre-decrement	STC.W	EXR, @-ERd	0	1	4	1	6	D	1:erd	0						
	STC.W	EXR, @aa:16	0	1	4	1	6	B	8	0	abs					
Absolute address	STC.W	EXR, @aa:32	0	1	4	1	6	B	A	0	abs					

Notes

Assembly-Language Format

STM.L <register list>, @-SP

H: Previous value remains unchanged

N: Previous value remains unchanged

Z: Previous value remains unchanged

V: Previous value remains unchanged

C: Previous value remains unchanged

Operand Size

Longword

Description

This instruction saves a group of registers specified by a register list onto the stack. The registers are saved in ascending order of register number.

Two, three, or four registers can be saved by one STM instruction. The following ranges of registers are specified in the register list.

Two registers: ER0–ER1, ER2–ER3, ER4–ER5, or ER6–ER7

Three registers: ER0–ER2 or ER4–ER6

Four registers: ER0–ER3 or ER4–ER7

Available Registers

ERn: ER0 to ER7

—	STM.L	(ERn-ERn+2), @-SP	0	1	2	0	6	D	F	0
—	STM.L	(ERn-ERn+3), @-SP	0	1	3	0	6	D	F	0

Notes

When ER7 is saved, the value after effective address calculation (after ER7 is decremented) is saved on the stack.

Assembly-Language Format

STMAC MAC register, ERd

Operand Size

Longword

- H: Previous value remains unchanged.
- N: Set to 1 if a MAC instruction results in a negative MAC register value; otherwise cleared to 0.
- Z: Set to 1 if a MAC instruction results in a zero MAC register value; otherwise cleared to 0.
- V: Set to 1 if a MAC instruction results in an overflow; otherwise cleared to 0.
- C: Previous value remains unchanged.

Note: * Execution of this instruction copies the Z and V flag values from the multiplier-accumulator register (MAC) to the condition-code register (CCR). If this instruction is executed after a CLDMAC instruction with no intervening instructions, the V flag will be 0 and the Z flag will have undetermined value.

Description

This instruction moves the contents of a multiply-accumulate register (MACH or MACH) to a general register. If the transfer is from MACH, the upper 22 bits transferred to the general register are a sign extension.

This instruction is supported by the H8S/2600 CPU only.

Available Registers

ERd: ER0 to ER7

Register direct	STMAC	MACL, ERd	0	2	3	0	erd
-----------------	-------	-----------	---	---	---	---	-----

Note: * A maximum of three additional states are required for execution of this instruction within t after execution of a MAC instruction. For example, if there is a one-state instruction (such between the MAC instruction and this instruction, this instruction will be two states longer. The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.

Notes

Assembly-Language Format

SUB .B Rs, Rd

- H: Set to 1 if there is a borrow at the end of the operation; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a borrow at the end of the operation; otherwise cleared to 0.

Operand Size

Byte

Description

This instruction subtracts the contents of an 8-bit register Rs (source operand) from the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format					
			1st byte		2nd byte		3rd byte	4th byte
Register direct	SUB.B	Rs, Rd	1	8	rs	rd		

- (1) ORC #H'05,CCR
 SUBX # (IMM-1),Rd
- (2) ADD # (0-IMM),Rd
 XORC #H'01,CCR

Assembly-Language Format

SUB.W <EAs>, Rd

- H: Set to 1 if there is a borrow at the end of the operation; otherwise cleared to 0.
- N: Set to 1 if the result is negative; otherwise cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a borrow at the end of the operation; otherwise cleared to 0.

Operand Size

Word

Description

This instruction subtracts a source operand from the contents of a 16-bit register Rd (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7

Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte		2nd byte		3rd byte
Immediate	SUB.W	#xx:16, Rd	7	9	3	rd	IMM
Register direct	SUB.W	Rs, Rd	1	9	rs	rd	

Notes

Assembly-Language Format

SUB.L <EAs>, ERd

Operand Size

Longword

- H: Set to 1 if there is a borrow at otherwise cleared to 0.
- N: Set to 1 if the result is negative cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Set to 1 if an overflow occurs; otherwise cleared to 0.
- C: Set to 1 if there is a borrow at otherwise cleared to 0.

Description

This instruction subtracts a source operand from the contents of a 32-bit register ERd (operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7

ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format									
			1st byte		2nd byte		3rd byte	4th byte	5th byte	6th		
Immediate	SUB.L	#xx:32, ERd	7	A	3	0	erd	IMM				
Register direct	SUB.L	ERs, ERd	1	A	1	ers	0	erd				

Notes

Rev. 4.00 Feb 24, 2006 page 236 of 322
REJ09B0139-0400

RENESAS

Assembly-Language Format

SUBS #1, ERd

SUBS #2, ERd

SUBS #4, ERd

H: Previous value remains unchanged

N: Previous value remains unchanged

Z: Previous value remains unchanged

V: Previous value remains unchanged

C: Previous value remains unchanged

Operand Size

Longword

Description

This instruction subtracts the immediate value 1, 2, or 4 from the contents of a 32-bit register (destination operand). Unlike the SUB instruction, it does not affect the condition codes.

Available Registers

ERd: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Register direct	SUBS	#1, ERd	1 B	0 0 erd		
Register direct	SUBS	#2, ERd	1 B	8 0 erd		
Register direct	SUBS	#4, ERd	1 B	9 0 erd		

Notes

Assembly-Language Format

SUBX <EAs>, Rd

Operand Size

Byte

Description

This instruction subtracts the source operand and carry flag from the contents of an 8-bit register Rd (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format			
			1st byte	2nd byte	3rd byte	4th byte
Immediate	SUBX	#xx:8, Rd	B rd	IMM		
Register direct	SUBX	Rs, Rd	1 E	rs rd		

Notes

Rev. 4.00 Feb 24, 2006 page 238 of 322
REJ09B0139-0400

RENESAS

H: Set to 1 if there is a borrow at the end of the operation; otherwise cleared to 0.
N: Set to 1 if the result is negative; otherwise cleared to 0.
Z: Previous value remains unchanged if the result is zero; otherwise cleared to 0.
V: Set to 1 if an overflow occurs; otherwise cleared to 0.
C: Set to 1 if there is a borrow at the end of the operation; otherwise cleared to 0.

Assembly-Language Format

TAS @ERd

H: Previous value remains unchanged.
N: Set to 1 if the result is negative; cleared to 0.
Z: Set to 1 if the result is zero; cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Byte

Description

This instruction tests a memory operand by comparing it with zero, and sets the condition codes of the processor according to the result. Then it sets the most significant bit (bit 7) of the operand.

Available Registers

ERd: ER0, ER1, ER4, ER5

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format								
			1st byte		2nd byte		3rd byte		4th byte		
Register indirect	TAS	@ERd	0	1	E	0	7	B	0	erd	C

Notes

<vector> → PC

- When EXR is valid
 PC → @-SP
 CCR → @-SP
 EXR → @-SP
 <Vector> → PC

I: Always set to 1.

UI: See note.

H: Previous value remains unchanged.

N: Previous value remains unchanged.

Z: Previous value remains unchanged.

V: Previous value remains unchanged.

C: Previous value remains unchanged.

Assembly-Language Format

TRAPA #x:2

Note: * The UI bit is set to 1 when used as a mask bit, but retains its previous value when used as a user bit. For details, see the microcontroller hardware manual.

Operand Size

—

Description

This instruction pushes the program counter (PC) and condition-code register (CCR) onto the stack, then sets the I bit to 1. If the extended control register (EXR) is valid, EXR is also pushed onto the stack, but bits I2 to I0 are not modified. Next execution branches to a new address by the contents of the vector address corresponding to the specified vector number. The address pushed onto the stack is the starting address of the next instruction after the TRAPA instruction.

#x	Vector Address	
	Normal Mode	Advanced Mode
0	H'0010 to H'0011	H'000020 to H'000021
1	H'0012 to H'0013	H'000024 to H'000025
2	H'0014 to H'0015	H'000028 to H'000029
3	H'0016 to H'0017	H'00002C to H'00002D

Note: * Eight states when EXR is valid.

Notes

The stack and vector structure differ between normal mode and advanced mode, and whether EXR is valid or invalid.

Assembly-Language Format

XOR.B <EAs>, Rd

- H: Previous value remains unchanged.
- N: Set to 1 if the result is negative; cleared to 0.
- Z: Set to 1 if the result is zero; otherwise cleared to 0.
- V: Always cleared to 0.
- C: Previous value remains unchanged.

Operand Size

Byte

Description

This instruction exclusively ORs the source operand with the contents of an 8-bit register (destination operand) and stores the result in the 8-bit register Rd.

Available Registers

Rd: R0L to R7L, R0H to R7H

Rs: R0L to R7L, R0H to R7H

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Immediate	XOR.B	#xx:8, Rd	D	rd	IMM		
Register direct	XOR.B	Rs, Rd	1	5	rs	rd	

Notes

Assembly-Language Format

XOR.W <EAs>, Rd

H: Previous value remains unchanged.
N: Set to 1 if the result is negative; cleared to 0.
Z: Set to 1 if the result is zero; cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Operand Size

Word

Description

This instruction exclusively ORs the source operand with the contents of a 16-bit register (destination operand) and stores the result in the 16-bit register Rd.

Available Registers

Rd: R0 to R7, E0 to E7

Rs: R0 to R7, E0 to E7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte		2nd byte		3rd byte
Immediate	XOR.W	#xx:16, Rd	7	9	5	rd	IMM
Register direct	XOR.W	Rs, Rd	6	5	rs	rd	

Notes

Assembly-Language Format

XOR.L <EAs>, ERd

Operand Size

Longword

H: Previous value remains unchanged.
N: Set to 1 if the result is negative; cleared to 0.
Z: Set to 1 if the result is zero; otherwise cleared to 0.
V: Always cleared to 0.
C: Previous value remains unchanged.

Description

This instruction exclusively ORs the source operand with the contents of a 32-bit register (destination operand) and stores the result in the 32-bit register ERd.

Available Registers

ERd: ER0 to ER7

ERs: ER0 to ER7

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format									
			1st byte		2nd byte		3rd byte	4th byte	5th byte	6th		
Immediate	XOR.L	#xx:32, ERd	7	A	5	0	erd	IMM				
Register direct	XOR.L	ERs, ERd	0	1	F	0	6	5	0	ers	0	erd

Notes

Rev. 4.00 Feb 24, 2006 page 244 of 322
REJ09B0139-0400

RENESAS

Assembly-Language Format

XORC #xx:8, CCR

I: Stores the corresponding bit of
UI: Stores the corresponding bit of
H: Stores the corresponding bit of
U: Stores the corresponding bit of
N: Stores the corresponding bit of
Z: Stores the corresponding bit of
V: Stores the corresponding bit of
C: Stores the corresponding bit of

Operand Size

Byte

Description

This instruction exclusively ORs the contents of the condition-code register (CCR) with immediate data and stores the result in the condition-code register. No interrupt requests, including NMI, are accepted immediately after execution of this instruction.

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format				
			1st byte	2nd byte	3rd byte	4th byte	
Immediate	XORC	#xx:8, CCR	0	5	IMM		

Notes

Assembly-Language Format

XORC #xx:8, EXR

H: Previous value remains unchan
 N: Previous value remains unchar
 Z: Previous value remains unchar
 V: Previous value remains unchar
 C: Previous value remains unchar

Operand Size

Byte

Description

This instruction exclusively ORs the contents of the extended control register (EXR) with immediate data and stores the result in the extended control register. No interrupt requests, including NMI, are accepted for three states after execution of this instruction.

Operand Format and Number of States Required for Execution

Addressing Mode	Mnemonic	Operands	Instruction Format						
			1st byte		2nd byte		3rd byte		4th byte
Immediate	XORC	#xx:8, EXR	0	1	4	1	0	5	IMM

Notes

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)							Operation	
		#xx	Rn	@ ERn	@ (d,ERn)	@-ERn/ERn+	@aa	@(d,PC)		@aa
MOV	L	6								#xx:32→ERd32
	L	2								ERs32→ERd32
	L	4								@ERs→ERd32
	L			4						@(d:16,ERs)→ERd32
	L			6						@(d:32,ERs)→ERd32
	L			10						@ERs→ERd32,ERs32+4→@ERs32
	L			4						@aa:16→ERd32
	L			6						@aa:32→ERd32
	L			8						ERs32→@ERd
	L			4						ERs32→@(d:16,ERd)
	L			6						ERs32→@(d:32,ERd)
	L			10						ERd32-4→ERd32,ERs32→@ERd
	L			4						ERs32→@aa:16
	L			6						ERs32→@aa:32
	POP	W							2	@SP→Rn16,SP+2→SP
PUSH	L							4	@SP→ERn32,SP+4→SP	
	W							2	SP-2→SP,Rn16→@SP	
LDM	L							4	SP-4→SP,ERn32→@SP	
	L							4	(@SP→ERn32,SP+4→SP) Repeated for each register restored	
STM	L							4	(SP-4→SP,ERn32→@SP) Repeated for each register saved	
MOVFP	B							4	@aa:16→Rd (synchronized with E clock)	
MOVTP	B							4	R _s →@aa:16 (synchronized with E clock)	



(2) Arithmetic Operation Instructions

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)							Operation	
		#xx	Rn	@ ERn	@ (d,ERn)	@-ERn/@ERN+	@aa	@(d,PC)		@aa
ADD	ADD.B #xx:8,Rd	B	2							R08-#xx:8→Rd8
	ADD.B Rs,Rd	B	2							R08+Rs8→R08
	ADD.W #xx:16,Rd	W	4							Rd16-#xx:16→Rd16
	ADD.W Rs,Rd	W	2							Rd16+Rs16→Rd16
	ADD.L #xx:32,ERd	L	6							ERd32-#xx:32→ERd32
	ADD.L ERs,ERd	L	2							ERd32+ERs32→ERd32
ADDX	ADDX #xx:8,Rd	B	2							R08-#xx:8+C→Rd8
	ADDX Rs,Rd	B	2							R08+Rs8+C→Rd8
ADDS	ADDS #1,ERd	L	2							ERd32+1→ERd32
	ADDS #2,ERd	L	2							ERd32+2→ERd32
	ADDS #4,ERd	L	2							ERd32+4→ERd32
	INC.B Rd	B	2							R08+1→Rd8
INC	INC.W #1,Rd	W	2							Rd16+1→Rd16
	INC.W #2,Rd	W	2							Rd16+2→Rd16
	INC.L #1,ERd	L	2							ERd32+1→ERd32
	INC.L #2,ERd	L	2							ERd32+2→ERd32
DAA	DAA Rd	B	2							R08 decimal adjust → Rd8
SUB	SUB.B Rs,Rd	B	2							R08-Rs8→Rd8
	SUB.W #xx:16,Rd	W	4							Rd16-#xx:16→Rd16
	SUB.W Rs,Rd	W	2							Rd16-Rs16→Rd16
	SUB.L #xx:32,ERd	L	6							ERd32-#xx:32→ERd32
	SUB.L ERs,ERd	L	2							ERd32-ERs32→ERd32
	SUBX #xx:8,Rd	B	2							R08-#xx:8-C→Rd8
SUBS	SUBS #1,ERd	L	2							R08-Rs8-C→Rd8
	SUBS #2,ERd	L	2							ERd32-1→ERd32
	SUBS #4,ERd	L	2							ERd32-2→ERd32
	DEC.B Rd	B	2							ERd32-4→ERd32
DEC	DEC.W #1,Rd	W	2							R08-1→Rd8
	DEC.W #2,Rd	W	2							Rd16-1→Rd16
	DEC.L #1,ERd	L	2							Rd16-2→Rd16

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)							Operation
		#xx	Rn	@ ERn	@ (d,ERn)	@ -ERn/@ ERn+	@ aa	@ (d,PC)	
DAS	B	2							Rd8 decimal adjust →Rd8
MULXU	B	2							Rd8×Rs8→Rd16 (unsigned multiplication)
	W	2							Rd16×Rs16→ERd32 (unsigned multiplication)
MULXS	B	4							Rd8×Rs8→Rd16 (signed multiplication)
	W	4							Rd16×Rs16→ERd32 (signed multiplication)
DIVXU	B	2							Rd16÷Rs8→Rd16 (RdH: remainder, RdL: quotient) (unsigned division)
	W	2							ERd32÷Rs16→ERd32 (Ed: remainder, Rd: quotient) (unsigned division)
DIVXS	B	4							Rd16÷Rs8→Rd16 (RdH: remainder, RdL: quotient) (signed division)
	W	4							ERd32÷Rs16→ERd32 (Ed: remainder, Rd: quotient) (signed division)
CMP	B	2							Rd8-#xx:8
	B	2							Rd8-Rs8
	W	4							Rd16-#xx:16
	W	2							Rd16-Rs16
	L	6							ERd32-#xx:32
	L	2							ERd32-ERs32
NEG	B	2							0-Rd8→Rd8
	W	2							0-Rd16→Rd16
	L	2							0-ERd32→ERd32
EXTU	W	2							0→(<bits 15 to 8> of Rd16)
	L	2							0→(<bits 31 to 16> of ERd32)
EXTS	W	2							(<bit 7> of Rd16)→(<bits 15 to 8> of Rd16)
	L	2							(<bit 15> of ERd32)→(<bits 31 to 16> of ERd32)
TAS	B	4							@ERd0→set CCR, 1→(<bit 7> of @ERd)



Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)								Operation		
		#xx	Rn	@ERn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@aa			
MAC ^{®9}	—					4					1	@ERn×@ERm+MAC→MAC (signed multiplication) ERn+2→ERn,ERm+2→ERm
CLRMAC ^{®9}	—										2	0→MACH, MACL
LDMAC ^{®9}	L		2									ERS→MACH
	L		2									ERS→MACL
STMAC ^{®9}	L		2									MACH→ERd
	L		2									MACL→ERd

(3) Logic Operation Instructions

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)							Operation
		#xx	Rn	@(d,Ern)	@-Ern/Ern+	@aa	@(d,PC)	@@aa	
AND	AND.B #xx:8,Rd	B	2						Rd8<#xx:8→Rd8
	AND.B Rs,Rd	B	2						Rd8<Rs8→Rd8
	AND.W #xx:16,Rd	W	4						Rd16<#xx:16→Rd16
	AND.W Rs,Rd	W	4						Rd16<Rs16→Rd16
	AND.L #xx:32,ERd	L	6						ERd32<#xx:32→ERd32
	AND.L ERs,ERd	L	6						ERd32<ERs32→ERd32
OR	OR.B #xx:8,Rd	B	2						Rd8<#xx:8→Rd8
	OR.B Rs,Rd	B	2						Rd8<Rs8→Rd8
	OR.W #xx:16,Rd	W	4						Rd16<#xx:16→Rd16
	OR.W Rs,Rd	W	4						Rd16<Rs16→Rd16
	OR.L #xx:32,ERd	L	6						ERd32<#xx:32→ERd32
	OR.L ERs,ERd	L	6						ERd32<ERs32→ERd32
XOR	XOR.B #xx:8,Rd	B	2						Rd8<#xx:8→Rd8
	XOR.B Rs,Rd	B	2						Rd8<Rs8→Rd8
	XOR.W #xx:16,Rd	W	4						Rd16<#xx:16→Rd16
	XOR.W Rs,Rd	W	4						Rd16<Rs16→Rd16
	XOR.L #xx:32,ERd	L	6						ERd32<#xx:32→ERd32
	XOR.L ERs,ERd	L	6						ERd32<ERs32→ERd32
NOT	NOT.B Rd	B	2						¬ Rd8→Rd8
	NOT.W Rd	W	2						¬ Rd16→Rd16
	NOT.L ERd	L	2						¬ Rd32→Rd32

(4) Shift Instructions

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)							Operation
		#xx	Rn	@(d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)	@aa	
SHAL	SHAL.B Rd	B	2						
	SHAL.B #2,Rd	B	2						
	SHAL.W Rd	W	2						
	SHAL.W #2,Rd	W	2						
	SHAL.L ERd	L	2						
	SHAL.L #2,ERd	L	2						
SHAR	SHAR.B Rd	B	2						
	SHAR.B #2,Rd	B	2						
	SHAR.W Rd	W	2						
	SHAR.W #2,Rd	W	2						
	SHAR.L ERd	L	2						
	SHAR.L #2,ERd	L	2						
SHLL	SHLL.B Rd	B	2						
	SHLL.B #2,Rd	B	2						
	SHLL.W Rd	W	2						
	SHLL.W #2,Rd	W	2						
	SHLL.L ERd	L	2						
	SHLL.L #2,ERd	L	2						
SHLR	SHLR.B Rd	B	2						
	SHLR.B #2,Rd	B	2						
	SHLR.W Rd	W	2						
	SHLR.W #2,Rd	W	2						
	SHLR.L ERd	L	2						
	SHLR.L #2,ERd	L	2						
ROTXL	ROTXL.B Rd	B	2						
	ROTXL.B #2,Rd	B	2						
	ROTXL.W Rd	W	2						
	ROTXL.W #2,Rd	W	2						
	ROTXL.L ERd	L	2						
	ROTXL.L #2,ERd	L	2						

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)							Operation	
		#xx	Rn	@ ERn	@ (d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)		@@aa
ROTXR	ROTXR.B Rd	B	2							
	ROTXR.B #2,Rd	B	2							
	ROTXR.W Rd	W	2							
	ROTXR.W #2,Rd	W	2							
	ROTXR.L ERd	L	2							
	ROTXR.L #2,ERd	L	2							
ROTL	ROTL.B Rd	B	2							
	ROTL.B #2,Rd	B	2							
	ROTL.W Rd	W	2							
	ROTL.W #2,Rd	W	2							
	ROTL.L ERd	L	2							
	ROTL.L #2,ERd	L	2							
ROTR	ROTR.B Rd	B	2							
	ROTR.B #2,Rd	B	2							
	ROTR.W Rd	W	2							
	ROTR.W #2,Rd	W	2							
	ROTR.L ERd	L	2							
	ROTR.L #2,ERd	L	2							

(5) Bit Manipulation Instructions

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)							Operation				
		#xx	Rn	@ ERn	@ (d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)		@aa			
BSET	BSET #xx:3,Rd	B	2										(#xx:3 of Rd8)←-1
	BSET #xx:3,@ERd	B		4									(#xx:3 of @ERd)←-1
	BSET #xx:3,@aa:8	B				4							(#xx:3 of @aa:8)←-1
	BSET #xx:3,@aa:16	B					6						(#xx:3 of @aa:16)←-1
	BSET #xx:3,@aa:32	B						8					(#xx:3 of @aa:32)←-1
	BSET Rn,Rd	B	2										(Rn8 of Rd8)←-1
	BSET Rn,@ERd	B		4									(Rn8 of @ERd)←-1
	BSET Rn,@aa:8	B			4								(Rn8 of @aa:8)←-1
	BSET Rn,@aa:16	B				6							(Rn8 of @aa:16)←-1
	BSET Rn,@aa:32	B					8						(Rn8 of @aa:32)←-1
BCLR	BCLR #xx:3,Rd	B	2										(#xx:3 of Rd8)←-0
	BCLR #xx:3,@ERd	B		4									(#xx:3 of @ERd)←-0
	BCLR #xx:3,@aa:8	B			4								(#xx:3 of @aa:8)←-0
	BCLR #xx:3,@aa:16	B				6							(#xx:3 of @aa:16)←-0
	BCLR #xx:3,@aa:32	B					8						(#xx:3 of @aa:32)←-0
	BCLR Rn,Rd	B	2										(Rn8 of Rd8)←-0
	BCLR Rn,@ERd	B		4									(Rn8 of @ERd)←-0
	BCLR Rn,@aa:8	B			4								(Rn8 of @aa:8)←-0
	BCLR Rn,@aa:16	B				6							(Rn8 of @aa:16)←-0
	BCLR Rn,@aa:32	B					8						(Rn8 of @aa:32)←-0
BNOT	BNOT #xx:3,Rd	B	2										(#xx:3 of Rd8)←- ! (#xx:3 of Rd8)
	BNOT #xx:3,@ERd	B		4									(#xx:3 of @ERd)←- ! (#xx:3 of @ERd)
	BNOT #xx:3,@aa:8	B			4								(#xx:3 of @aa:8)←- ! (#xx:3 of @aa:8)
	BNOT #xx:3,@aa:16	B				6							(#xx:3 of @aa:16)←- ! (#xx:3 of @aa:16)
	BNOT #xx:3,@aa:32	B					8						(#xx:3 of @aa:32)←- ! (#xx:3 of @aa:32)
	BNOT Rn,Rd	B	2										(Rn8 of Rd8)←- ! (Rn8 of Rd8)
	BNOT Rn,@ERd	B		4									(Rn8 of @ERd)←- ! (Rn8 of @ERd)
	BNOT Rn,@aa:8	B			4								(Rn8 of @aa:8)←- ! (Rn8 of @aa:8)
	BNOT Rn,@aa:16	B				4							(Rn8 of @aa:16)←- ! (Rn8 of @aa:16)
	BNOT Rn,@aa:32	B					8						(Rn8 of @aa:32)←- ! (Rn8 of @aa:32)



Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)							Operation		
		#xx	Rn	@ ERn	@ (d, ERn)	@ -ERn/@ ERn+	@aa	@ (d, PC)		@aa	
BTST	B	2									(#xx:3 of Rd8)→Z
	B		4								(#xx:3 of @ERd)→Z
	B				4						(#xx:3 of @aa:8)→Z
	B					4					(#xx:3 of @aa:16)→Z
	B						6				(#xx:3 of @aa:32)→Z
	B	2						8			(#xx:3 of @aa:32)→Z
	B		4								(Rn8 of Rd8)→Z
	B			4							(Rn8 of @ERd)→Z
	B				4						(Rn8 of @aa:8)→Z
	B					6					(Rn8 of @aa:16)→Z
BLD	B	2									(Rn8 of @aa:32)→Z
	B		2								(#xx:3 of Rd8)→C
	B		4								(#xx:3 of @ERd)→C
	B			4							(#xx:3 of @aa:8)→C
	B				6						(#xx:3 of @aa:16)→C
	B					6					(#xx:3 of @aa:32)→C
	B	2									(#xx:3 of @aa:32)→C
	B		4								¬ (#xx:3 of Rd8)→C
	B			4							¬ (#xx:3 of @ERd)→C
	B				4						¬ (#xx:3 of @aa:8)→C
BST	B	2									¬ (#xx:3 of @aa:16)→C
	B					6					¬ (#xx:3 of @aa:32)→C
	B	2									C→(#xx:3 of Rd8)
	B		4								C→(#xx:3 of @ERd24)
	B			4							C→(#xx:3 of @aa:8)
	B				6						C→(#xx:3 of @aa:16)
	B					6					C→(#xx:3 of @aa:32)
	B	2									C→(#xx:3 of Rd8)
	B		4								¬ C→(#xx:3 of @ERd24)
	B			4							¬ C→(#xx:3 of @aa:8)
BIST	B	2									¬ C→(#xx:3 of @aa:16)
	B		4								¬ C→(#xx:3 of @aa:32)
	B			4							¬ C→(#xx:3 of @aa:8)
	B				6						¬ C→(#xx:3 of @aa:16)
	B					6					¬ C→(#xx:3 of @aa:32)
	B						8				¬ C→(#xx:3 of @aa:32)



Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)								Operation	
		#xx	Rn	@ ERn	@ (d, ERn)	@ -ERn/@ ERn+	@aa	@(d, PC)	@aa		
BAND	BAND #xx:3, Rd	B	2								C _A [#xx:3 of Rd8] → C
	BAND #xx:3, @ERd	B		4							C _A [#xx:3 of @ERd24] → C
	BAND #xx:3, @aa:8	B			4						C _A [#xx:3 of @aa:8] → C
	BAND #xx:3, @aa:16	B				6					C _A [#xx:3 of @aa:16] → C
	BAND #xx:3, @aa:32	B					8				C _A [#xx:3 of @aa:32] → C
BIAND	BIAND #xx:3, Rd	B	2								C _A [- #xx:3 of Rd8] → C
	BIAND #xx:3, @ERd	B		4							C _A [- #xx:3 of @ERd24] → C
	BIAND #xx:3, @aa:8	B			4						C _A [- #xx:3 of @aa:8] → C
	BIAND #xx:3, @aa:16	B				6					C _A [- #xx:3 of @aa:16] → C
	BIAND #xx:3, @aa:32	B					8				C _A [- #xx:3 of @aa:32] → C
BOR	BOR #xx:3, Rd	B	2								C _V [#xx:3 of Rd8] → C
	BOR #xx:3, @ERd	B		4							C _V [#xx:3 of @ERd24] → C
	BOR #xx:3, @aa:8	B			4						C _V [#xx:3 of @aa:8] → C
	BOR #xx:3, @aa:16	B				6					C _V [#xx:3 of @aa:16] → C
	BOR #xx:3, @aa:32	B					8				C _V [#xx:3 of @aa:32] → C
BIOR	BIOR #xx:3, Rd	B	2								C _V [- #xx:3 of Rd8] → C
	BIOR #xx:3, @ERd	B		4							C _V [- #xx:3 of @ERd24] → C
	BIOR #xx:3, @aa:8	B			4						C _V [- #xx:3 of @aa:8] → C
	BIOR #xx:3, @aa:16	B				6					C _V [- #xx:3 of @aa:16] → C
	BIOR #xx:3, @aa:32	B					8				C _V [- #xx:3 of @aa:32] → C
BXOR	BXOR #xx:3, Rd	B	2								C _E [#xx:3 of Rd8] → C
	BXOR #xx:3, @ERd	B		4							C _E [#xx:3 of @ERd24] → C
	BXOR #xx:3, @aa:8	B			4						C _E [#xx:3 of @aa:8] → C
	BXOR #xx:3, @aa:16	B				6					C _E [#xx:3 of @aa:16] → C
	BXOR #xx:3, @aa:32	B					8				C _E [#xx:3 of @aa:32] → C
BIXOR	BIXOR #xx:3, Rd	B	2								C _E [- #xx:3 of Rd8] → C
	BIXOR #xx:3, @ERd	B		4							C _E [- #xx:3 of @ERd24] → C
	BIXOR #xx:3, @aa:8	B			4						C _E [- #xx:3 of @aa:8] → C
	BIXOR #xx:3, @aa:16	B				6					C _E [- #xx:3 of @aa:16] → C
	BIXOR #xx:3, @aa:32	B					8				C _E [- #xx:3 of @aa:32] → C

(6) Branch Instructions

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)							Operation	Branch Condition
		#xx	Rn	@ ERn	@ (d,ERn)	@-ERn/@ERn+	@aa	@(d,PC)		
Bcc	—									Always
BRA d:8(BT d:8)	—									Always
BRA d:16(BT d:16)	—									Always
BRN d:8(BF d:8)	—									Never
BRN d:16(BF d:16)	—									Never
BHI d:8	—									C<vz=0
BHI d:16	—									C<vz=0
BLS d:8	—									C=0
BLS d:16	—									C=0
BCC d:8(BHS d:8)	—									C=1
BCC d:16(BHS d:16)	—									C=1
BCC d:8(BLO d:8)	—									Z=0
BCC d:16(BLO d:16)	—									Z=0
BNE d:8	—									Z=0
BNE d:16	—									Z=0
BEQ d:8	—									Z=1
BEQ d:16	—									Z=1
BVC d:8	—									V=0
BVC d:16	—									V=0
BVS d:8	—									V=1
BVS d:16	—									V=1
BPL d:8	—									N=0
BPL d:16	—									N=0
BMI d:8	—									N=1
BMI d:16	—									N=1
BGE d:8	—									N@V=0
BGE d:16	—									N@V=0
BLT d:8	—									N@V=1
BLT d:16	—									N@V=1
BGT d:8	—									Z<(N@V)=C
BGT d:16	—									Z<(N@V)=C
BLE d:8	—									Z<(N@V)=1
BLE d:16	—									Z<(N@V)=1

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)								Operation	Branch Condition	
		#xx	Rn	@ ERn	@ (d,ERn)	@ -ERn/@ ERn+	@ aa	@ (d,PC)	@ @ aa			
JMP	JMP @ERn		2								PC←ERn	
	JMP @aa:24	—			4						PC←aa:24	
	JMP @aa:8	—						2			PC←@aa:8	
BSR	BSR d:8	—						2			PC→@-SP;PC←PC+d:8	
	BSR d:16	—					4				PC→@-SP;PC←PC+d:16	
JSR	JSR @ERn	—		2							PC→@-SP;PC←ERn	
	JSR @aa:24	—			4						PC→@-SP;PC←aa:24	
	JSR @aa:8	—					2				PC→@-SP;PC←aa:8	
RTS	RTS	—								2	PC←@SP+	

Mnemonic	Size	Addressing Mode and Instruction Length (Bytes)								Operation			
		#xx	Rn	@ ERn	@ (d,ERn)	@ -ERn/ERn+	@aa	@(d,PC)	@@aa				
STC	STC CCR,Rd	B	2										CCR→Rd8
	STC EXR,Rd	B	2										EXR→Rd8
	STC CCR,@ERd	W		4									CCR→@ERd
	STC EXR,@ERd	W		4									EXR→@ERd
	STC CCR,@(d:16,ERd)	W			6								CCR→@(d:16,ERd)
	STC EXR,@(d:16,ERd)	W			6								EXR→@(d:16,ERd)
	STC CCR,@(d:32,ERd)	W			10								CCR→@(d:32,ERd)
	STC EXR,@(d:32,ERd)	W			10								EXR→@(d:32,ERd)
	STC CCR,@-ERd	W				4							ERd32-2→ERd32,CCR→@ERd
	STC EXR,@-ERd	W				4							ERd32-2→ERd32,EXR→@ERd
	STC CCR,@aa:16	W						6					CCR→@aa:16
	STC EXR,@aa:16	W						6					EXR→@aa:16
	STC CCR,@aa:32	W							8				CCR→@aa:32
	STC EXR,@aa:32	W							8				EXR→@aa:32
ANDC	ANDC #xx:8,CCR	B	2										CCR:#xx:8→CCR
ORC	ANDC #xx:8,EXR	B	4										EXR:#xx:8→EXR
	ORC #xx:8,CCR	B	2										CCR:#xx:8→CCR
XORC	ORC #xx:8,EXR	B	4										EXR:#xx:8→EXR
	XORC #xx:8,CCR	B	2										CCR:#xx:8→CCR
NOP	XORC #xx:8,EXR	B	4										EXR:#xx:8→EXR
	NOP	—										2	PC←PC+2

Instruction	Mnemonic	Size	Instruction Format												
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	8th byte					
ADD	ADD.B #xx:8,Rd	B	8	rd											
	ADD.B Rs,Rd	B	0	8	rs	rd									
	ADD.W #xx:16,Rd	W	7	9	1	rd									
	ADD.W Rs,Rd	W	0	9	rs	rd									
ADDS	ADD.L #xx:32,ERd	L	7	A	1	0: erd									
	ADD.L Rs,ERd	L	0	A	1: ers	0: erd									
	ADD.S #1,ERd	L	0	B	0	0: erd									
	ADD.S #2,ERd	L	0	B	8	0: erd									
ADDX	ADD.S #4,ERd	L	0	B	9	0: erd									
	ADDX #xx:8,Rd	B	9	rd											
AND	ADDX Rs,Rd	B	0	E	rs	rd									
	AND.B #xx:8,Rd	B	E	rd											
	AND.B Rs,Rd	B	1	6	rs	rd									
	AND.W #xx:16,Rd	W	7	9	6	rd									
ANDC	AND.W Rs,Rd	W	6	6	rs	rd									
	AND.L #xx:32,ERd	L	7	A	6	0: erd									
	AND.L Rs,ERd	L	0	1	F	0	6	0: ers	0: erd						
	ANDC #xx:8,CCR	B	0	6											
BAND	ANDC #xx:8,EXR	B	0	1	4	1	0	6							
	BAND #xx:3,Rd	B	7	6	0:IMM	rd									
	BAND #xx:3,@aa:8	B	7	C	0: erd	0	7	6	0:IMM	0					
	BAND #xx:3,@aa:16	B	6	A	abs	7	6	0:IMM	0						
Bcc	BAND #xx:3,@aa:32	B	6	A	1	0	abs	7	6	0:IMM	0				
	BRA d:8 (BT d:8)	—	4	0	disp							7	6	0:IMM	0
	BRN d:16 (BT d:16)	—	5	8	0	0	disp								
	BRN d:8 (BF d:8)	—	4	1	disp										
BHI	BRN d:16 (BF d:16)	—	5	8	1	0	disp								
	BHI d:8	—	4	2	disp										
BLS	BHI d:16	—	5	8	2	0	disp								
	BLS d:8	—	4	3	disp										
BCC	BLS d:16	—	5	8	3	0	disp								
	BCC d:8 (BHS d:8)	—	4	4	disp										

Instruction	Mnemonic	Size	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte			
Bcc	BCC d:16 (BHS d:16)	—	5	8	4	0						
	BCS d:8 (BLO d:8)	—	4	5	disp							
	BCS d:16 (BLO d:16)	—	5	8	5	0						
	BNE d:8	—	4	6	disp							
	BNE d:16	—	5	8	6	0						
	BEQ d:8	—	4	7	disp							
	BEQ d:16	—	5	8	7	0						
	BVC d:8	—	4	8	disp							
	BVC d:16	—	5	8	8	0						
	BVS d:8	—	4	9	disp							
	BVS d:16	—	5	8	9	0						
	BPL d:8	—	4	A	disp							
	BPL d:16	—	5	8	A	0						
	BMI d:8	—	4	B	disp							
	BMI d:16	—	5	8	B	0						
	BGE d:8	—	4	C	disp							
	BGE d:16	—	5	8	C	0						
BLT d:8	—	4	D	disp								
BLT d:16	—	5	8	D	0							
BGT d:8	—	4	E	disp								
BGT d:16	—	5	8	E	0							
BLE d:8	—	4	F	disp								
BLE d:16	—	5	8	F	0							
BCLR	BCLR #xx:3Rd	B	7	2	0:IMM; rd							
	BCLR #xx:3,@ERd	B	7	D	0:; erd; 0	7	2	0:IMM; 0				
	BCLR #xx:3,@aa:8	B	7	F	abs	7	2	0:IMM; 0				
	BCLR #xx:3,@aa:16	B	6	A	1	8	abs	7	2	0:IMM; 0		
	BCLR #xx:3,@aa:32	B	6	A	3	8	abs	abs	7	2	0:IMM; 0	
	BCLR Rn,Rd	B	6	2	rn	rd						7
	BCLR Rn,@ERd	B	7	D	0:; erd; 0	6	2	rn	0			
	BCLR Rn,@aa:8	B	7	F	abs	6	2	rn	0			
	BCLR Rn,@aa:16	B	6	A	1	8	abs	abs	6	2	rn	0
	BCLR Rn,@aa:32	B	6	A	3	8	abs	abs	abs	6	2	rn

Instruction	Mnemonic	Size	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte			
BIAND	BIAND #xx:3,Rd	B	7	6	1:IMM; rd							
	BIAND #xx:3,@ERd	B	7	C	0; erd; 0	7	6	1:IMM; 0				
	BIAND #xx:3,@aa:8	B	7	E	abs	7	6	1:IMM; 0				
	BIAND #xx:3,@aa:16	B	6	A	1	0	abs		7	6	1:IMM; 0	
	BIAND #xx:3,@aa:32	B	6	A	3	0	abs					7
BILD	BILD #xx:3,Rd	B	7	7	1:IMM; rd							
	BILD #xx:3,@ERd	B	7	C	0; erd; 0	7	7	1:IMM; 0				
	BILD #xx:3,@aa:8	B	7	E	abs	7	7	1:IMM; 0				
	BILD #xx:3,@aa:16	B	6	A	1	0	abs		7	7	1:IMM; 0	
	BILD #xx:3,@aa:32	B	6	A	3	0	abs					7
BIOR	BIOR #xx:3,Rd	B	7	4	1:IMM; rd							
	BIOR #xx:3,@ERd	B	7	C	0; erd; 0	7	4	1:IMM; 0				
	BIOR #xx:3,@aa:8	B	7	E	abs	7	4	1:IMM; 0				
	BIOR #xx:3,@aa:16	B	6	A	1	0	abs		7	4	1:IMM; 0	
	BIOR #xx:3,@aa:32	B	6	A	3	0	abs					7
BIST	BIST #xx:3,Rd	B	6	7	1:IMM; rd							
	BIST #xx:3,@ERd	B	7	D	0; erd; 0	6	7	1:IMM; 0				
	BIST #xx:3,@aa:8	B	7	F	abs	6	7	1:IMM; 0				
	BIST #xx:3,@aa:16	B	6	A	1	8	abs		6	7	1:IMM; 0	
	BIST #xx:3,@aa:32	B	6	A	3	8	abs					6
BIXOR	BIXOR #xx:3,Rd	B	7	5	1:IMM; rd							
	BIXOR #xx:3,@ERd	B	7	C	0; erd; 0	7	5	1:IMM; 0				
	BIXOR #xx:3,@aa:8	B	7	E	abs	7	5	1:IMM; 0				
	BIXOR #xx:3,@aa:16	B	6	A	1	0	abs		7	5	1:IMM; 0	
	BIXOR #xx:3,@aa:32	B	6	A	3	0	abs					7
BLD	BLD #xx:3,Rd	B	7	7	0:IMM; rd							
	BLD #xx:3,@ERd	B	7	C	0; erd; 0	7	7	0:IMM; 0				
	BLD #xx:3,@aa:8	B	7	E	abs	7	7	0:IMM; 0				
	BLD #xx:3,@aa:16	B	6	A	1	0	abs		7	7	0:IMM; 0	
	BLD #xx:3,@aa:32	B	6	A	3	0	abs					7
BNOT	BNOT #xx:3,Rd	B	7	1	0:IMM; rd							
	BNOT #xx:3,@ERd	B	7	D	0; erd; 0	7	1	0:IMM; 0				
	BNOT #xx:3,@aa:8	B	7	F	abs	7	1	0:IMM; 0				
	BNOT #xx:3,@aa:16	B	6	A	1	8	abs		7	1	0:IMM; 0	
	BNOT #xx:3,@aa:32	B	6	A	3	8	abs					7

Instruction	Mnemonic	Size	Instruction Format							
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	
BNOT	BNOT Rn, @ERd	B	7 : D	0 : erd : 0	6 : 1	m : 0				
	BNOT Rn, @aa:8	B	7 : F	abs	6 : 1	m : 0				
	BNOT Rn, @aa:16	B	6 : A	1 : 8	abs		6 : 1	rn : 0		
	BNOT Rn, @aa:32	B	6 : A	3 : 8		abs			6 : 1	
BOR	BOR #xx:3, Rd	B	7 : 4	0 : IMM : rd						
	BOR #xx:3, @ERd	B	7 : C	0 : erd : 0	7 : 4	0 : IMM : 0				
	BOR #xx:3, @aa:8	B	7 : E	abs	7 : 4	0 : IMM : 0				
	BOR #xx:3, @aa:16	B	6 : A	1 : 0	abs *1		7 : 4	0 : IMM : 0		
	BOR #xx:3, @aa:32	B	6 : A	3 : 0		abs			7 : 4	
			B	7 : 0	0 : IMM : rd					
BSET	BSET #xx:3, @ERd	B	7 : D	0 : erd : 0	7 : 0	0 : IMM : 0				
	BSET #xx:3, @aa:8	B	7 : F	abs	7 : 0	0 : IMM : 0				
	BSET #xx:3, @aa:16	B	6 : A	1 : 8	abs		7 : 0	0 : IMM : 0		
	BSET #xx:3, @aa:32	B	6 : A	3 : 8		abs				
	BSET Rn, Rd	B	6 : 0	rn : rd						
	BSET Rn, @ERd	B	7 : D	0 : erd : 0	6 : 0	rn : 0				
	BSET Rn, @aa:8	B	7 : F	abs	6 : 0	rn : 0				
	BSET Rn, @aa:16	B	6 : A	1 : 8	abs		6 : 0	rn : 0		
	BSET Rn, @aa:32	B	6 : A	3 : 8		abs			6 : 0	
			B	5 : 5	disp					
BSR	BSR d:8	—	5 : C	0 : 0						
	BSR d:16	—	5 : C	0 : 0		disp				
BST	BST #xx:3, Rd	B	6 : 7	0 : IMM : rd						
	BST #xx:3, @ERd	B	7 : D	0 : erd : 0	6 : 7	0 : IMM : 0				
	BST #xx:3, @aa:8	B	7 : F	abs	6 : 7	0 : IMM : 0				
	BST #xx:3, @aa:16	B	6 : A	1 : 8	abs		6 : 7	0 : IMM : 0		
BTST	BST #xx:3, @aa:32	B	6 : A	3 : 8		abs		6 : 7	0 : IMM : 0	
		B	6 : A	3 : 8		abs				6 : 7
	BTST #xx:3, Rd	B	7 : 3	0 : IMM : rd						
	BTST #xx:3, @ERd	B	7 : C	0 : erd : 0	7 : 3	0 : IMM : 0				
	BTST #xx:3, @aa:8	B	7 : E	abs	7 : 3	0 : IMM : 0				
	BTST #xx:3, @aa:16	B	6 : A	1 : 0	abs		7 : 3	0 : IMM : 0		
BTST	BTST #xx:3, @aa:32	B	6 : A	3 : 0		abs				7 : 3
		B	6 : A	3 : 0		abs				7 : 3
	BTST Rn, Rd	B	6 : 3	rn : rd						
	BTST Rn, @ERd	B	7 : C	0 : erd : 0	6 : 3	rn : 0				
	BTST Rn, @aa:8	B	7 : E	abs	6 : 3	rn : 0				
	BTST Rn, @aa:16	B	6 : A	1 : 0	abs		6 : 3	rn : 0		
	BTST Rn, @aa:32	B	6 : A	3 : 0		abs				6 : 3
		B	6 : A	3 : 0		abs				6 : 3
		B	6 : A	3 : 0		abs				6 : 3
		B	6 : A	3 : 0		abs				6 : 3

Instruction	Mnemonic	Size	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte			
BXOR	BXOR #xx:3,Rd	B	7	5	0:IMM; rd							
	BXOR #xx:3,@ERd	B	7	C	0:erd; 0	7	5	0:IMM; 0				
	BXOR #xx:3,@aa:8	B	7	E	abs	7	5	0:IMM; 0				
	BXOR #xx:3,@aa:16	B	6	A	1	0	abs		7	5	0:IMM; 0	
	BXOR #xx:3,@aa:32	B	6	A	3	0	abs					7
CLRMAC ^{*1}	CLRMAC	—	0	1	A	0						
CMP	CMPB #xx:8,Rd	B	A	rd	IMM							
	CMPB Rs,Rd	B	1	C	rs	rd						
	CMPW #xx:16,Rd	W	7	9	2	rd	IMM					
	CMPW Rd,Rd	W	1	D	rs	rd						
	CMP.L #xx:32,ERd	L	7	A	2	0:erd						
	CMP.L ERs,ERd	L	1	F	1:ers; 0:erd							
DAA	DAA Rd	B	0	F	0	rd						
DAS	DAS Rd	B	1	F	0	rd						
DEC	DEC.B Rd	B	1	A	0	rd						
	DEC.W #1,Rd	W	1	B	5	rd						
	DEC.W #2,Rd	W	1	B	D	rd						
	DEC.L #1,ERd	L	1	B	7	0:erd						
	DEC.L #2,ERd	L	1	B	F	0:erd						
DIVXS	DIVXS.B Rs,Rd	B	0	1	D	0	5	1	rs	rd		
	DIVXS.W Rs,ERd	W	0	1	D	0	5	3	rs	0:erd		
DIVXU	DIVXU.B Rs,Rd	B	5	1	rs	rd						
	DIVXU.W Rs,ERd	W	5	3	rs	0:erd						
EEPMOV	EEPMOV.B	—	7	B	5	C	5	9	8	F		
	EEPMOV.W	—	7	B	D	4	5	9	8	F		
EXTS	EXTS.W Rd	W	1	7	D	rd						
	EXTS.L ERd	L	1	7	F	0:erd						
EXTU	EXTU.W Rd	W	1	7	5	rd						
	EXTU.L ERd	L	1	7	7	0:erd						
INC	INC.B Rd	B	0	A	0	rd						
	INC.W #1,Rd	W	0	B	5	rd						
	INC.W #2,Rd	W	0	B	D	rd						
	INC.L #1,ERd	L	0	B	7	0:erd						
	INC.L #2,ERd	L	0	B	F	0:erd						

Instruction	Mnemonic	Size	Instruction Format														
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte								
JMP	JMP @ERn	—	5	9	0:ern	0											
	JMP @aa:24	—	5	A		abs											
	JMP @aa:8	—	5	B		abs											
JSR	JSR @ERn	—	5	D	0:ern	0											
	JSR @aa:24	—	5	E		abs											
	JSR @aa:8	—	5	F		abs											
LDC	LDC #x:8,CCR	B	0	7	IMM												
	LDC #x:8,EXR	B	0	1	4	1	0	7	IMM								
	LDC Rs,CCR	B	0	3	0	rs											
	LDC Rs,EXR	B	0	3	1	rs											
	LDC @ERs,CCR	W	0	1	4	0	0	6	9	0:ers	0						
	LDC @ERs,EXR	W	0	1	4	1	4	1	6	9	0:ers	0					
	LDC @(d:16,ERs),CCR	W	0	1	4	0	0	6	F	0:ers	0	disp					
	LDC @(d:16,ERs),EXR	W	0	1	4	1	4	1	6	F	0:ers	0	disp				
	LDC @(d:32,ERs),CCR	W	0	1	4	0	0	7	8	0:ers	0	6	B	2	0		
	LDC @(d:32,ERs),EXR	W	0	1	4	1	4	1	7	8	0:ers	0	6	B	2	0	
	LDC @ERs+,CCR	W	0	1	4	0	0	6	D	0:ers	0						
	LDC @ERs+,EXR	W	0	1	4	1	4	1	6	D	0:ers	0					
LDM	LDC @aa:16,CCR	W	0	1	4	0	0	6	B	0	0					abs	
	LDC @aa:16,EXR	W	0	1	4	1	4	1	6	B	0	0				abs	
	LDC @aa:32,CCR	W	0	1	4	0	0	6	B	2	0					abs	
	LDC @aa:32,EXR	W	0	1	4	1	4	1	6	B	2	0				abs	
	LDM.L @SP+,(ERn-ERn+1)	L	0	1	1	0	0	6	D	7	0:sm+1						
	LDM.L @SP+,(ERn-ERn+2)	L	0	1	2	0	0	6	D	7	0:sm+2						
LDMAC*1	LDM.L @SP+,(ERn-ERn+3)	L	0	1	3	0	0	6	D	7	0:sm+3						
	LDMAC ERS,MACH	L	0	3	2	0:ers											
MAC*1	LDMAC ERS,MACL	L	0	3	3	0:ers											
	MAC @ERn+,@ERm+	—	0	1	6	0	6	D	0:ern	0:erm							
MOV	MOV.B #x:8,Rd	B	F	rd	IMM												
	MOV.B Rs,Rd	B	0	C	rs	rd											
	MOV.B @ERs,Rd	B	6	8	0:ers	rd											
	MOV.B @(d:16,ERs),Rd	B	6	E	0:ers	rd											
	MOV.B @(d:32,ERs),Rd	B	7	8	0:ers	0	6	A	2	rd							disp
	MOV.B @ERs+,Rd	B	6	C	0:ers	rd											
	MOV.B @aa:8,Rd	B	2	rd	abs												

Instruction	Mnemonic	Size	Instruction Format										
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte				
MOV	MOV.B @aa:32,Rd	B	6	A	2	rd		abs					
	MOV.B Rs,@ERd	B	6	8	1:erd	rs							
	MOV.B Rs,@(d:16,ERd)	B	6	E	1:erd	rs	disp						
	MOV.B Rs,@(d:32,ERd)	B	7	8	0:erd	0	6	A	A	rs	disp		
	MOV.B Rs,@-ERd	B	6	C	1:erd	rs							
	MOV.B Rs,@aa:8	B	3	rs	abs								
	MOV.B Rs,@aa:16	B	6	A	8	rs		abs					
	MOV.B Rs,@aa:32	B	6	A	A	rs		abs					
	MOV.W #xx:16,Rd	W	7	9	0	rd		IMM					
	MOV.W Rs,Rd	W	0	D	rs	rd							
	MOV.W @ERs,Rd	W	6	9	0:ers	rd							
	MOV.W @(d:16,ERs),Rd	W	6	F	0:ers	rd	disp						
	MOV.W @(d:32,ERs),Rd	W	7	8	0:ers	0	6	B	2	rd	disp		
	MOV.W @ERs+,Rd	W	6	D	0:ers	rd							
	MOV.W @aa:16,Rd	W	6	B	0	rd		abs					
	MOV.W @aa:32,Rd	W	6	B	2	rd		abs					
	MOV.W Rs,@ERd	W	6	9	1:erd	rs							
	MOV.W Rs,@(d:16,ERd)	W	6	F	1:erd	rs	disp						
	MOV.W Rs,@(d:32,ERd)	W	7	8	0:erd	0	6	B	A	rs	disp		
	MOV.W Rs,@-ERd	W	6	D	1:erd	rs							
MOV.W Rs,@aa:16	W	6	B	8	rs		abs						
MOV.W Rs,@aa:32	W	6	B	A	rs		abs						
MOV.L #xx:32,Rd	L	7	A	0	0:erd		IMM						
MOV.L ERs,ERd	L	0	F	1:ers	0:erd								
MOV.L @ERs,ERd	L	0	1	0	0	6	9	0:ers	0:erd				
MOV.L @(d:16,ERs),ERd	L	0	1	0	0	6	F	0:ers	0:erd	disp			
MOV.L @(d:32,ERs),ERd	L	0	1	0	0	7	8	0:ers	0	6	2	0:erd	
MOV.L @ERs+,ERd	L	0	1	0	0	6	D	0:ers	0:erd				
MOV.L @aa:16,ERd	L	0	1	0	0	6	B	0	0:erd		abs		
MOV.L @aa:32,ERd	L	0	1	0	0	6	B	2	0:erd		abs		
MOV.L ERs,@ERd	L	0	1	0	0	6	9	1:erd	0:ers				
MOV.L ERs,@(d:16,ERd)	L	0	1	0	0	6	F	1:erd	0:ers	disp			
MOV.L ERs,@(d:32,ERd) ^{1,2}	L	0	1	0	0	7	8	0:erd	0	6	B	A	0:ers
MOV.L ERs,@-ERd	L	0	1	0	0	6	D	1:erd	0:ers				
MOV.L ERs,@aa:16	L	0	1	0	0	6	B	8	0:ers		abs		



Instruction	Mnemonic	Size	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte			
MOVFP	MOVFP @aa:16,Rd	B	6	A	4	rd						
MOVTP	MOVTP Rs@aa:16	B	6	A	C	rs	abs					
MULXS	MULXS.B Rs,Rd	B	0	1	C	0	rs	rd				
	MULXS.W Rs,ERd	W	0	1	C	0	5	0	rs	rd		
MULXU	MULXU.B Rs,Rd	B	5	0	rs	rd						
	MULXU.W Rs,ERd	W	5	2	rs	0:erd						
NEG	NEG.B Rd	B	1	7	8	rd						
	NEG.W Rd	W	1	7	9	rd						
	NEG.L ERd	L	1	7	B	0:erd						
NOP	NOP	—	0	0	0	0						
NOT	NOT.B Rd	B	1	7	0	rd						
	NOT.W Rd	W	1	7	1	rd						
	NOT.L ERd	L	1	7	3	0:erd						
OR	OR.B #xx:8,Rd	B	C	rd	IMM							
	OR.B Rs,Rd	B	1	4	rs	rd						
	OR.W #xx:16,Rd	W	7	9	4	rd	IMM					
	OR.W Rs,Rd	W	6	4	rs	rd						
	OR.L #xx:32,ERd	L	7	A	4	0:erd						
	OR.L ERs,ERd	L	0	1	F	0	6	4	0:ers	0:erd		
ORC	ORC#xx:8,CCR	B	0	4	IMM							
	ORC#xx:8,EXR	B	0	1	4	1	0	4	IMM			
POP	POP.W Rn	W	6	D	7	rn						
	POP.L ERn	L	0	1	0	0	6	D	7	0:ern		
PUSH	PUSH.W Rn	W	6	D	F	rn						
	PUSH.L ERn	L	0	1	0	0	6	D	F	0:ern		
ROTL	ROTL.B Rd	B	1	2	8	rd						
	ROTL.W #2,Rd	B	1	2	C	rd						
	ROTL.W Rd	W	1	2	9	rd						
	ROTL.W #2,Rd	W	1	2	D	rd						
	ROTL.L ERd	L	1	2	B	0:erd						
	ROTL.L #2,ERd	L	1	2	F	0:erd						
	ROTL.B Rd	B	1	3	8	rd						
ROTR	ROTR.B #2,Rd	B	1	3	C	rd						
	ROTR.W Rd	W	1	3	9	rd						
	ROTR.W #2,Rd	W	1	3	D	rd						

Instruction	Mnemonic	Size	Instruction Format									
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte			
ROTR	ROTR.L ERd	L	1	3	B	0: end						
	ROTR.L #2,ERd	L	1	3	F	0: end						
ROTXL	ROTXL.B Rd	B	1	2	0	rd						
	ROTXL.B #2,Rd	B	1	2	4	rd						
	ROTXL.W Rd	W	1	2	1	rd						
	ROTXL.W #2,Rd	W	1	2	5	rd						
	ROTXLL ERd	L	1	2	3	0: end						
	ROTXLL #2,ERd	L	1	2	7	0: end						
ROTXR	ROTXR.B Rd	B	1	3	0	rd						
	ROTXR.B #2,Rd	B	1	3	4	rd						
	ROTXR.W Rd	W	1	3	1	rd						
	ROTXR.W #2,Rd	W	1	3	5	rd						
	ROTXRL ERd	L	1	3	3	0: end						
	ROTXRL #2,ERd	L	1	3	7	0: end						
RTE	RTE	—	5	6	7	0						
RTS	RTS	—	5	4	7	0						
SHAL	SHAL.B Rd	B	1	0	8	rd						
	SHAL.B #2,Rd	B	1	0	C	rd						
	SHAL.W Rd	W	1	0	9	rd						
	SHAL.W #2,Rd	W	1	0	D	rd						
	SHALL ERd	L	1	0	B	0: end						
	SHALL #2,ERd	L	1	0	F	0: end						
SHAR	SHAR.B Rd	B	1	1	8	rd						
	SHAR.B #2,Rd	B	1	1	C	rd						
	SHAR.W Rd	W	1	1	9	rd						
	SHAR.W #2,Rd	W	1	1	D	rd						
	SHAR.L ERd	L	1	1	B	0: end						
	SHAR.L #2,ERd	L	1	1	F	0: end						
SHLL	SHLL.B Rd	B	1	0	0	rd						
	SHLL.B #2,Rd	B	1	0	4	rd						
	SHLL.W Rd	W	1	0	1	rd						
	SHLL.W #2,Rd	W	1	0	5	rd						
	SHLLL ERd	L	1	0	3	0: end						
	SHLLL #2,ERd	L	1	0	7	0: end						
SHLR	SHLR.B Rd	B	1	1	0	rd						

Instruction	Mnemonic	Size	Instruction Format											
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte					
SHLR	SHLR.W Rd	W	1	1	rd									
	SHLR.W #2,Rd	W	1	1	5	rd								
	SHLR.L ERd	L	1	1	3	0: erd								
	SHLR.L #2,ERd	L	1	1	7	0: erd								
SLEEP		—	0	1	8	0								
STC	STC.B CCR _n ,Rd	B	0	2	0	rd								
	STC.B EXR,Rd	B	0	2	1	rd								
	STC.W CCR _n ,@ERd	W	0	1	4	0	6	9	1: erd	0				
	STC.W EXR,@ERd	W	0	1	4	1	6	9	1: erd	0				
	STC.W CCR _n ,@(d:16,ERd)	W	0	1	4	0	6	F	1: erd	0	disp			
	STC.W EXR,@(d:16,ERd)	W	0	1	4	1	6	F	1: erd	0	disp			
	STC.W CCR _n ,@(d:32,ERd)	W	0	1	4	0	7	8	0: erd	0	6	B	A	0
	STC.W EXR,@(d:32,ERd)	W	0	1	4	1	7	8	0: erd	0	6	B	A	0
	STC.W CCR _n ,@-ERd	W	0	1	4	0	6	D	1: erd	0				
	STC.W EXR,@-ERd	W	0	1	4	1	6	D	1: erd	0				
	STC.W CCR _n ,@aa:16	W	0	1	4	0	6	B	8	0	abs			
	STC.W EXR,@aa:16	W	0	1	4	1	6	B	8	0	abs			
	STC.W CCR _n ,@aa:32	W	0	1	4	0	6	B	A	0	abs			
	STC.W EXR,@aa:32	W	0	1	4	1	6	B	A	0	abs			
	STM	STM.L (ERn-ERn+1),@-SP	L	0	1	1	0	6	D	F	0: ern			
		STM.L (ERn-ERn+2),@-SP	L	0	1	2	0	6	D	F	0: ern			
STM.L (ERn-ERn+3),@-SP		L	0	1	3	0	6	D	F	0: ern				
STMAC*1	STMAC MACH,ERd	L	0	2	2	0: ers								
	STMAC MACL,ERd	L	0	2	3	0: ers								
SUB	SUB.B Rs,Rd	B	1	8	rs	rd								
	SUB.W #xx:16,Rd	W	7	9	3	rd								
	SUB.W Rs,Rd	W	1	9	rs	rd								
	SUB.L #xx:32,ERd	L	7	A	3	0: erd						IMM		
	SUB.L ERs,ERd	L	1	A	1: ers	0: erd								
SUBS	SUBS #1,ERd	L	1	B	0	0: erd								
	SUBS #2,ERd	L	1	B	8	0: erd								
	SUBS #4,ERd	L	1	B	9	0: erd								
	SUBX #xx:8,Rd	B	B	rd	IMM									
TAS	SUBX Rs,Rd	B	1	E	rs	rd								
TRAPA	TAS @ERd*3	B	0	1	E	0	7	B	0: erd	C				
	TRAPA #x?2	—	5	7	00: IMM	0								

Instruction	Mnemonic	Size	Instruction Format							
			1st byte	2nd byte	3rd byte	4th byte	5th byte	6th byte	7th byte	
XOR	XOR.B #xx:8,Rd	B	D	rd	IMM					
	XOR.B Rs,Rd	B	1	5	rs	rd				
	XOR.W #xx:16,Rd	W	7	9	5	rd	IMM			
	XOR.W Rs,Rd	W	6	5	rs	rd				
	XOR.L #xx:32,ERd	L	7	A	5	0; end	IMM			
XORC	XOR.L ERs,ERd	L	0	1	F	0	6	5	0; ers	0; end
	XORC #xx:8,CCR	B	0	5	IMM					
	XORC #xx:8,EXR	B	0	1	4	1	0	5	IMM	

Notes: 1. These instructions are supported by the H8S/2600 CPU only.

- Bit 7 of the 4th byte of the MOV.L ERs, @d:32,ERd instruction can be either 1 or 0.
- Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

Legend:

IMM: Immediate data (2, 3, 8, 16, or 32 bits)

abs: Absolute address (8, 16, 24, or 32 bits)

disp: Displacement (8, 16, or 32 bits)

rs, rd, rn: Register field (4 bits specifying an 8-bit or 16-bit register. The symbols rs, rd, and rn correspond to 0 and Rn.)


ers, erd, erm, erm: Register field (3 bits specifying an address register or 32-bit register. The symbols ers, erd, erm, and erm correspond to 0 and ERn.)

The register fields specify general registers as follows.

Address Register		16-Bit Register		8-Bit Register	
Register Field	General Register	Register Field	General Register	Register Field	General Register
000	ER0	0000	R0	0000	R0H
001	ER1	0001	R1	0001	R1H
.
.
111	ER7	0111	R7	0111	R7H
		1000	E0	1000	R0L
		1001	E1	1001	R1L
	

Operation Code:

1st byte		2nd byte	
AH	AL	BH	BL



AL/AH	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E
0	NOP	Table 2.3 (2)	STC	LDC	ORC	XORC	ANDC	LDC	ADD	Table 2.3 (2)	Table 2.3 (2)	Table 2.3 (2)	MOV	AD	
1	Table 2.3 (2)	Table 2.3 (2)	Table 2.3 (2)	LDIAC*	OR	XOR	AND	Table 2.3 (2)	SUB	Table 2.3 (2)	Table 2.3 (2)	Table 2.3 (2)	CMP	SUB	
2															
3															
MOV/B															
4	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE	BLT	BC
5	MULXU	DIVXU	MULXU	DIVXU	RTS	BSR	RTE	TRAPA	Table 2.3 (2)		JMP		BSR		JS
6	BSET	BNOT	BCLR	BTST	OR	XOR	AND	BST	MOV	Table 2.3 (2)					MOV
7					BOR	BXOR	BAND	BLD	MOV	Table 2.3 (2)	Table 2.3 (2)	EEMOV			Table 2.3 (3)
8					BIOR	BIXOR	BIAND	BILD	MOV						
9															
A															
B															
C															
D															
E															
F															

Note: * These instructions are supported by the H8S/2600 CPU only.

Operation Code:

1st byte		2nd byte		
AH	AL	BH	BL	

BH	0	1	2	3	4	5	6	7	8	9	A	B	C
AH/AL	MOV	LDM	STM	LDC	STC		MAC*		SLEEP		CLRMAC*		Table 2.3 (3)
0A	INC												ADD
0B	ADDS					INC		INC	ADDS				MOV
0F	DAA												MOV
10	SHLL			SHLL				SHLL	SHAL				SHAL
11	SHLR			SHLR				SHLR	SHAR				SHAR
12	ROTXL			ROTXL				ROTXL	ROTL				ROTL
13	ROTXR			ROTXR				ROTXR	ROTR				ROTR
17	NOT			NOT		EXTU		EXTU	NEG			NEG	
1A	DEC												SUB
1B	SUBS					DEC		DEC	SUBS				
1F	DAS												CMP
58	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGE
6A	MOV	Table 2.3 (4)	MOV	Table 2.3 (4)	MOV/PE				MOV		MOV		MOV/PE
79	MOV	ADD	CMP	SUB	OR	XOR	AND						
7A	MOV	ADD	CMP	SUB	OR	XOR	AND						

Note: * These instructions are supported by the H8S/2600 CPU only.

Operation Code:

1st byte		2nd byte		3rd byte		4th byte	
AH	AL	BH	BL	CH	CL	DH	DL



	CL	0	1	2	3	4	5	6	7	8	9	A	B	C
AH	AL	BH	BL	CH	CL	DH	DL							
01C05	MULXS		MULXS											
01D05		DIVXS			DIVXS									
01F06						OR	XOR	AND						
7C106*1					BTST									
7C107*1					BTST	BOR	BXOR	BAND	BLD					
7D106*1	BSET	BNOT	BCLR			BIOR	BIXOR	BIAND	BILD					
7D107*1	BSET	BNOT	BCLR						BST					
7Eaa6*2					BTST									
7Eaa7*2					BTST	BOR	BXOR	BAND	BLD					
7Faa6*2	BSET	BNOT	BCLR			BIOR	BIXOR	BIAND	BILD					
7Faa7*2	BSET	BNOT	BCLR						BST					

- Notes: 1. The letter "r" indicates a register field.
 2. The letters "aa" indicate an absolute address field.

Operation Code:


1st byte		2nd byte		3rd byte		4th byte		5th byte		6th byte	
AH	AL	BH	BL	CH	CL	DH	DL	EH	EL	FH	FL



EL	0	1	2	3	4	5	6	7	8	9	A	B	C
AH\BH\CH\CL\DH\EH\EL													
6A10aaaa6*				BTST	BOR	BXOR	BAND	BLD					
6A10aaaa7*					BIOR	BIXOR	BIAND	BILD					
6A18aaaa6*								BST					
6A18aaaa7*			BCLR					BIST					

Operation Code:

1st byte		2nd byte		3rd byte		4th byte		5th byte		6th byte		7th byte		8th byte	
AH	AL	BH	BL	CH	CL	DH	DL	EH	EL	FH	FL	GH	GL	HH	HL



EL	0	1	2	3	4	5	6	7	8	9	A	B	C
AH\BH\CH\CL\DH\EH\EL													
6A30aaaaaaa6*				BTST	BOR	BXOR	BAND	BLD					
6A30aaaaaaa7*					BIOR	BIXOR	BIAND	BILD					
6A38aaaaaaa6*								BST					
6A38aaaaaaa7*			BCLR					BIST					

Note: * The letters "aa" indicate an absolute address field.

$$\text{Execution states} = I \times S_i + J \times S_j + K \times S_k + L \times S_L + M \times S_M + N \times S_N$$

Examples: Advanced mode, program code and stack located in external memory, on-chip supporting modules accessed in two states with 8-bit bus width, external devices accessed in two states with one wait state and 16-bit bus width.

1. BSET #0, @FFFC7:8

From table 2.5:

$$I = L = 2, \quad J = K = M = N = 0$$

From table 2.4:

$$S_i = 4, \quad S_L = 2$$

$$\text{Number of states required for execution} = 2 \times 4 + 2 \times 2 = 12$$

2. JSR @@30

From table 2.5:

$$I = J = K = 2, \quad L = M = N = 0$$

From table 2.4:

$$S_i = S_j = S_k = 4$$

$$\text{Number of states required for execution} = 2 \times 4 + 2 \times 4 + 2 \times 4 = 24$$

Branch address read	S_J						
Stack operation	S_K						
Byte data access	S_L		n		2	$3 + m$	
Word data access	S_M		$2n$		4	$6 + 2m$	
Internal operation	S_N	1	1	1	1	1	1

Note: * For the MOVFPE and MOVTPE instructions, refer to the relevant microcontroller manual.

Legend:

- m: Number of wait states inserted into external device access
- n: Number of states required for access to an on-chip supporting module. For the specific instructions, refer to the relevant microcontroller hardware manual.



	ADD.L #xx:32,ERd	3	
	ADD.L ERs,ERd	1	
ADDS	ADDS #1/2/4,ERd	1	
ADDX	ADDX #xx:8,Rd	1	
	ADDX Rs,Rd	1	
AND	AND.B #xx:8,Rd	1	
	AND.B Rs,Rd	1	
	AND.W #xx:16,Rd	2	
	AND.L #xx:32,ERd	3	
	AND.L ERs,ERd	2	
ANDC	ANDC #xx:8,CCR	1	
	ANDC #xx:8,EXR	2	
BAND	BAND #xx:3,Rd	1	
	BAND #xx:3,@ERd	2	1
	BAND #xx:3,@aa:8	2	1
	BAND #xx:3,@aa:16	3	1
	BAND #xx:3,@aa:32	4	1
Bcc	BRA d:8 (BT d:8)	2	
	BRN d:8 (BF d:8)	2	
	BHI d:8	2	
	BLS d:8	2	
	BCC d:8 (BHS d:8)	2	
	BCS d:8 (BLO d:8)	2	
	BNE d:8	2	
	BEQ d:8	2	
	BVC d:8	2	
	BVS d:8	2	
	BPL d:8	2	
	BMI d:8	2	
	BGE d:8	2	
	BLT d:8	2	
	BGT d:8	2	

	BCS d:16 (BLO d:16)	2	
	BNE d:16	2	
	BEQ d:16	2	
	BVC d:16	2	
	BVS d:16	2	
	BPL d:16	2	
	BMI d:16	2	
	BGE d:16	2	
	BLT d:16	2	
	BGT d:16	2	
	BLE d:16	2	
BCLR	BCLR #xx:3,Rd	1	
	BCLR #xx:3,@ERd	2	2
	BCLR #xx:3,@aa:8	2	2
	BCLR #xx:3,@aa:16	3	2
	BCLR #xx:3,@aa:32	4	2
	BCLR Rn,Rd	1	
	BCLR Rn,@ERd	2	2
	BCLR Rn,@aa:8	2	2
	BCLR Rn,@aa:16	3	2
BCLR Rn,@aa:32	4	2	
BIAND	BIAND #xx:3,Rd	1	
	BIAND #xx:3,@ERd	2	1
	BIAND #xx:3,@aa:8	2	1
	BIAND #xx:3,@aa:16	3	1
	BIAND #xx:3,@aa:32	4	1
BILD	BILD #xx:3,Rd	1	
	BILD #xx:3,@ERd	2	1
	BILD #xx:3,@aa:8	2	1
	BILD #xx:3,@aa:16	3	1
	BILD #xx:3,@aa:32	4	1

	BIST #xx:3,@ERd	2	2
	BIST #xx:3,@aa:8	2	2
	BIST #xx:3,@aa:16	3	2
	BIST #xx:3,@aa:32	4	2
BIXOR	BIXOR #xx:3,Rd	1	
	BIXOR #xx:3,@ERd	2	1
	BIXOR #xx:3,@aa:8	2	1
	BIXOR #xx:3,@aa:16	3	1
	BIXOR #xx:3,@aa:32	4	1
BLD	BLD #xx:3,Rd	1	
	BLD #xx:3,@ERd	2	1
	BLD #xx:3,@aa:8	2	1
	BLD #xx:3,@aa:16	3	1
	BLD #xx:3,@aa:32	4	1
BNOT	BNOT #xx:3,Rd	1	
	BNOT #xx:3,@ERd	2	2
	BNOT #xx:3,@aa:8	2	2
	BNOT #xx:3,@aa:16	3	2
	BNOT #xx:3,@aa:32	4	2
	BNOT Rn,Rd	1	
	BNOT Rn,@ERd	2	2
	BNOT Rn,@aa:8	2	2
	BNOT Rn,@aa:16	3	2
	BNOT Rn,@aa:32	4	2
BOR	BOR #xx:3,Rd	1	
	BOR #xx:3,@ERd	2	1
	BOR #xx:3,@aa:8	2	1
	BOR #xx:3,@aa:16	3	1
	BOR #xx:3,@aa:32	4	1
BSET	BSET #xx:3,Rd	1	
	BSET #xx:3,@ERd	2	2
	BSET #xx:3,@aa:8	2	2

	BSET Rn,@aa:32		4		2
BSR	BSR d:8	Normal	2	1	
		Advanced	2	2	
	BSR d:16	Normal	2	1	
		Advanced	2	2	
BST	BST #xx:3,Rd		1		
	BST #xx:3,@ERd		2		2
	BST #xx:3,@aa:8		2		2
	BST #xx:3,@aa:16		3		2
	BST #xx:3,@aa:32		4		2
BTST	BTST #xx:3,Rd		1		
	BTST #xx:3,@ERd		2		1
	BTST #xx:3,@aa:8		2		1
	BTST #xx:3,@aa:16		3		1
	BTST #xx:3,@aa:32		4		1
	BTST Rn,Rd		1		
	BTST Rn,@ERd		2		1
	BTST Rn,@aa:8		2		1
	BTST Rn,@aa:16		3		1
	BTST Rn,@aa:32		4		1
	BXOR	BXOR #xx:3,Rd		1	
BXOR #xx:3,@ERd			2		1
BXOR #xx:3,@aa:8			2		1
BXOR #xx:3,@aa:16			3		1
BXOR #xx:3,@aa:32			4		1
CLRMAC*5	CLRMAC		1		
CMP	CMP.B #xx:8,Rd		1		
	CMP.B Rs,Rd		1		
	CMP.W #xx:16,Rd		2		
	CMP.W Rs,Rd		1		
	CMP.L #xx:32,ERd		3		
	CMP.L ERs,ERd		1		

	DIVXS.W Rs,ERd		2		
DIVXU	DIVXU.B Rs,Rd		1		
	DIVXU.W Rs,ERd		1		
EPMOV	EPMOV.B		2		$2n + 2^{*1}$
	EPMOV.W		2		$2n + 2^{*1}$
EXTS	EXTS.W Rd		1		
	EXTS.L ERd		1		
EXTU	EXTU.W Rd		1		
	EXTU.L ERd		1		
INC	INC.B Rd		1		
	INC.W #1/2,Rd		1		
	INC.L #1/2,ERd		1		
JMP	JMP @ERn		2		
	JMP @aa:24		2		
	JMP @@aa:8	Normal	2	1	
		Advanced	2	2	
JSR	JSR @ERn	Normal	2	1	
		Advanced	2	2	
	JSR @aa:24	Normal	2	1	
		Advanced	2	2	
	JSR @@aa:8	Normal	2	1	1
		Advanced	2	2	2
LDC	LDC #xx:8,CCR		1		
	LDC #xx:8,EXR		2		
	LDC Rs,CCR		1		
	LDC Rs,EXR		1		
	LDC @ERs,CCR		2		1
	LDC @ERs,EXR		2		1
	LDC @(d:16,ERs),CCR		3		1
	LDC @(d:16,ERs),EXR		3		1
	LDC @(d:32,ERs),CCR		5		1
	LDC @(d:32,ERs),EXR		5		1

LDM	LDM.L @SP+,(ERn-ERn+1)	2	4	
	LDM.L @SP+,(ERn-ERn+2)	2	6	
	LDM.L @SP+,(ERn-ERn+3)	2	8	
LDMAC ^{*5}	LDMAC ERs,MACH	1		
	LDMAC ERs,MACL	1		
MAC ^{*5}	MAC @ERn+,@ERM+	2		2
MOV	MOV.B #xx:8,Rd	1		
	MOV.B Rs,Rd	1		
	MOV.B @ERs,Rd	1	1	
	MOV.B @(d:16,ERs),Rd	2	1	
	MOV.B @(d:32,ERs),Rd	4	1	
	MOV.B @ERs+,Rd	1	1	
	MOV.B @aa:8,Rd	1	1	
	MOV.B @aa:16,Rd	2	1	
	MOV.B @aa:32,Rd	3	1	
	MOV.B Rs,@ERd	1	1	
	MOV.B Rs,@(d:16,ERd)	2	1	
	MOV.B Rs,@(d:32,ERd)	4	1	
	MOV.B Rs,@-ERd	1	1	
	MOV.B Rs,@aa:8	1	1	
	MOV.B Rs,@aa:16	2	1	
	MOV.B Rs,@aa:32	3	1	
	MOV.W #xx:16,Rd	2		
	MOV.W Rs,Rd	1		
	MOV.W @ERs,Rd	1		1
	MOV.W @(d:16,ERs),Rd	2		1
	MOV.W @(d:32,ERs),Rd	4		1
	MOV.W @ERs+,Rd	1		1
	MOV.W @aa:16,Rd	2		1
MOV.W @aa:32,Rd	3		1	
MOV.W Rs,@ERd	1		1	

	MOV.L ERs,ERd		1	
	MOV.L @ERs,ERd		2	2
	MOV.L @(d:16,ERs),ERd		3	2
	MOV.L @(d:32,ERs),ERd		5	2
	MOV.L @ERs+,ERd		2	2
	MOV.L @aa:16,ERd		3	2
	MOV.L @aa:32,ERd		4	2
	MOV.L ERs,@ERd		2	2
	MOV.L ERs,@(d:16,ERd)		3	2
	MOV.L ERs,@(d:32,ERd)		5	2
	MOV.L ERs,@-ERd		2	2
	MOV.L ERs,@aa:16		3	2
	MOV.L ERs,@aa:32		4	2
MOVFPPE	MOVFPPE @:aa:16,Rd		2	1 ^{*2}
MOVTPPE	MOVTPPE Rs,@:aa:16		2	1 ^{*2}
MULXS	MULXS.B Rs,Rd	H8S/2600	2	
		H8S/2000	2	
	MULXS.W Rs,ERd	H8S/2600	2	
		H8S/2000	2	
MULXU	MULXU.B Rs,Rd	H8S/2600	1	
		H8S/2000	1	
	MULXU.W Rs,ERd	H8S/2600	1	
		H8S/2000	1	
NEG	NEG.B Rd		1	
	NEG.W Rd		1	
	NEG.L ERd		1	
NOP	NOP		1	
NOT	NOT.B Rd		1	
	NOT.W Rd		1	
	NOT.L ERd		1	


ORC	ORC #xx:8,CCR	1		
	ORC #xx:8,EXR	2		
POP	POP.W Rn	1	1	
	POP.L ERn	2	2	
PUSH	PUSH.W Rn	1	1	
	PUSH.L ERn	2	2	
ROTL	ROTL.B Rd	1		
	ROTL.B #2,Rd	1		
	ROTL.W Rd	1		
	ROTL.W #2,Rd	1		
	ROTL.L ERd	1		
	ROTL.L #2,ERd	1		
ROTR	ROTR.B Rd	1		
	ROTR.B #2,Rd	1		
	ROTR.W Rd	1		
	ROTR.W #2,Rd	1		
	ROTR.L ERd	1		
	ROTR.L #2,ERd	1		
ROTXL	ROTXL.B Rd	1		
	ROTXL.B #2,Rd	1		
	ROTXL.W Rd	1		
	ROTXL.W #2,Rd	1		
	ROTXL.L ERd	1		
	ROTXL.L #2,ERd	1		
ROTXR	ROTXR.B Rd	1		
	ROTXR.B #2,Rd	1		
	ROTXR.W Rd	1		
	ROTXR.W #2,Rd	1		
	ROTXR.L ERd	1		
	ROTXR.L #2,ERd	1		
RTE	RTE	2	2/3*1	
RTS	RTS	Normal	2	1
		Advanced	2	2

SHAR	SHAR.B Rd	1	
	SHAR.B #2,Rd	1	
	SHAR.W Rd	1	
	SHAR.W #2,Rd	1	
	SHAR.L ERd	1	
	SHAR.L #2,ERd	1	
SHLL	SHLL.B Rd	1	
	SHLL.B #2,Rd	1	
	SHLL.W Rd	1	
	SHLL.W #2,Rd	1	
	SHLL.L ERd	1	
	SHLL.L #2,ERd	1	
SHLR	SHLR.B Rd	1	
	SHLR.B #2,Rd	1	
	SHLR.W Rd	1	
	SHLR.W #2,Rd	1	
	SHLR.L ERd	1	
	SHLR.L #2,ERd	1	
SLEEP	SLEEP	1	
STC	STC.B CCR,Rd	1	
	STC.B EXR,Rd	1	
	STC.W CCR,@ERd	2	1
	STC.W EXR,@ERd	2	1
	STC.W CCR,@(d:16,ERd)	3	1
	STC.W EXR,@(d:16,ERd)	3	1
	STC.W CCR,@(d:32,ERd)	5	1
	STC.W EXR,@(d:32,ERd)	5	1
	STC.W CCR,@-ERd	2	1
	STC.W EXR,@-ERd	2	1
	STC.W CCR,@aa:16	3	1
	STC.W EXR,@aa:16	3	1
	STC.W CCR,@aa:32	4	1
	STC.W EXR,@aa:32	4	1

	SUB.D Rs,Rd		1		
	SUB.W #xx:16,Rd		2		
	SUB.W Rs,Rd		1		
	SUB.L #xx:32,ERd		3		
	SUB.L ERs,ERd		1		
SUBS	SUBS #1/2/4,ERd		1		
SUBX	SUBX #xx:8,Rd		1		
	SUBX Rs,Rd		1		
TAS	TAS @ERd ^{*4}		2		2
TRAPA	TRAPA #x:2	Normal	2	1	2/3 ^{*1}
		Advanced	2	2	2/3 ^{*1}
XOR	XOR.B #xx:8,Rd		1		
	XOR.B Rs,Rd		1		
	XOR.W #xx:16,Rd		2		
	XOR.W Rs,Rd		1		
	XOR.L #xx:32,ERd		3		
	XOR.L ERs,ERd		2		
XORC	XORC #xx:8,CCR		1		
XORC	XORC #xx:8,EXR		2		

- Notes:
1. 2 when EXR is invalid, 3 when EXR is valid.
 2. 5 for concatenated execution, 4 otherwise.
 3. An internal operation may require between 0 and 3 additional states, depending on the preceding instruction.
 4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
 5. These instructions are supported by the H8S/2600 CPU only.
 6. The number of states may differ depending on the product. For details, refer to the relevant microcontroller hardware manual of the product in question.

Instruction	1	2	3	4	5	6	7	8
JMP @aa:24	R:W 2nd	Internal operation, 1 state	R:W EA					



Legend

R:B	Byte-size read
R:W	Word-size read
W:B	Byte-size write
W:W	Word-size write
2nd	Address of 2nd word (3rd and 4th bytes)
3rd	Address of 3rd word (5th and 6th bytes)
4th	Address of 4th word (7th and 8th bytes)
5th	Address of 5th word (9th and 10th bytes)
NEXT	Address of next instruction
EA	Effective address
VEC	Vector address




Figure 2.1 Address Bus, \overline{RD} , and \overline{WR} (\overline{HWR} or \overline{LWR}) Timing (8-Bit Bus, Three-State Access, No Wait States)

Instruction	1	2	3	4	5	6	7
ADDB #xx:8,Rd	R:W NEXT						
ADDB Rs,Rd	R:W NEXT						
ADDW #xx:16,Rd	R:W 2nd	R:W NEXT					
ADDW Rs,Rd	R:W NEXT						
ADDL #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
ADDL ERs,ERd	R:W NEXT						
ADDS #1/2:4,ERd	R:W NEXT						
ADDX #xx:8,Rd	R:W NEXT						
ADDX Rs,Rd	R:W NEXT						
ANDB #xx:8,Rd	R:W NEXT						
ANDB Rs,Rd	R:W NEXT						
ANDW #xx:16,Rd	R:W 2nd	R:W NEXT					
ANDW Rs,Rd	R:W NEXT						
ANDL #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
ANDL ERs,ERd	R:W 2nd	R:W NEXT					
ANDC #xx:8,EXR	R:W NEXT						
ANDC #xx:8,EXR	R:W 2nd	R:W NEXT					
BAND #xx:3,Rd	R:W NEXT						
BAND #xx:3,@ERd	R:W 2nd	R:W 2nd	R:W NEXT				
BAND #xx:3,@aa:8	R:W 2nd	R:W 2nd	R:W NEXT				
BAND #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT			
BAND #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT			
BRA d:8 (BT d:8)	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			
BRN d:8 (BF d:8)	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			
BHI d:8	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			
BLS d:8	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			
BCC d:8 (BHS d:8)	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			
BCS d:8 (BLO d:8)	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			
BNE d:8	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			
BEQ d:8	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			
BVC d:8	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			
BVS d:8	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			
BPL d:8	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			
BMI d:8	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			
BGE d:8	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			
BGT d:8	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			
BGT d:8	R:W NEXT	R:W 3rd	R:W 4th	R:W NEXT			



Instruction	1	2	3	4	5	6	7
BLE d:8	R:W NEXT	R:W EA					
BRA d:16 (BT d:16)	R:W 2nd	Internal operation, 1 state	R:W EA				
BRN d:16 (BF d:16)	R:W 2nd	Internal operation, 1 state	R:W EA				
BHI d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BLS d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BCC d:16 (BHS d:16)	R:W 2nd	Internal operation, 1 state	R:W EA				
BCS d:16 (BLO d:16)	R:W 2nd	Internal operation, 1 state	R:W EA				
BNE d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BEQ d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BVC d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BVS d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BPL d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BMI d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BGE d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BLT d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BGT d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BLE d:16	R:W 2nd	Internal operation, 1 state	R:W EA				
BCLR #xx:3,Rd	R:W NEXT						
BCLR #xx:3,@ERd	R:W 2nd	R:BEA	R:W NEXT				W:BEA

Instruction	1	2	3	4	5	6	7
BCLR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:BEA	R:W NEXT	W:BEA	
BCLR Rn,Rd	R:W NEXT						
BCLR Rn,@ERd	R:W 2nd	R:BEA	R:W NEXT	W:BEA			
BCLR Rn,@aa:8	R:W 2nd	R:BEA	R:W NEXT	W:BEA			
BCLR Rn,@aa:16	R:W 2nd	R:W 3rd	R:BEA	R:W NEXT	W:BEA		
BCLR Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:BEA	R:W NEXT	W:BEA	
BIAND #xx:3,Rd	R:W NEXT						
BIAND #xx:3,@ERd	R:W 2nd	R:BEA	R:W NEXT				
BIAND #xx:3,@aa:8	R:W 2nd	R:BEA	R:W NEXT				
BIAND #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:BEA	R:W NEXT			
BIAND #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:BEA	R:W NEXT		
BILD #xx:3,Rd	R:W NEXT						
BILD #xx:3,@ERd	R:W 2nd	R:BEA	R:W NEXT				
BILD #xx:3,@aa:8	R:W 2nd	R:BEA	R:W NEXT				
BILD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:BEA	R:W NEXT			
BILD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:BEA	R:W NEXT		
BIOR #xx:3,Rd	R:W NEXT						
BIOR #xx:3,@ERd	R:W 2nd	R:BEA	R:W NEXT				
BIOR #xx:3,@aa:8	R:W 2nd	R:BEA	R:W NEXT				
BIOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:BEA	R:W NEXT			
BIOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:BEA	R:W NEXT		
BIST #xx:3,Rd	R:W NEXT						
BIST #xx:3,@ERd	R:W 2nd	R:BEA	R:W NEXT				
BIST #xx:3,@aa:8	R:W 2nd	R:BEA	R:W NEXT				
BIST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:BEA	R:W NEXT			
BIST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:BEA	R:W NEXT		
BIST #xx:3,Rd	R:W NEXT						
BIST #xx:3,@ERd	R:W 2nd	R:BEA	R:W NEXT	W:BEA			
BIST #xx:3,@aa:8	R:W 2nd	R:BEA	R:W NEXT	W:BEA			
BIST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:BEA	R:W NEXT	W:BEA		
BIST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:BEA	R:W NEXT	W:BEA	
BIXOR #xx:3,Rd	R:W NEXT						
BIXOR #xx:3,@ERd	R:W 2nd	R:BEA	R:W NEXT				
BIXOR #xx:3,@aa:8	R:W 2nd	R:BEA	R:W NEXT				
BIXOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:BEA	R:W NEXT			
BIXOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:BEA	R:W NEXT		
BLD #xx:3,Rd	R:W NEXT						
BLD #xx:3,@ERd	R:W 2nd	R:BEA	R:W NEXT				
BLD #xx:3,@aa:8	R:W 2nd	R:BEA	R:W NEXT				
BLD #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:BEA	R:W NEXT			
BLD #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:BEA	R:W NEXT		



Instruction	1	2	3	4	5	6	7
BNOT #xx:3,@ERd	R:W 2nd	R:B EA	R:W NEXT	W:B EA			
BNOT #xx:3,@aa:8	R:W 2nd	R:B EA	R:W NEXT	W:B EA			
BNOT #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT	W:B EA		
BNOT #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT	W:B EA	
BNOT Rn,Rd	R:W NEXT						
BNOT Rn,@ERd	R:W 2nd	R:B EA	R:W NEXT	W:B EA			
BNOT Rn,@aa:8	R:W 2nd	R:B EA	R:W NEXT	W:B EA			
BNOT Rn,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT	W:B EA		
BNOT Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT	W:B EA	
BOR #xx:3,Rd	R:W NEXT						
BOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W NEXT				
BOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W NEXT				
BOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT			
BOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT		
BSET #xx:3,Rd	R:W NEXT						
BSET #xx:3,@ERd	R:W 2nd	R:B EA	R:W NEXT	W:B EA			
BSET #xx:3,@aa:8	R:W 2nd	R:B EA	R:W NEXT	W:B EA			
BSET #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT	W:B EA		
BSET #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT	W:B EA	
BSET Rn,Rd	R:W NEXT						
BSET Rn,@ERd	R:W 2nd	R:B EA	R:W NEXT	W:B EA			
BSET Rn,@aa:8	R:W 2nd	R:B EA	R:W NEXT	W:B EA			
BSET Rn,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT	W:B EA		
BSET Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT	W:B EA	
BSR d:8	Normal	R:W EA	W:W stack				
	Advanced	R:W NEXT	W:W stack (H)	W:W stack (L)			
BSR d:16	Normal	R:W 2nd	Internal operation, 1 state	W:W stack			
	Advanced	R:W 2nd	Internal operation, 1 state	W:W stack (H)	W:W stack (L)		
BST #xx:3,Rd	R:W NEXT						
BST #xx:3,@ERd	R:W 2nd	R:B EA	R:W NEXT	W:B EA			
BST #xx:3,@aa:8	R:W 2nd	R:B EA	R:W NEXT	W:B EA			
BST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT	W:B EA		
BST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT	W:B EA	

Instruction	1	2	3	4	5	6	7
BTST #xx:3,@aa:8	R:W 2nd	R:B EA	R:W NEXT				
BTST #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT			
BTST #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT		
BTST Rn,Rd	R:W NEXT						
BTST Rn,@ERd	R:W 2nd	R:B EA	R:W NEXT				
BTST Rn,@aa:8	R:W 2nd	R:B EA	R:W NEXT				
BTST Rn,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT			
BTST Rn,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT		
BXOR #xx:3,Rd	R:W NEXT						
BXOR #xx:3,@ERd	R:W 2nd	R:B EA	R:W NEXT				
BXOR #xx:3,@aa:8	R:W 2nd	R:B EA	R:W NEXT				
BXOR #xx:3,@aa:16	R:W 2nd	R:W 3rd	R:B EA	R:W NEXT			
BXOR #xx:3,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:B EA	R:W NEXT		
CLRMAC*	R:W NEXT	Internal operation, 1 state*9					
CMPB #xx:8,Rd	R:W NEXT						
CMPB Rs,Rd	R:W NEXT						
CMPW #xx:16,Rd	R:W 2nd	R:W NEXT					
CMPW Rs,Rd	R:W NEXT						
CMPL #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
CMPL ERs,ERd	R:W NEXT						
DAA Rd	R:W NEXT						
DAS Rd	R:W NEXT						
DEC.B Rd	R:W NEXT						
DEC.W #1/2,Rd	R:W NEXT						
DEC.L #1/2,ERd	R:W NEXT						
DIVXS.B Rs,Rd	R:W 2nd	R:W NEXT	Internal operation, 11 states				
DIVXS.W Rs,ERd	R:W 2nd	R:W NEXT	Internal operation, 19 states				
DIVXU.B Rs,Rd	R:W NEXT	Internal operation, 11 states	Internal operation, 19 states				
DIVXU.W Rs,ERd	R:W NEXT	Internal operation, 19 states	Internal operation, 19 states				
EEMOVB	R:W 2nd	R:B EAs *1	R:B EAd *1	R:B EAs *2	W:B EAd *2	R:W NEXT	
EEMOVW	R:W 2nd	R:B EAs *1	R:B EAd *1	R:B EAs *2	W:B EAd *2	R:W NEXT	
EXTS.W Rd	R:W NEXT				← Repeated n times*3 →		
EXTS.L ERd	R:W NEXT						
EXTU.W Rd	R:W NEXT						
EXTU.L ERd	R:W NEXT						



Instruction	1	2	3	4	5	6	7
INC.W #1/2,Rd	R:W NEXT						
INC.L #1/2,ERd	R:W NEXT						
JMP @ERn	R:W NEXT	R:W EA					
JMP @aa:24	R:W 2nd	Internal operation, 1 state	R:W EA				
JMP @ @aa:8	Normal	R:W aa:8	Internal operation, 1 state	R:W EA			
	Advanced	R:W aa:8 (H)	R:W aa:8 (L)	Internal operation, 1 state	R:W EA		
JSR @ERn	Normal	R:W EA	W:W stack				
	Advanced	R:W EA	W:W stack (H)	W:W stack (L)			
JSR @aa:24	Normal	Internal operation, 1 state	R:W EA	W:W stack			
	Advanced	Internal operation, 1 state	R:W EA	W:W stack (H)	W:W stack (L)		
JSR @ @aa:8	Normal	R:W NEXT	W:W stack	R:W EA			
	Advanced	R:W NEXT	R:W aa:8 (H)	W:W stack (H)	R:W EA		
LDC #xx:8,CCR	R:W NEXT						
LDC #xx:8,EXR	R:W 2nd	R:W NEXT					
LDC Rs,CCR	R:W NEXT						
LDC Rs,EXR	R:W NEXT						
LDC @ERs,CCR	R:W 2nd	R:W NEXT	R:W EA				
LDC @ERs,EXR	R:W 2nd	R:W NEXT	R:W EA				
LDC @(d:16,ERs),CCR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA			
LDC @(d:16,ERs),EXR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA			
LDC @(d:32,ERs),CCR	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA	
LDC @(d:32,ERs),EXR	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA	
LDC @ERs+,CCR	R:W 2nd	R:W NEXT	Internal operation, 1 state	R:W EA			
LDC @ERs+,EXR	R:W 2nd	R:W NEXT	Internal operation, 1 state	R:W EA			
LDC @aa:16,CCR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA			
LDC @aa:16,EXR	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA			
LDC @aa:32,CCR	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA		
LDC @aa:32,EXR	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA		

Instruction	1	2	3	4	5	6	7
LDML @SP+, (ERn-ERn+2)	R:W 2nd	R:W NEXT	Internal operation, 1 state	R:W stack (H) ³	R:W stack (L) ³		
LDML @SP+, (ERn-ERn+3)	R:W 2nd	R:W NEXT	Internal operation, 1 state	R:W stack (H) ³	R:W stack (L) ³		
LDMAC ERs, MACH ¹¹	R:W NEXT	Internal operation, 1 state ⁹		← Repeated n times ³ →			
LDMAC ERs, MACL ¹¹	R:W NEXT	Internal operation, 1 state ⁹					
MAC @ERn+, @ERn+ ¹¹	R:W 2nd	R:W NEXT	R:W EAn	R:W EAm			
MOV.B #x:8, Rd	R:W NEXT						
MOV.B Rs, Rd	R:W NEXT						
MOV.B @ERs, Rd	R:W NEXT	R:W NEXT	R:W NEXT				
MOV.B @ERs, Rd	R:W 2nd	R:W NEXT	R:W NEXT				
MOV.B @ERs, Rd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W NEXT		
MOV.B @ERs+, Rd	R:W NEXT	Internal operation, 1 state	R:W NEXT				
MOV.B @aa:8, Rd	R:W NEXT	R:W NEXT	R:W NEXT				
MOV.B @aa:16, Rd	R:W 2nd	R:W NEXT	R:W NEXT				
MOV.B @aa:32, Rd	R:W 2nd	R:W 3rd	R:W NEXT	R:W NEXT			
MOV.B Rs, @ERd	R:W NEXT	W:W EA					
MOV.B Rs, @(d:16, ERd)	R:W 2nd	R:W NEXT	W:W EA				
MOV.B Rs, @(d:32, ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA		
MOV.B Rs, @-ERd	R:W NEXT	Internal operation, 1 state	Internal operation, W:W EA				
MOV.B Rs @aa:8	R:W NEXT	W:W EA					
MOV.B Rs @aa:16	R:W 2nd	R:W NEXT	W:W EA				
MOV.B Rs @aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA			
MOV.W #x:16, Rd	R:W 2nd	R:W NEXT					
MOV.W Rs, Rd	R:W NEXT						
MOV.W @ERs, Rd	R:W NEXT	R:W EA					
MOV.W @(d:16, ERs), Rd	R:W 2nd	R:W NEXT	R:W EA				
MOV.W @(d:32, ERs), Rd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA		
MOV.W @ERs+, Rd	R:W NEXT	Internal operation, 1 state	Internal operation, R:W EA				
MOV.W @aa:16, Rd	R:W 2nd	R:W NEXT	R:W EA				
MOV.W @aa:32, Rd	R:W 2nd	R:W NEXT	R:W EA				



Instruction	1	2	3	4	5	6	7
MOV.W Rs,@(d:16,ERd)	R:W 2nd	R:W NEXT	W:W EA				
MOV.W Rs,@(d:32,ERd)	R:W 2nd	R:W 3rd	R:E 4th	R:W NEXT	W:W EA		
MOV.W Rs,@aa:16	R:W 2nd	R:W NEXT	W:W EA				
MOV.W Rs,@aa:32	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA			
MOV.W Rs,@-ERd	R:W NEXT	Internal operation, 1 state	W:W EA				
MOV.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
MOV.L ERs,ERd	R:W NEXT						
MOV.L @ERs,ERd	R:W 2nd	R:W NEXT	R:W EA	R:W EA+2			
MOV.L @(d:16,ERs),ERd	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA	R:W EA+2		
MOV.L @(d:32,ERs),ERd	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	R:W EA	R:W EA+2
MOV.L @ERs+,ERd	R:W 2nd	R:W NEXT	Internal operation, 1 state	R:W EA	R:W EA+2		
MOV.L @aa:16,ERd	R:W 2nd	R:W 3rd	R:W NEXT	R:W EA	R:W EA+2		
MOV.L @aa:32,ERd	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	R:W EA	R:W EA+2	
MOV.L ERs,@ERd	R:W 2nd	R:W NEXT	W:W EA	W:W EA+2			
MOV.L ERs,@(d:16,ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA	W:W EA+2		
MOV.L ERs,@(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA	W:W EA+2
MOV.L ERs,@-ERd	R:W 2nd	R:W NEXT	Internal operation, 1 state	W:W EA	W:W EA+2		
MOV.L ERs,@aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA	W:W EA+2		
MOV.L ERs,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA	W:W EA+2	
MOV.FPE @aa:16,Rd	R:W 2nd	R:W NEXT	R:W *4 EA				
MOV.TPE Rs,@aa:16	R:W 2nd	R:W NEXT	W:B *4 EA				
MUL.XS.B Rs,Rd	R:W 2nd	R:W NEXT	Internal operation, 2 states*9				
H8S/2000	R:W 2nd	R:W NEXT	Internal operation, 11 states				
H8S/2000	R:W 2nd	R:W NEXT	Internal operation, 3 states*9				
MUL.XS.W Rs,ERd	R:W 2nd	R:W NEXT	Internal operation, 19 states				
H8S/2000	R:W 2nd	R:W NEXT	Internal operation, 2 states*9				
MUL.XU.B Rs,Rd	R:W NEXT	Internal operation, 11 states					
H8S/2000	R:W NEXT	Internal operation, 3 states*9					
MUL.XU.W Rs,ERd	R:W NEXT	Internal operation, 19 states					
H8S/2000	R:W NEXT	Internal operation, 19 states					
NEG.B Rd	R:W NEXT						
NEG.W Rd	R:W NEXT						
NEGL.ERd	R:W NEXT						

Instruction	1	2	3	4	5	6	7
NOTLW Rd	R:W NEXT						
NOTL ERd	R:W NEXT						
OR.B #xx:8,Rd	R:W NEXT						
OR.B Rs,Rd	R:W NEXT						
OR.W #xx:16,Rd	R:W 2nd	R:W NEXT					
OR.W Rs,Rd	R:W NEXT						
OR.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
OR.L ERs,ERd	R:W 2nd	R:W NEXT					
ORC #xx:8,CCR	R:W NEXT						
ORC #xx:8,EXR	R:W 2nd	R:W NEXT					
POP.W Rn	R:W NEXT	Internal operation, 1 state	R:W EA				
POPL ERn	R:W 2nd	R:W NEXT	Internal operation, 1 state	R:W EA	R:W EA+2		
PUSH.W Rn	R:W NEXT	Internal operation, 1 state	W:W EA				
PUSHL ERn	R:W 2nd	R:W NEXT	Internal operation	W:W EA	W:W EA+2		
ROTLB Rd	R:W NEXT						
ROTLB #2,Rd	R:W NEXT						
ROTLW Rd	R:W NEXT						
ROTLW #2,Rd	R:W NEXT						
ROTL ERd	R:W NEXT						
ROTL #2,ERd	R:W NEXT						
ROTRB Rd	R:W NEXT						
ROTRB #2,Rd	R:W NEXT						
ROTRW Rd	R:W NEXT						
ROTRW #2,Rd	R:W NEXT						
ROTRL ERd	R:W NEXT						
ROTRL #2,ERd	R:W NEXT						
ROTXLB Rd	R:W NEXT						
ROTXLB #2,Rd	R:W NEXT						
ROTXLW Rd	R:W NEXT						
ROTXLW #2,Rd	R:W NEXT						
ROTXLL ERd	R:W NEXT						
ROTXLL #2,ERd	R:W NEXT						



Instruction	1	2	3	4	5	6	7
ROTXR.B #2,Rd	R:W NEXT						
ROTXR.W Rd	R:W NEXT						
ROTXR.W #2,Rd	R:W NEXT						
ROTXR.L ERd	R:W NEXT						
ROTXR.L #2,ERd	R:W NEXT						
RTE	R:W NEXT	R:W stack (EXR)	R:W stack (H)	R:W stack (L)	Internal operation, 1 state	R:W *5	
RTS	Normal	R:W stack	Internal operation, 1 state	R:W *5			
	Advanced	R:W stack (H)	R:W stack (L)	Internal operation, 1 state	Internal operation, R:W *5		
SHALB Rd	R:W NEXT						
SHALB #2,Rd	R:W NEXT						
SHALW Rd	R:W NEXT						
SHALW #2,Rd	R:W NEXT						
SHALL ERd	R:W NEXT						
SHALL #2,ERd	R:W NEXT						
SHAR.B Rd	R:W NEXT						
SHAR.B #2,Rd	R:W NEXT						
SHAR.W Rd	R:W NEXT						
SHAR.W #2,Rd	R:W NEXT						
SHAR.L ERd	R:W NEXT						
SHAR.L #2,ERd	R:W NEXT						
SHLL.B Rd	R:W NEXT						
SHLL.B #2,Rd	R:W NEXT						
SHLL.W Rd	R:W NEXT						
SHLL.W #2,Rd	R:W NEXT						
SHLLL ERd	R:W NEXT						
SHLL.L #2,ERd	R:W NEXT						
SHLR.B Rd	R:W NEXT						
SHLR.B #2,Rd	R:W NEXT						
SHLR.W Rd	R:W NEXT						
SHLR.W #2,Rd	R:W NEXT						
SHLR.L ERd	R:W NEXT						
SHLR.L #2,ERd	R:W NEXT						

Instruction	1	2	3	4	5	6	7
STC EXR,Rd	R:W NEXT						
STC CCR,@ERd	R:W 2nd	R:W NEXT	W:W EA				
STC EXR,@ERd	R:W 2nd	R:W NEXT	W:W EA				
STC CCR,@(d:16,ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA			
STC EXR,@(d:16,ERd)	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA			
STC CCR,@(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA	
STC EXR,@(d:32,ERd)	R:W 2nd	R:W 3rd	R:W 4th	R:W 5th	R:W NEXT	W:W EA	
STC CCR,@-ERd	R:W 2nd	R:W NEXT	Internal operation, 1 state	W:W EA			
STC EXR,@-ERd	R:W 2nd	R:W NEXT	Internal operation, 1 state	W:W EA			
STC CCR,@aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA			
STC EXR,@aa:16	R:W 2nd	R:W 3rd	R:W NEXT	W:W EA			
STC CCR,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA		
STC EXR,@aa:32	R:W 2nd	R:W 3rd	R:W 4th	R:W NEXT	W:W EA		
STM.L[ERn-ERn+1],@-SP	R:W 2nd	R:W NEXT	Internal operation, 1 state	W:W stack (H) ³	W:W stack (L) ³		
STM.L[ERn-ERn+2],@-SP	R:W 2nd	R:W NEXT	Internal operation, 1 state	W:W stack (H) ³	W:W stack (L) ³		
STM.L[ERn-ERn+3],@-SP	R:W 2nd	R:W NEXT	Internal operation, 1 state	W:W stack (H) ³	W:W stack (L) ³		
STMAC MACH,ERd ¹¹	R:W NEXT	*9		← Repeated n times*3 →			
STMAC MACL,ERd ¹¹	R:W NEXT	*9					
SUB.B Rs,Rd	R:W NEXT						
SUB.W #xx:16,Rd	R:W 2nd	R:W NEXT					
SUB.W Rs,Rd	R:W NEXT						
SUB.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
SUB.L ERs,ERd	R:W NEXT						
SUBS #1/2/4,ERd	R:W NEXT						
SUBX #xx:8,Rd	R:W NEXT						
SUBX Rs,Rd	R:W NEXT						
TAS @ERd ¹⁰	R:W 2nd	R:W NEXT	R:B EA	W:B EA			
TRAPA #x:2	Normal	Internal operation, 1 state	W:W stack (L)	W:W stack (H)	W:W stack (EXR)	R:W VEC	Internal operation, 1 state
	Advanced	Internal operation, 1 state	W:W stack (L)	W:W stack (H)	W:W stack (EXR)	R:W VEC	R:W VEC+2



Instruction	1	2	3	4	5	6	7
XOR.B Rs,Rd	R:W NEXT						
XOR.W #xx:16,Rd	R:W 2nd	R:W NEXT					
XOR.W Rs,Rd	R:W NEXT						
XOR.L #xx:32,ERd	R:W 2nd	R:W 3rd	R:W NEXT				
XOR.L ERs,ERd	R:W 2nd	R:W NEXT					
XORC #xx:8,CCR	R:W NEXT						
XORC #xx:8,EXR	R:W 2nd	R:W NEXT					
Reset exception handling	Normal	R:W VEC	Internal operation, R:W *6 1 state				
	Advanced	R:W VEC	Internal operation, R:W *6 1 state	Internal operation, R:W *6 1 state			
Interrupt exception handling	Normal	R:W *7	Internal operation, W:W stack (L) 1 state	W:W stack (H)	W:W stack (EXR)	R:W VEC	Internal operation, R:W VEC 1 state
	Advanced	R:W *7	Internal operation, W:W stack (L) 1 state	W:W stack (H)	W:W stack (EXR)	R:W:IM VEC	R:W VEC+2

Notes: 1. EAs is the contents of ER5. EAd is the contents of ER6.

- EAs is the contents of ER5. EAd is the contents of ER6. Both registers are incremented by 1 after execution of value of R4L or R4. If n = 0, these bus cycles are not executed.
- Repeated two times to save or restore two registers, three times for three registers, or four times for four registers.
- For the number of states required for byte-size read or write, refer to the relevant microcontroller hardware manual.
- Start address after return.
- Start address of the program.
- Prefetch address, equal to two plus the PC value pushed onto the stack. In recovery from sleep mode or software interrupt, the PC value is replaced by an internal operation.
- Start address of the interrupt-handling routine.
- An internal operation may require between 0 and 3 additional states, depending on the preceding instruction.
- Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
- These instructions are supported by the H8S/2600 CPU only.

U 7 for byte operands

Si	The i-th bit of the source operand
Di	The i-th bit of the destination operand
Ri	The i-th bit of the result
Dn	The specified bit in the destination operand
—	Not affected
↕	Modified according to the result of the instruction (see definition)
0	Always cleared to 0
1	Always set to 1
*	Undetermined (no guaranteed value)
Z'	Z flag before instruction execution
C'	C flag before instruction execution

ADDX	↑	↑	↑	↑	↑	$H = S_{m-4} \cdot D_{m-4} + D_{m-4} \cdot \overline{R_{m-4}} + S_{m-4} \cdot \overline{R_{m-4}}$ $N = R_m$ $Z = Z' \cdot \overline{R_m} \cdot \dots \cdot \overline{R_0}$ $V = S_m \cdot D_m \cdot \overline{R_m} + \overline{S_m} \cdot \overline{D_m} \cdot R_m$ $C = S_m \cdot D_m + D_m \cdot \overline{R_m} + S_m \cdot \overline{R_m}$
AND	—	↑	↑	0	—	$N = R_m$ $Z = \overline{R_m} \cdot \overline{R_{m-1}} \cdot \dots \cdot \overline{R_0}$
ANDC	↑	↑	↑	↑	↑	Stores the corresponding bits of the result. No flags change when the operand is EXR.
BAND	—	—	—	—	↑	$C = C' \cdot D_n$
Bcc	—	—	—	—	—	
BCLR	—	—	—	—	—	
BIAND	—	—	—	—	↑	$C = C' \cdot \overline{D_n}$
BILD	—	—	—	—	↑	$C = \overline{D_n}$
BIOR	—	—	—	—	↑	$C = C' + \overline{D_n}$
BIST	—	—	—	—	—	
BIXOR	—	—	—	—	↑	$C = C' \cdot D_n + \overline{C'} \cdot \overline{D_n}$
BLD	—	—	—	—	↑	$C = D_n$
BNOT	—	—	—	—	—	
BOR	—	—	—	—	↑	$C = C' + D_n$
BSET	—	—	—	—	—	
BSR	—	—	—	—	—	
BST	—	—	—	—	—	
BTST	—	—	↑	—	—	$Z = \overline{D_n}$
BXOR	—	—	—	—	↑	$C = C' \cdot \overline{D_n} + \overline{C'} \cdot D_n$
CLRMAC*	—	—	—	—	—	
CMP	↑	↑	↑	↑	↑	$H = S_{m-4} \cdot \overline{D_{m-4}} + \overline{D_{m-4}} \cdot R_{m-4} + S_{m-4} \cdot R_{m-4}$ $N = R_m$ $Z = \overline{R_m} \cdot \overline{R_{m-1}} \cdot \dots \cdot \overline{R_0}$ $V = \overline{S_m} \cdot D_m \cdot \overline{R_m} + S_m \cdot \overline{D_m} \cdot R_m$ $C = S_m \cdot \overline{D_m} + \overline{D_m} \cdot R_m + S_m \cdot R_m$

					$Z = Rm \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$	
					$V = Dm \cdot \overline{Rm}$	
DIVXS	—	↓	↓	—	—	$N = Sm \cdot \overline{Dm} + \overline{Sm} \cdot Dm$ $Z = \overline{Sm} \cdot \overline{Sm-1} \cdot \dots \cdot \overline{S0}$
DIVXU	—	↓	↓	—	—	$N = Sm$ $Z = \overline{Sm} \cdot \overline{Sm-1} \cdot \dots \cdot \overline{S0}$
EEPMOV	—	—	—	—	—	
EXTS	—	↓	↓	0	—	$N = Rm$ $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
EXTU	—	0	↓	0	—	$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
INC	—	↓	↓	↓	—	$N = Rm$ $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$ $V = \overline{Dm} \cdot Rm$
JMP	—	—	—	—	—	
JSR	—	—	—	—	—	
LDC	↓	↓	↓	↓	↓	Stores the corresponding bits of the result. No flags change when the operand is EXR.
LDM	—	—	—	—	—	
LDMAC*	—	—	—	—	—	
MAC*	—	—	—	—	—	
MOV	—	↓	↓	0	—	$N = Rm$ $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
MOVFPPE	—	↓	↓	0	—	$N = Rm$ $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
MOVTPE	—	↓	↓	0	—	$N = Rm$ $Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
MULXS	—	↓	↓	—	—	$N = R2m$ $Z = \overline{R2m} \cdot \overline{R2m-1} \cdot \dots \cdot \overline{R0}$

NOT	—	↓	↓	0	—	N = Rm Z = $\overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
OR	—	↓	↓	0	—	N = Rm Z = $\overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
ORC	↓	↓	↓	↓	↓	Stores the corresponding bits of the result. No flags change when the operand is EXR.
POP	—	↓	↓	0	—	N = Rm Z = $\overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
PUSH	—	↓	↓	0	—	N = Rm Z = $\overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$
ROTL	—	↓	↓	0	↓	N = Rm Z = $\overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$ C = Dm (1-bit shift) or C = Dm-1 (2-bit shift)
ROTR	—	↓	↓	0	↓	N = Rm Z = $\overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$ C = D0 (1-bit shift) or C = D1 (2-bit shift)
ROTXL	—	↓	↓	0	↓	N = Rm Z = $\overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$ C = Dm (1-bit shift) or C = Dm-1 (2-bit shift)
ROTXR	—	↓	↓	0	↓	N = Rm Z = $\overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$ C = D0 (1-bit shift) or C = D1 (2-bit shift)
RTE	↓	↓	↓	↓	↓	Stores the corresponding bits of the result.
RTS	—	—	—	—	—	
SHAL	—	↓	↓	↓	↓	N = Rm Z = $\overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$ V = $\overline{Dm} \cdot \overline{Dm-1} + \overline{Dm} \cdot \overline{Dm-1}$ (1-bit shift) V = $\overline{Dm} \cdot \overline{Dm-1} \cdot \overline{Dm-2} + \overline{Dm} \cdot \overline{Dm-1} \cdot \overline{Dm-2}$ (2-bit shift) C = Dm (1-bit shift) or C = Dm-1 (2-bit shift)

$$Z = Rm \cdot Rm-1 \cdot \dots \cdot R0$$

$$C = D0 \text{ (1-bit shift) or } C = D1 \text{ (2-bit shift)}$$

SLEEP	—	—	—	—	—	
STC	—	—	—	—	—	
STM	—	—	—	—	—	
STMAC*	—	↕	↕	↕	—	<p>N = 1 if MAC instruction resulted in negative value in MAC</p> <p>Z = 1 if MAC instruction resulted in zero value in MAC register</p> <p>V = 1 if MAC instruction resulted in overflow</p>
SUB	↕	↕	↕	↕	↕	<p>$H = Sm-4 \cdot \overline{Dm-4} + \overline{Dm-4} \cdot Rm-4 + Sm-4 \cdot Rm-4$</p> <p>N = Rm</p> <p>$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$</p> <p>$V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$</p> <p>$C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$</p>
SUBS	—	—	—	—	—	
SUBX	↕	↕	↕	↕	↕	<p>$H = Sm-4 \cdot \overline{Dm-4} + \overline{Dm-4} \cdot Rm-4 + Sm-4 \cdot Rm-4$</p> <p>N = Rm</p> <p>$Z = Z' \cdot \overline{Rm} \cdot \dots \cdot \overline{R0}$</p> <p>$V = \overline{Sm} \cdot Dm \cdot \overline{Rm} + Sm \cdot \overline{Dm} \cdot Rm$</p> <p>$C = Sm \cdot \overline{Dm} + \overline{Dm} \cdot Rm + Sm \cdot Rm$</p>
TAS	—	↕	↕	0	—	<p>N = Dm</p> <p>$Z = \overline{Dm} \cdot \overline{Dm-1} \cdot \dots \cdot \overline{D0}$</p>
TRAPA	—	—	—	—	—	
XOR	—	↕	↕	0	—	<p>N = Rm</p> <p>$Z = \overline{Rm} \cdot \overline{Rm-1} \cdot \dots \cdot \overline{R0}$</p>
XORC	↕	↕	↕	↕	↕	<p>Stores the corresponding bits of the result.</p> <p>No flags change when the operand is EXR.</p>

Note: * These instructions are supported by the H8S/2600 CPU only.




Figure 3.1 Processing States




Figure 3.2 State Transitions

3.2 Reset State


When the \overline{RES} input goes low all current processing stops and the CPU enters the reset state. Reset exception handling starts when the \overline{RES} signal changes from low to high.

The reset state can also be entered by a watchdog timer overflow. For details, refer to the microcontroller hardware manual.

Exception handling is performed for traces, resets, interrupts, and trap instructions. 1 indicates the types of exception handling and their priority. Trap instruction exception handling is always accepted, in the program execution state.

Exception handling and the stack structure differ according to the interrupt control mode. See SYSCR.

Table 3.1 Exception Handling Types and Priority

Priority	Type of Exception	Detection Timing	Start of Exception Handling
High  Low	Reset	Synchronized with clock	Exception handling starts immediately when \overline{RES} transitions from low to high
	Trace	End of instruction execution or end of exception-handling sequence ^{*1}	When the trace (T) bit is set, trace starts at the end of instruction or current exception-handling sequence
	Interrupt	End of instruction execution or end of exception-handling sequence ^{*2}	When an interrupt is requested, exception handling starts at the end of the current instruction or current exception-handling sequence
	Trap instruction	When TRAPA instruction is executed	Exception handling starts immediately after the trap (TRAPA) instruction is executed ^{*3}

- Notes:
1. Traces are enabled only in interrupt control modes 2 and 3. Trace exception handling is not executed at the end of the RTE instruction.
 2. Interrupts are not detected at the end of the ANDC, ORC, XORC, and LDC instructions or immediately after reset exception handling.
 3. Trap instruction exception handling is always accepted, in the program execution state.

For details on interrupt control modes, exception sources, and exception handling, refer to the relevant microcontroller hardware manual.

Traces are enabled only in interrupt control modes 2 and 3. Trace mode is entered when the T bit of EXR is set to 1. When trace mode is established, trace exception handling starts at the beginning of each instruction.

At the end of a trace exception-handling sequence, the T bit of EXR is cleared to 0 and the T bit of the instruction is cleared. Interrupt masks are not affected.

The T bit saved on the stack retains its value of 1, and when the RTE instruction is executed, the CPU returns from the trace exception-handling routine, trace mode is entered again. Trace exception handling is not executed at the end of the RTE instruction.

Trace mode is not entered in interrupt control modes 0 and 1, regardless of the state of the T bit.

3.3.4 Interrupt Exception Handling and Trap Instruction Exception Handling

When interrupt or trap-instruction exception handling begins, the CPU references the stack pointer (ER7) and pushes the program counter and other control registers onto the stack. Next, the CPU alters the settings of the interrupt mask bits in the control registers. Then the CPU fetches the exception address (vector) from the exception vector table and execution branches to that address.

Figure 3.3 shows the stack after exception handling ends, for the case of interrupt mode 2 in advanced mode.

3.3.5 Usage Notes

(1) Conflict between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to disable interrupts, the disabling becomes effective after execution of the instruction.

When an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, and an interrupt is generated during execution of the instruction, the interrupt concerned will still be generated.

The instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any instructions are executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit is set by one of these instructions, the new value becomes two states after execution of the instruction ends.

(3) Interrupts during Execution of EEPMOV Instructions

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the transfer is not accepted until the transfer is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, exception handling starts at the next break in the transfer cycle. The PC value saved in this case is the address of the next instruction.

Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

```
L1:   EEPMOV.W
      MOV.W   R4,R4
      BNE    L1
```




Figure 3.3 Stack Structure after Exception Handling (Example)

3.4 Program Execution State

In this state the CPU executes program instructions in sequence.

3.6 Power-Down State

The power-down state includes both modes in which the CPU stops operating and modes in which the CPU does not stop. There are three modes in which the CPU stops operating: sleep mode, software standby mode, and hardware standby mode. There are also two other power-down modes: medium-speed mode and module stop mode. In medium-speed mode the CPU and bus masters operate on a medium-speed clock. Module stop mode permits halting of the operation of individual modules, other than the CPU. For details, refer to the relevant microcontroller hardware manual.

3.6.1 Sleep Mode

A transition to sleep mode is made if the SLEEP instruction is executed while the software standby bit (SSBY) in the system control register (SYSCR) is cleared to 0. In sleep mode, CPU operations stop immediately after execution of the SLEEP instruction. The contents of CPU registers are retained.

3.6.2 Software Standby Mode

A transition to software standby mode is made if the SLEEP instruction is executed while the SSBY bit in SYSCR is set to 1. In software standby mode, the CPU and clock halt and CPU operations stop. The on-chip supporting modules are reset, but as long as a specified voltage is supplied, the contents of CPU registers and on-chip RAM are retained. The I/O ports are held in their existing states.

4.2 On-Chip Memory (ROM, RAM)

On-chip memory is accessed in one state. The data bus is 16 bits wide, permitting both word access. Figure 4.1 shows the on-chip memory access cycle. Figure 4.2 shows the




Figure 4.1 On-Chip Memory Access Cycle

\overline{AS}	High
\overline{RD}	High
$\overline{HWR}, \overline{LWR}$	High
Data bus	High-impedance state

Figure 4.2 Pin States during On-Chip Memory Access




Figure 4.3 On-Chip Supporting Module Access Timing






Figure 4.4 Pin States during On-Chip Supporting Module Access

4.4 External Address Space Access Timing

The external address space is accessed with an 8-bit or 16-bit data bus width in a two-state or three-state bus cycle. Figure 4.5 shows the read timing for two-state and three-state access. Figure 4.6 shows the write timing for two-state and three-state access. In three-state access, wait states can be inserted. For further details, refer to the relevant microcontroller hardware manual.




(a) Two-State Access




(b) Three-State Access

Figure 4.5 External Device Access Timing (Read Timing)



(a) Two-State Access



(b) Three-State Access

Figure 4.6 External Device Access Timing (Write Timing)

**Renesas 16-Bit Single-Chip Microcomputer
Software Manual
H8S/2600 Series, H8S/2000 Series**

Publication Date: 1st Edition, March 1995

Rev.4.00, February 24, 2006

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

©2006. Renesas Technology Corp., All rights reserved. Printed in Japan.



RENESAS SALES OFFICES

<http://www.renesas.com/en/network>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.

Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan
Tel: <603> 7955-9390, Fax: <603> 7955-9510



H8S/2600 Series, H8S/2000 Series Software Manual



Renesas Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0139-0400

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Microprocessors - MPU category](#):

Click to view products by [Renesas manufacturer](#):

Other Similar products are found below :

[MC68302EH20C](#) [MC7457RX1000LC](#) [MC7457RX1267LC](#) [MC7457VG1267LC](#) [A2C00010998 A](#) [A2C52004004](#) [R5F117BCGNA#20](#)
[R5F52106BDLA#U0](#) [R5S72690W266BG#U0](#) [ADJ3400IAA5DOE](#) [MPC8245TVV266D](#) [MPC8245TZU300D](#) [MPC8260ACVVMHBB](#)
[MPC8323ECVRAFDCA](#) [MPC8323VRADDC](#) [MPC8536ECVJAVLA](#) [BOXNUC5PGYH0AJ](#) [20-668-0024](#) [P1010NSN5DFB](#)
[P2010NSN2MHC](#) [P2020NXE2HHC](#) [P5020NSE7QMB](#) [P5020NSE7TNB](#) [P5020NSE7VNB](#) [LS1020ASN7KQB](#) [LS1020AXN7HNB](#)
[LS1020AXN7KQB](#) [A2C00010729 A](#) [A2C00039344](#) [T1022NSE7MQB](#) [T1022NXN7PQB](#) [T1023NSE7MQA](#) [T1024NXE7PQA](#)
[T1042NSE7MQB](#) [T1042NSN7MQB](#) [T1042NXN7WQB](#) [T2080NSE8TTB](#) [T2080NSN8PTB](#) [T2080NXE8TTB](#) [T2081NXN8TTB](#)
[R5F101AFASP#V0](#) [MC68302CEH20C](#) [TS68040MF33A](#) [MPC8260ACVVMIBB](#) [MPC8280CZUUPEA](#) [MPC8313ECVRAFFC](#)
[MPC8313ECVRAGDC](#) [MPC8313EVRADDC](#) [MPC8313EVRAFFC](#) [MPC8313VRADDC](#)