## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# 16

# H8/38076R Group

# Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Super Low Power Series

H8/38076RF H8/38076R H8/38075R

H8/38074R

H8/38073R

- a third party. 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any
- party's rights, originating in the use of any product data, diagrams, charts, programs, algorithm circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, program algorithms represents information on products at the time of publication of these materials, and subject to change by Renesas Technology Corp. without notice due to product improvements
- other reasons. It is therefore recommended that customers contact Renesas Technology Corr an authorized Renesas Technology Corp. product distributor for the latest product information
- before purchasing a product listed herein. The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss ri from these inaccuracies or errors.
  - Please also pay attention to information published by Renesas Technology Corp. by various m including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com 4. When using any or all of the information contained in these materials, including product data,
    - diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a to system before making a final decision on the applicability of the information and products. Re Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from information contained herein.
  - 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a desystem that is used under circumstances in which human life is potentially at stake. Please co Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor will considering the use of a product contained herein for any specific purposes, such as apparatu

7. If these products or technologies are subject to the Japanese export control restrictions, they r be exported under a license from the Japanese government and cannot be imported into a co-

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or tl

8. Please contact Renesas Technology Corp. for further details on these materials or the product

- systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
  - 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

Rev. 4.00 Aug 23, 2006 Page ii of Ixxii

contained therein.

other than the approved destination.

country of destination is prohibited.



are in their open states, intermediate levels are induced by noise in the vicinity, through current flows internally, and a malfunction may occur.

## 3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughor chip and a low level is input on the reset pin. During the period where the states undefined, the register settings and the output state of each pin are also undefined your system so that it does not malfunction because of processing while it is in tundefined state. For those products which have a reset function, reset the LSI in

4. Prohibition of Access to Undefined or Reserved Addresses

after the power supply has been turned on.

- 110monton of Access to Chacimea of Reserved Addresse

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test re may have been be allocated to these addresses. Do not access these registers; the operation is not guaranteed if they are accessed.

- manual.
- 5. Contents
- 6. Overview
- 7. Description of Functional Modules
  - CPU and System-Control Modules
  - On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each includes notes in relation to the descriptions given, and usage notes are given, as required final part of each section.

- 8. List of Registers
- 9. Electrical Characteristics
- 10. Appendix
- 11. Index

Rev. 4.00 Aug 23, 2006 Page iv of Ixxii



Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8/38076R Group to the target users. Refer to the H8/300H Series Software Manual for a detailed description instruction set.

Notes on reading this manual:

In order to understand the overall functions of the chip

Read the manual according to the contents. This manual can be roughly categorized on the CPU, system control functions, peripheral functions, and electrical characterist

• In order to understand the details of the CPU's functions

Read the H8/300H Series Software Manual.

Register name:

In order to understand the details of a register when its name is known Read the index that is the final part of the manual to find the page number of the enti-

register. The addresses, bits, and initial values of the registers are summarized in sec List of Registers.

Example:

similar function, e.g. serial communication interface implemented on more than one channel: XXX\_N (XXX is the register name and N is the ch number)

Bit order: The MSB is on the left and the LSB is on the right

The following notation is used for cases when the



Rev. 4.00 Aug 23, 2006 P

- 5. When the on-chip debugging emulator is used, address breaks can be set as either ava the user or for use by the on-chip debugging emulator. If address breaks are set as bei by the on-chip debugging emulator, the address break control registers must not be ac
- 6. When the on-chip debugging emulator is used,  $\overline{\text{NMI}}$  is an input pin, P16 and P36 are pins, and P37 is an output pin. 7. When on-board programming/erasing is performed in boot mode, the SCI3 (P41/RXI
- P42/TXD) is used. 8. When using the on-chip debugging emulator, set the FROMCKSTP bit in clock halt r to 1.

Related Manuals: The latest versions of all related manuals are available from our wel Please ensure you have the latest versions of all documents you requ http://www.renesas.com/

> Docume This man

REJ09B0

**Docume** 

REJ10B0

ADE-702 REJ10B0

REJ10B0

H8/38076R Group manuals:
Document Title
H8/38076R Group Hardware Manual

H8S, H8/300 Series High-performance Embedded Workshop 3 Tutorial

H8/38076R Group Hardware Manual H8/300H Series Software Manual

User's manuals for development tools:

**Document Title** 

User's Manual

H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor

H8S, H8/300 Series Simulator/Debugger User's Manual

H8S, H8/300 Series High-performance Embedded Workshop 3 User's Manual

Rev. 4.00 Aug 23, 2006 Page vi of Ixxii

RENESAS

RENESAS

Rev. 4.00 Aug 23, 2006 Pa

Rev. 4.00 Aug 23, 2006 Page viii of Ixxii



1.2 Internal Block	3	Note 2	Note 2 amended						
Diagram		2. The	SCK4	, SI4,	SO4, a	and N	MI pi	ns ar	e not available
Figure1.1 Internal Block Diagram of H8/38076R Group		on-chip	).		·		·		
1.4 Pin Functions	19	Table a	amenc	led					
Table 1.4 Pin				Pi	in No.	_			
Functions		Туре	Symbol	FP-80A, TFP-80C	TLP-85V	Pad No.*1	Pad No.*²	1/0	Functions
		16-bit timer pulse unit (TPU)	TIOCA1	80	А3	81	80	I/O	Pins for the TGR1A inpinput or output compar PWM output.
			TIOCB1	1	B1	1	1	Input	Pins for the TGR1B input.
			TIOCA2	2	C1	2	2	I/O	Pins for the TGR2A inp input or output compar PWM output.

TIOCB2 3

HD64F38076R (Flash memory version)

Interrupt vector

Figure amended

H'0000

H'0057 H'0058 Мар On-chip ROM (52 kbytes) Not used Note amended When the on-chip debugging emulator is used, the are

24

2.1 Address Space

Figure 2.1 Memory

and Memory Map



H'C000 to H'CFFF and from H'F380 to H'F77F are use

emulator and not accessible by the user.

Rev. 4.00 Aug 23, 2006 Pa

Pins for the TGR2B in input.

3.3 Interrupts	63	Description amended					
		and WKP7 to WKP0) and 25 internal interrupts (for the memory version) or 24 internal					
		The interrupt controller can set interrupts other than None of three mask levels in order to control multiple interpretate The interrupt priority registers A to E (IPRA to IPRE) of interrupt controller set the interrupt mask level.					
3.5.1 Notes on Stack	66	Description amended					
Area Use		To save register values, use PUSH.W Rn (MOV.W Rn, or PUSH.L ERn (MOV.L ERn, @-SP). To restore regist use POP.W Rn (MOV.W @SP+, Rn) or POP.L ERn (MOW). WORD (MOV).					
		During interrupt exception handling or when an RTE ins executed, CCR contents are saved and restored in word					
Section 4 Interrupt	71	Description amended					
Controller		Mask levels settable with IPR					

An interrupt priority register (IPR) is provided for setting mask levels. Three mask levels can be set for each mod

all interrupts except NMI and address break.

Rev. 4.00 Aug 23, 2006 Page x of lxxii

3.2 Reset

4.1 Features

3.3

61, 62

Replaced



4.4.1 External Interrupts	84	<ul> <li>(2) WKP7 to WKP0 Interrupts</li> <li> The interrupt mask level can be set by IPR.</li> <li>(3) IRQ4, IRQ3, IRQ1, and IRQ0 Interrupts</li> <li> The interrupt mask level can be set by IPR.</li> <li>(4) IRQAEC Interrupts</li> </ul>			
		The interrupt mask level can be set by IPR.			
4.4.2 Internal Interrupts	85	The interrupt mask level can be set by IPR.			
4.5 Interrupt Exception	on	Description amended			
Handling Vector Tabl	е	The lower the vector number, the higher the			

(Before) Priority level  $\rightarrow$  (After) Mask level

... The lower the vector number, the higher the priority priority within a module is fixed. Mask levels for Interru than NMI and address break can be modified by IPR.

register (IIII)




RENESAS

- When the I bit is cleared to 0, the INTM1 bit is cleared and the INTM0 bit is set to 1, interrupt requests with ma are held pending.
- When the I bit, INTM1 bit, and INTM0 bit are all cleared all interrupt requests are accepted.
- 3. If contention occurs between interrupts that are not he pending by the INTM1 and INTM0 bits in the INTM regis the I bit in CCR, the interrupt with the highest priority as table 4.2 is selected, regardless of the IPR setting.

Figure 4.2 Flowchart of Procedure Up to Interrupt Acceptance

89



Rev. 4.00 Aug 23, 2006 Page xii of Ixxii



(States)		<ol> <li>One state for internal interrupts and two states for exinterrupts.</li> </ol>
4.7.2 Instructions that	94	Description amended
Disable Interrupts		When an interrupt request is generated, an interrupt is sent to the CPU after the interrupt controller has determask level.
Section 5 Clock Pulse Generators	96	Figure amended
Figure 5.1 Block Diagram of Clock Pulse Generators (Masked ROM Version) (2)		OSC1 OSC2 System clock oscillator (fosc)


Note 1 amended

response mines

5.2.4 On-Chip

ROM Version)

(States)



Connection to Crystal	4 40 MHz	Kyocera Kins
Resonator	4.19 WITZ	Ryoceia Kilis
Resoliator		Corporation

100

				J	<del></del> :
5.2 System Clock Generator	99	Figure an	nended		
Figure 5.2 Typical		Frequency	Manufacturer	Product Type	C <sub>1</sub> , C <sub>2</sub> Recommend
Connection to Crystal		4.19 MHz	Kyocera Kinseki	HC-491U-S	22 pF ±20%

Oscillator Selection ... The setting takes effect when the rest is cleared. Wh Method (Supported chip oscillator is selected, ... only by the Masked

Description amended

kHz/38.4-kHz Crystal Resonator		$R_s = 35 \text{ k}\Omega \text{ (max.)}$
	102	Description added
		Notes on Use of Subclock Generator Circuit
		The drive capacity of the subclock generator circuit is linerator to reduce current consumption when operating in subclock mode. As a result, there may not be sufficient a margin to accommodate some resonators. Be sure to se resonator with an equivalent series resistance $(R_s)$ correct to that shown in figure 5.6.
5.3.3 External Clock	103	Title amended
Input Method		
5.4.1 Prescaler S		Description amended
		The output from prescaler S is shared by the on-chip per modules. In active (medium-speed) mode and sle (medium-speed) mode,
5.5.3 Definition of Oscillation Stabilization Wait Time	,	Replaced
5.5.6 Note on Using	108	Description amended
Power-On Reset Circuit		The LSI's internal power-on reset circuit can be adjusted connecting an external capacitor to the $\overline{\text{RES}}$ pin. Adjust capacitance of the external capacitor to ensure sufficient

Rev. 4.00 Aug 23, 2006 Page xiv of Ixxii



section 21, Power-On Reset Circuit.

oscillation stabilization time before reset clearing. For de

						signal (φ <sub>w</sub> ) and the system clock pulse gen
						generates the oscillator clock $(\phi_{osc})$ . This b sampling frequency of $\phi_{osc}$ when $\phi_w$ is sam $\phi_{osc} = 2$ to 10 MHz, clear this bit to 0. Set it internal oscillator is used.
						0: Sampling rate is $\phi_{osc}/16$ .
						1: Sampling rate is $\phi_{osc}/4$ .
		1	SA1	0	R/W	Subactive Mode Clock Select 1 and 0
		0	SA0	0	R/W	Select the operating clock frequency in sul subsleep modes. The values of SA1 and S change if they are written to in subactive n
						00: φ <sub>w</sub> /8
						01: $\phi_w/4$
						1X: φ <sub>ν</sub> /2
6.1.3 Clock Halt	113	Tal	ble amend	ed	-	
Registers 1 and 2 (CKSTPR1 and		Bit	Bit Name	Initial Value	R/W	Description
CKSTPR2)		7	S4CKSTP*1*4	1	R/W*1	SCI4 Module Standby
01(0111(2)						SCI4 enters standby mode when this bit is
		3	_	1	R/W	Reserved
						This readable/writable bit is reserved.

TFCKSTP

FROMCKSTP\*1\*4 1

R/W

R/W\*1

Timer F Module Standby

cleared to 0.

Flash Memory Module Standby
Flash memory enters standby mode wher

Timer F enters standby mode when this b

Rev. 4.00 Aug 23, 2006 Pa

The subclock pulse generator generates the

		mode	mode (direct transition)						
			0	1	0	*	spee mode (dire	dium- ed) le	-
Table 6.3 Internal State in Each	120	Note ar	menc	bek		1 1			
Operating Mode		Function				Watch Mode	Subactive Mode	Subsleep Mode	Standby Mode
		Peripheral modules	RTC			Functioning/ retained*9	Functioning/ retained**	/ Functioning/ retained*9	Functioning/ retained*9
			-	chronous counter	_	Functioning*6	<sup>5</sup> Functioning	Functioning	Functioning*6
			Timer I	F		Functioning/ retained* <sup>7</sup>	Functioning/ etained* <sup>7</sup>	/r Functioning/ retained* <sup>7</sup>	Retained
			TPU		_	Retained	Retained	Retained	Retained
			WDT			Functioning*8/ retained	Functioning* retained	Functioning*8/ retained	/ Functioning*8/ retained
			SCI3/II	rDA		Reset	Functioning/ retained*2	/ Functioning/ retained* <sup>2</sup>	Reset
		Notes:							
		-				g of the e operate.	xternal	event time	er by ECL
		7. Fund retained				'4 is seled	cted as a	an interna	al clock. H
		8. Func	ctioni	ng if	the	on-chip	oscillato	r is select	ted.
		9. Func	ctioni	ng if	the	internal	time kee	ping time	e-base fun

Rev. 4.00 Aug 23, 2006 Page xvi of lxxii



selected and retained if the interval timer is selected.

	set to 1, the crecovery is no	device remains in sleep or watch mode, al ot possible.
6.3.1 Direct Transition 125 from Active (High- Speed) Mode to Active (Medium-Speed) Mode		mended then $\phi_{osc}/8$ is selected as the CPU operating clock follows the transition time = $(2+1) \times tosc + 14 \times 8tosc = 115to$
6.3.2 Direct Transition 126 from Active (High-Speed) Mode to		mended en $\phi_w/8$ is selected as the CPU operating clock following to ect transition time = $(2 + 1) \times 1 \cos + 14 \times 1 \sin \cos = 3 \cos \cos \theta$

watch mode.

Subactive Mode

Speed) Mode to Active

6.3.3 Direct Transition from Active (Medium-

(High-Speed) Mode

from Active (Medium-

6.3.5 Direct Transition

to Active (High-Speed)

6.3.6 Direct Transition 128

from Subactive Mode

from Subactive Mode

to Active (Medium-

Speed) Mode

Speed) Mode to

Subactive Mode

Mode

6.3.4 Direct Transition 127

Example:

Example:

Example:

Example:

Description amended

transition takes place and a transition is in

Note: If a direct transition is attempted while the I bit in

When  $\phi_{osc}/8$  is selected as the CPU operating clock before

Direct transition time =  $(2 + 1) \times 8 tosc + 14 \times tosc = 38$ 

Description amended When  $\phi$ osc/8 is selected as the CPU operating clock before tran Direct transition time =  $(2 + 1) \times 8 tosc + 14 \times 1 tsubcyc = 24 tos$ 

When  $\phi w/8$  is selected as the CPU operating clock before transiti

Description amended When  $\phi w/8$  is selected as the CPU operating clock before transiti

time = 8192 states

Direct transition time =  $(2 + 1) \times 8tw + (8192 + 14) \times tosc = 24tw$ 

selected as the CPU operating clock following transition, and the 8,192 states Direct transition time =  $(2 + 1) \times 8tw + (8192 + 14) \times 8tosc$ = 24tw + 65648tosc

RENESAS

Description amended





Rev. 4.00 Aug 23, 2006 Pag

3.1.5 FILL Full clions 101 Description amended

## • P15/TIOCB2 pin

TPU Channel 2 Setting	Next table (1)	Next table (2)		Next table (3)			
PCR15	_	0	1	0			
Pin Function	_	— P15 input pin		P15 input pin			
	MD4 IMD0			TIOCB2	•		

Note: \* When the MD1 and MD0 bits are set to B'00 and the IOB3 bit to 1, the pin for becomes the TIOCB2 input pin.

Clear PCR15 to 0 when using TIOCB2 as an input pin.

TPU Channel 2 Setting	(2)	(3)	(1)		
MD1, MD0		B'	00	B'10, B'01, E	
IOB3 to IOB0	B'0000	B'1xxx	B'0001 to B'0111	B'xxxx	
CCLR1, CCLR0	B'xx				
Output Function	_	_	ting prohibited		
[legend] x: Don't care					

Rev. 4.00 Aug 23, 2006 Page xviii of Ixxii



	B'1xxx	B'0101 to B'0111			
CCLR1, CCLR0					Other th B'01
Output Function	_	Output compare output	_	PWM mode 1* output	PWM mode 2 output

[Legend] x: Don't care.

Note: \* The output of the TIOCB2 pin is disabled.

#### 163 • P13/TIOCB1/TCLKB pin

TPU Channel 1 Setting	Next table (1)	Next ta	able (2)	Next ta	1
PCR13	_	0	1	0	
Pin Function	_	P13 input pin	P13 output pin	P13 input pin	
				TIOCB1 ii	1
			TCLKB ir	nput pin*	

Note: 
When the TPSC2 to TPSC0 bits in TCR\_1 or TCR\_2 are set to B'101, the becomes the TCLKB input pin.
Clear PCR13 to 0 when using TCLKB as an input pin.

TPU Channel 1 Setting	(2)	(3)	(1)			
MD1, MD0		B'	00	B'10, B'01,		
IOB3 to IOB0	B'0000	B'1xxx	x B'0001 to B'0111			
CCLR1, CCLR0		B'xx				
Output Function			Se	ting prohibited		

[Legend] x: Don't care.

#### 164 • P12/TIOCA1/TCLKA pin

Notes: 1. When the MD1 and MD0 bits are set to B'00 and the IOA3 bit to 1, the pin becomes the TIOCA1 input pin.

Clear PCR12 to 0 when using TIOCA1 as an input pin.

 When the TPSC2 to TPSC0 bits in TCR\_1 or TCR\_2 are set to B'100, the becomes the TCLKA input pin.
 Clear PCR12 to 0 when using TCLKA as an input pin.



Rev. 4.00 Aug 23, 2006 Pag

#### • P31/RXD32/SDA pin

The pin function is switched as shown below according to the combination of the FPCR3, ICE bit in ICCR1, and RE bit in SCR32.

ICE		0					
RE		1					
PCR31	0	0 1					
Pin Function	P31 input pin	P31 output pin	RXD32 output pin	SE			
[Legend] x: Don't	care.						

### 170 • P30/SCK32/TMOW pin

The pin function is switched as shown below according to the combination of the TM in PMR3, PCR30 bit in PCR3, CKE 1 and CKE 0 bits in SCR32, and COM b

TMOW	0					
CKE 1		0			1	
CKE 0		0	х			
COM	(	)	1	х	x	
PCR30	0	1	х		х	
Pin Function	P30 input pin	P30 output pin	SCK32 output pin		SCK32 input pin	TMO

[Legend] x: Don't care.

Rev. 4.00 Aug 23, 2006 Page xx of Ixxii



		TMIF	0								
		CKE1	1 0				1				
		CKE0	0		0 1		1 0		0	1	
		СОМ		0	1	х	х	х			
		PCR40	0	1		K	х	х			
		Pin Function	P40 input P40 output pin pin			K31 ut pin	SCK31 input pin	Setting prohibited	TMI		
		[Legend] x: [	Don't care.								
9.8.4 Pin Functions	190	Description	on amen	ded							
		• P92/IRC	Q4 pin								
		IRQ4			0				1		
		PCR92		0		1		0			
		Pin Function	P9	2 input pin	P92	output	pin IRC	Q4 input pin			
00000				,			•				

• P40/SCK31/TMIF pin

9.9.3 Pin Functions	192, 193 Replaced
---------------------	-------------------

#### 9.10.3 Pin Functions 197 Description amended

175

IRQ3

PB2/AN2/IRQ3 pin	
------------------	--

CH3 to CH0	Other than B'0110	B'0110
Pin Function	PB2 input pin	AN2 input pin
[]   D		

#### • PB1/AN1/IRQ1 pin

	F		
IRQ1	(		
CH3 to CH0	Other than B'0101	B'0101	
Din Eupotion	DP1 input pip	ANI1 input pip	IDO1

0

[Legend] x: Don't care.



Rev. 4.00 Aug 23, 2006 Pag

IRQ3 input p

9.12.1 How to Handle	200	Description amended				
Unused Pin			n unused e of the	•		utput pin, it is recommended to sys:
						nused pin to high and pull it up of approximately 100 k $\Omega$ .
						nused pin to low and pull it dovistor of approximately 100 $k\Omega$ .
10.3.5 RTC Control	206	Table	e amend	led		
Register 1 (RTCCR1)		Bit	Bit Name	Initial Value	R/W	Description
		3	_	0	R/W*	Reserved
		2 to 0	_	All 0	-	Reserved
						These bits are always read as 0.
		Note:	* Only 0 ca	an be writt	en to this	s bit.
10.3.7 Clock Source	208	Desc	ription a	mende	ed	
Select Register		Λf	fraa runr	sina co	untar	controls start/stop of counter of
(RTCCSR)				•		
,		-		אונווו דג	ICCr	R1. When a clock other than $\phi$ w
		Selec	cted,			
		Bit	Bit Name	Initial Value	R/W	Description
		3	RCS3	1	R/W	Clock Source Selection
		2	RCS2	0	R/W	0000: φ/8····· Free running counter oper
		1	RCS1	0	R/W	0001: φ/32····· Free running counter oper
		0	RCS0	0	R/W	0010: φ/128····· Free running counter ope
						0011: φ/256····· Free running counter ope
						0100:

0101: 

\$\psi/2048\dots Free running counter open 0110: φ/4096······ Free running counter ope 0111: φ/8192······ Free running counter ope Settings other than the above are prohibited.



		simulta compa	neously, the match si	ne compare match significant may or may not like counter value match	nal is invalid. H			
	227	Descrip	otion amen	ded				
		(2) TC	FL, OCRF	L				
		If an OCRFL write and compare match signal generati simultaneously, the compare match signal is invalid. H compare match signal may or may not be generated w written data and the counter value match						
11.6.3 Flag Clearing	227	Description amended						
		For ST of (1) formula, please substitute the longes execution states in used instruction.						
Section 12 16-Bit	231	Description amended						
Timer Pulse Unit (TPU)		A maximum 2-phase PWM output is possible in combi synchronous operation						
12.1 Features		- ,						
Table 12.1 TPU	232	Table a	amended					
Functions		Item		Channel 1	Channel 2			
		I/O pin		TIOCA1	TIOCA2			
		Input pin		TIOCB1	TIOCB2			
		Counter cl	ear function	TGR compare match or input capture	TGR compare mate capture			
		Compare	0 output	0				
		match output	1 output	0				
		-	Togglo output	•				




Toggle output O

Pins		Channe	əl	Symbol	Symbol I/O		Function						
Table 12.2 Pin		1		TIOCA1	I/O	TGRA_1 input capture input/output of output/PWM output pin TGRB_1 input capture input							
Configuration				TIOCB1	Input								
		2		TIOCA2	I/O		RA_2 input capture input/output outPWM output pin						
				TIOCB2	Input	TGR	RB_2 input capture input						
12.3.3 Timer I/O	239	Table	Table amended										
Control Register							Description						
(TIOR)		Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_1 Function	TIOCB1 Pin Function						
Table 12.7 TIOR_1 (Channel 1)		0	0	0	0	Output	Output disabled						
					1	compare register	Setting prohibited						
				1	0	=							
					1	-							
			1	0	0	-							
					1	=							
				1	0	-							
					1								
Table 12.8 TIOR_2	240	Table	amen	ded									
(Channel 2)							Description						
		Bit 7 IOB3	Bit 6 IOB2	Bit 5 IOB1	Bit 4 IOB0	TGRB_2 Function	TIOCB2 Pin Function						
		0	0	0	0	Output	Output disabled						
					1	compare register	Setting prohibited						
				1	0	-							
					1	-							
			1	0	0	<del>-</del> -							
					1	_							
				1	0	_							

Rev. 4.00 Aug 23, 2006 Page xxiv of lxxii







Rev. 4.00 Aug 23, 2006 Pag

of the other TGR registers (TGRA\_1, TGRB\_1, and TGI outputting a 2-phase PWM waveform. In this case, the value set in TGRB 2 is used as the cyc Figure 12.19 262 Figure amended Example of PWM Synchronous clearing by TGRB 2 compare match Mode Operation (2) TCNT\_1 and TCNT\_2 TGRB 2 TGRA 2 TGRA 1 H'0000 TIOCA1 TIOCA2

... TGRB\_2 compare match is set as the TCNT clearing and 0 is set for the initial output value and 1 for the outp

13.3.1 Event 281 Description added

Counter PWM Always read or write to this register in word size.

Compare Register (ECPWCR)

13.3.2 Event 282 Description added

Counter PWM Data
Register (ECPWDR)

Always read or write to this register in word size.


Rev. 4.00 Aug 23, 2006 Page xxvi of lxxii



L (ECL)	Bit	Bit Name	Initial Value	R/W	Description
	7	ECL7	0	R	Either the external asynchronous event AE
	6	ECL6	0	R	\$\phi/4\$, or \$\phi/8\$ can be selected as the input clo ECL can be cleared to H'00 by clearing CF
	5	ECL5	0	R	to 0.
	4	ECL4	0	R	<u> </u>
	3	ECL3	0	R	_
	2	ECL2	0	R	<del></del>
	1	ECL1	0	R	<del></del>
	0	ECL0	0	R	
13.4.4 Event Counter 290 PWM Operation Figure 13.4 Event Counter Operation Waveform	toff =	(T × (Ndr +1	ton		ton: Clock input enable t toff: Clock input disable t tom: One conversion per T: ECPWM input clock Ndr: Value of ECPWDR Fixed low when Ndr: Ncm: Value of ECPWCR tcyc: System cock (6) cyc
Table 13.2 Examples 291 of Event Counter PWM	Tabl	le amend	led		FORWER 446

T Operation

#### Source Source **ECPWCR ECPWDR** toff = tcm = Selection Cycle (T)\* Value (Ncm) Value (Ndr) T x (Ndr + 1) $T \times (Ncm + 1) t$ φ/2 0.5 µs H'7A11 H'16E3 2.92975 ms 15.625 ms D'31249 D'5859 φ/4 1 µs 5.85975 ms 31.25 ms 11.71975 ms 62.5 ms φ/8 2 µs φ/16 4 µs 23.43975 ms 125.0 ms φ/32 46.87975 ms 250.0 ms 8 µs φ/64 16 µs 93.75975 ms 500.0 ms



Rev. 4.00 Aug 23, 2006 Page xxviii of lxxii



Timer Mode		The internal reset signal is output for a period of 256 cycles						
Figure 14.2 Example		Figure amended						
of Watchdog Timer Operation		(Before) 512 $\phi_{\rm osc}$ clock cycles $ ightarrow$ (After) 256 $\phi_{\rm osc}$ clock cy						
14.3.2 Interval Timer	303	Figure amended						
Mode		(Before) $WT/\overline{IT} = 0 \rightarrow (After) WT/\overline{IT} = 1$						
Figure 14.3 Interval Timer Mode Operation		TME = 1						
Section 15 Serial	305	Description amended						
Communication Interface 3 (SCI3, IrDA)		The serial communication interface 3 (SCI3) can han asynchronous and clocked synchronous serial comm or an Asynchronous Communication Interface Adapte						

Table amended

MP

Bit Name

Bit

2

Description amended

312

302

14.3.1 Watchdog

15.3.5 Serial Mode

Register (SMR)



The SCI3\_1 can transmit and receive IrDA ...

R/W

R/W

Description

5-Bit Communication

When this bit is set to 1, the 5-bit commun format is enabled. When writing 1 to this b write 1 to bit 5 (RE) at the same time. In a must be written to bit 3 (MPIE) in the seria register (SCR) before writing 1 to this bit.

Rev. 4.00 Aug 23, 2006 Pag

Initial

Value

0

enabled only, when \( \psi w/2 \) is selected for the operating clock.

For the relationship between the bit rate reg and the baud rate, see section 15.3.8, Bit Ra Register (BRR). n is the decimal represental value of n in BRR (see section 15.3.8, Bit Ra

						Register (BRR)).					
15.3.6 Serial Control Register (SCR)	315	Tabl	Table amended								
		Bit	Bit Name	Initial Value	R/W	Description					
		3	MPIE	0	R/W	Reserved					
15 2.7 Carial Status	240	Tobl									
15.3.7 Serial Status	318	rapi	le amende								
Register (SSR)		Bit	Bit Name	Initial Value	R/W	Description					
		1	MPBR	0	R	Reserved					
						This bit is read-only and reserved. It cannot to.					
		0	MPBT	0	R/W	Reserved					
						The write value should always be 0.					

Rev. 4.00 Aug 23, 2006 Page xxx of lxxii



v. BKK setting for band rate generator (0 ± 1v ± 255)

OSC:  $\phi_{OSC}$  value (Hz)

n: Baud rate generator input clock number (n = 0, 2, or 3)

(The relation between n and the clock is shown in table 15.3)

Table 15.3	320	Table amended											
Examples of BRR			32.8kHz				38.4kHz			2MHz			2.09
Settings for Various Bit Rates		Bit Rate (bit/s)	e n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
(Asynchronous		110	_	_	_				2	35	-1.36	2	30
` ,		150				0	3	0.00	2	25	0.16	2	2
Mode) (1)		200				0	2	0.00	2	19	-2.34	3	4
		250		1	2.50	_	_	_	0	249	0.00	3	3
		300	_	_	_	0	1	0.00	0	207	0.16	0	2
		600	_	_	_	0	0	0.00	0	103	0.16	0	10
		1200	_	_	_				0	51	0.16	0	5-
		2400	_			_			0	25	0.16	0	2
Table 15.3	321	Table	Table amended										
	JZ 1	Iabic	; ai					_					
Examples of BRR				2.457	6MHz		ЗМІ			3.6864			
Settings for Various Bit Rates		Bit Rate (bit/s)	e n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N
(Asynchronous		110	3	10	-0.83	2	52	0.50	2	64	0.70	2	7
` •		150	3	7	0.00	2	38	0.16	3	11	0.00	2	5
Mode) (2)		200	3	5	0.00	2	28	1.02	3	8	0.00	2	3
		250	2	18	1.05	2	22	1.90	2	28	-0.69	2	3
		300	3	3	0.00	3	4	-2.34	3	5	0.00	2	2
		600	3	1	0.00	0	155	0.16	3	2	0.00	0	2



Maximum Bit Rate	·	1 410.10 41.11	0	<u>.                                      </u>						Settir	na
for Each Frequency		OSC (MHz)		Max	cimum Bit Ra	te (bit	/s)	n		N	_
(Asynchronous		0.0328		512				0		C	
Mode)		0.0384		600				0		C	)
		2		625	00			0		C	)
Table 15.6 BRR	325	Table am	ende								
Settings for Various		ф		32.	.8 kHz		38	8.4 kHz	2 1		2 MI
Bit Rates (Clocked		Bit Rate (bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Е
Synchronous Mode)		200	0	20	-2.38	0	23	0.00	2	155	
(1)		250	0	15	2.50	0	18	1.05	2	124	0
		300	0	13	-2.38	0	15	0.00	2	103	0
		500	0	7	2.50				2	62	_
		1k	0	3	2.50			_	2	30	0
Table 15.6 BRR Settings for Various Bit Rates (Clocked	326	Table and	l note	e amended 4 MHz			8	3 MHz		10 N	
Synchronous Mode)		(bit/s)	n	N	Error (%)	n	N	Error (%)	n	N	Е
(2)		10k	0	99	0.00	0	199	0.00	2	15	-
		The va Act Sut B:	lue set ive (me N = pactive of N = Bit rate BRR se	on BRR dium-s $OS = \frac{OS}{4 \times 2^2}$ or subs $OS = \frac{OS}{8 \times 2^2}$ (bit/s)	GC n×B -1 sleep GC n×B -1	ne follo eed) or	wing for sleep	ormula: (medium-spec	ed/high	-speed)	

Baud rate generator input clock number (n = 0, 2, or 3)

(The relation between n and the clock is shown in table 15.7.)

RENESAS

		0	SCIN	1V0	0	R/W		ut Data Inversior		
							Selects whether	er the polarity of i or not.	nput data of t	he R
								RXD31 pin is no	ot inverted.	I
							1: Input data of	RXD31 pin is in	verted.	I
15.4.1 Clock	332	Tabl	le am	ende	ed	_	_	_	_	
Table 15.8 Data			SN	/IR			Serial Data Tra	Insfer Format and F	rame Length	
Transfer Formats		CHR	PE	MP	STOP	1 1 2	3 4 5	-+-6-+-7-+-8	9   10	11
(Asynchronous Mode)		0	0	1	0			Setting prohibited		
· -			+				1 1 1	1 1 1	1 1	
		0	0	1	1			Setting prohibited	, ,	
		;		[ ] [		_				
		1	0	1	0		1 1 1	Setting prohibited		
		1	0	1	1	-		Setting prohibited		
		L	اــــــا	L]	الللا			- i		
Table 15.9 SMR	333	Tabl	le am	nende	ed					
Settings and				SMR	,			Data 1	ransfer Fori	mat
•		Bit 7	Bit 6	Bit 2			=		Tansier i o	Sto
Corresponding Data					Rit 5	Bit 3				
Corresponding Data		COM	CHR	MP	Bit 5 PE	Bit 3 STOP	Mode	Data Length	Parity Bit	Ler
Transfer Formats						STOP 0	Asynchronous	Setting	Parity Bit	Ler
		СОМ	CHR	MP	<b>PE</b> 0	0 1		Setting prohibited		
		СОМ	CHR	MP	PE	0 1 0	Asynchronous	Setting	Parity Bit	1 b
		СОМ	CHR 0	MP	0 1	0 1 0 1	Asynchronous	Setting prohibited 5-bit data		1 b
		СОМ	CHR	MP	<b>PE</b> 0	0 1 0 1 0	Asynchronous	Setting prohibited  5-bit data  Setting		1 b
		СОМ	CHR 0	MP	0 1 0	0 1 0 1 0 1	Asynchronous	Setting prohibited  5-bit data  Setting prohibited	No	1 b
		СОМ	CHR 0	MP	0 1	0 1 0 1 0 1 0 1	Asynchronous	Setting prohibited  5-bit data  Setting		1 b
		СОМ	CHR 0	MP	0 1 0	0 1 0 1 0 1	Asynchronous	Setting prohibited  5-bit data  Setting prohibited	No	1 b
Transfer Formats  15.4.2 SCI3	335	O 0	CHR 0	<b>MP</b> 1	PE 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 1 0 1 0 1	Asynchronous	Setting prohibited  5-bit data  Setting prohibited	No	1 b
Transfer Formats	335	com 0	1 1 Ire ar	menc	0 1 0 1	0 1 0 1 0 1 0 1 0 1	Asynchronous mode	Setting prohibited 5-bit data Setting prohibited 5-bit data	No Yes	1 b 2 b
Transfer Formats  15.4.2 SCI3 Initialization	335	Figu	1  Ire ar	meno	PE 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	STOP	Asynchronous mode	Setting prohibited 5-bit data  Setting prohibited 5-bit data  5-bit data  6-bit data	Yes TE bit (	1 tb 2 tb
Transfer Formats  15.4.2 SCI3 Initialization Figure 15.4 Sample	335	Figu [4] V SCR	o  1  Ire ar  Vait at to 1	meno	PE 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 1 0 1 0 1 0 1	Asynchronous mode	Setting prohibited  5-bit data  Setting prohibited  5-bit data  5-bit data  en set the enables the	Yes TE bit (	1t 2t
Transfer Formats  15.4.2 SCI3 Initialization	335	Figu [4] V SCR	o lire ar Vait at to 1 RXD	meno at lea	PE 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 1 0 1 0 1 0 1	Asynchronous mode	Setting prohibited  5-bit data  Setting prohibited  5-bit data  5-bit data  en set the enables the	Yes TE bit (	1 t 2 t 2 t 2 t 2 t 2 t 2 t 2 t 2 t 2 t



Rev. 4.00 Aug 23, 2006 Page

Selects whether the polarity of output data of the TXD31 pin is inverted or not.

0: Output data of TXD31 pin is not inverted.

1: Output data of TXD31 pin is inverted.

15.6.1 Transmission	348	Description amended					
		a high-level pulse width of at least 1.41 $\mu s$ to 1.6 $\mu s$ c specified.					
Figure 15.16 IrDA	349	Figure amended					
Transmission and Reception		(Before) 3/16 bit cycle $\rightarrow$ (After) 3/16 bit rate					
15.6.2 Reception	349	Description amended					
		If a pulse has a high-level width of less than 1.41 $\mu s,$					
15.8.2 Mark State and 354	354	Description amended					
Break Sending		Regardless of the value of TE, when the SPCR31 (SPC in SPCR is cleared to 0, the TXD31 (TXD32) pin is used I/O port whose direction (input or output) and level are determined by PCR and PDR. This can be used to set tf TXD31 (TXD32) pin to mark state (high level) or send a during serial data transmission. To maintain the commuline at mark state (1) until SPCR31 (SPCR32) in SPCR 1, set both PCR and PDR to 1. As SPCR31 (SPCR32) i is cleared to 0 at this point, the TXD31 (TXD32) pin becel/O port, and 1 is output from the TXD31 (TXD32) pin. To break during serial transmission, first set PCR to 1 and I and then clear SPCR31 (SPCR32) and TE to 0. If TE is					

is output from it.

15.6 Mulliprocessor Communication **Function** 

RENESAS

to 0 immediately after SPCR31 (SPCR32) is cleared to transmitter is initialized regardless of the current transm state after TE is cleared, and when SPCR31 (SPCR32) cleared to 0 the TXD31 (TXD32) pin becomes an I/O po

Rev. 4.00 Aug 23, 2006 Page xxxiv of lxxii

		cour inter	nterm nal ir	easu put r	re, the	input load es ice of 10 kΩ,	externally as a sentially comprises and the signal source
18.7.3 Additional Usage Notes	397	Title	ame	nded			
19.3.1 LCD Port	402	Tabl	e am	ende	d		
Control Register (LPCR)		Bit 7: DTS1	Bit 6: DTS0	Bit 5: CMX	Duty Cycle	Common Drivers	Notes*
Table 19.2 Duty Cycle		0	0	0	Static	COM1	Leave COM4, COM3, and COM2 state
and Common Function				1	=	COM4 to COM1	COM4, COM3, and COM2 output waveform as COM1
Selection			1	0	1/2 duty	COM2 to COM1	Leave COM4 and COM3 in open of
				1	=	COM4 to COM1	COM4 outputs the same waveform COM2 outputs the same waveform
		1	0	0	1/3 duty	COM3 to COM1	Leave COM4 in open drain state

Note 3 amended

mode when  $\phi_{OSC} = 2 \text{ MHz}$ .

Description amended

Always read this register in word size.

Register (ADRR)

18.7 Usage Notes

19.3.2 LCD Control

Table 19.4 Frame

Frequency Selection

Register (LCR)

396

403

COM4 to COM1

COM4 to COM1 Note: \* If SGS3 to SGS0 are set to B'0000, the power supply voltage level of PA0 to PA3 and COM4 is Vcc. If the setting of SGS3 to SGS0 is other than B'0000, the power supply v PA0 to PA3 and COM1 to COM4 is the LCD drive power supply voltage level.

3. This is the frame frequency in active (medium-speed

1/4 duty

Leave COM4 in open drain state

Rev. 4.00 Aug 23, 2006 Page

				monito	_	voltage A, set B and C so the
19.3.5 BGR Control	409	Descr	iption an		d	
Register (BGRMR)		Bit	Bit Name	Initial Value	R/W	Description
		2 to 0		All 0	R/W	Reserved
						This bit is always read as 0, and only 0 can it.
19.4.3 3-V Constant-	417	Note 4	4 added			
Voltage Power Supply Circuit		individ	dual devi	ces du the se	ie to p ttings	cuit output voltage differs amo production variation. Therefor of the LCD trimming register e.
19.5 Usage Notes	420	Added	t			
19.5.1 Pin Processing when No LCD Controller/Driver Is Used	_					
19.5.2 Pin Processing	_					

V2 voltage =  $(A + B + C) \times 2/3$ V3 voltage = (A + B + C) / 3

Rev. 4.00 Aug 23, 2006 Page xxxvi of lxxii

when No 3 V Constant Voltage Circuit Is Used



Desert Circuit	400	Description	arricha	Ju					
Reset Circuit		If the RES p to the RES information Electrical C not exceed should also	pin can about th naracter half the	be corne on-cristics. RES r	npute chip re The p ising	ed us esis oow time	sing the tor (Rp) er supp e (t). Th	formul , see so ly rising e RES	a bellection times
23.1 Register	472	Table amen	ded						
Addresses (Address Order)		Register Name			bre-	Bit No.	Address	Module Name	D B W
		Event counter H		EC	:H	8	H'FF96	AEC*1	8/
		Event counter L		EC	L	8	H'FF97	AEC*1	8/
	473	Register Name		Abl viat		Bit N	o. Address	Module Name	D B W
		8-bit timer counter	FH	TCF	Н	8	H'FFB8	Timer F	8/
		8-bit timer counter	FL	TCF	FL .	8	H'FFB9	Timer F	8/
		Output compare re	egister FH	OC	RFH	8	H'FFBA	Timer F	8/
		Output compare re	egister FL	OC	RFL	8	H'FFBB	Timer F	8/
23.2 Register Bits	477	Table amen	ded						
		Register Abbreviation Bit 7	Bit 6	Bit 5	Bit 4	Bit	t3 Bit 2	Bit 1	Bit 0
		IPRA IPRA	7 IPRA6	IPRA5	IPRA4	IPI	RA3 IPRA	2 IPRA1	IPRA
	479	Register Abbreviation Bit 7	Bit 6	Bit 5	Bit 4	Bit	t 3 Bit 2	Bit 1	Bit 0
		SMR3_2 COM	CHR	PE	PM	ST	ОР МР	CKS1	CKS

Description amended

21.2.1 Power-On



BRR3\_2

SCR3\_2

TDR3\_2

SSR3\_2

RDR3\_2

BRR7

TDR7

TDRE

RDR7

TIE

BRR6

TDR6

RDRF

RDR6

RIE

BRR5

TDR5

OER

RDR5

ΤE

BRR4

TDR4

FER

RDR4

RE

BRR3

MPIE

TDR3

PER

RDR3

BRR2

TEIE

TDR2

TEND

RDR2

BRR1

CKE1

TDR1

MPBR

RDR1

BRR

CKE

TDR

MPB

RDR

	TSR_1_	Initialized	_	_	_	_	_		_
	TCNT_1	Initialized	_	_	_	_	_		_
	TGRA_1	Initialized	_	_	_	_	_		_
	TGRB_1	Initialized	_	_	_	_	_		
	TCR_2	Initialized		_	_				Т
	TMDR_2	Initialized	_	_	_				
	TIOR_2	Initialized	_	_	_	_	_		_
	TIER_2	Initialized	_	_	_				
	TSR_2	Initialized	_	_	_				
	TCNT_2	Initialized	_	_	_	_	_		_
	TGRA_2	Initialized	_	_	_				
	TGRB_2	Initialized	=		=		=		
483	Register								
	Abbreviation	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	N
	Abbreviation RTCFLG	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby	
		Reset	Active	Sleep —	Watch	Subactive —	Subsleep —	Standby	
	RTCFLG	Reset	Active	Sleep	Watch	Subactive —	Subsleep	Standby	
	RTCFLG RSECDR	Reset	Active	Sleep	Watch	Subactive	Subsleep	Standby — — — —	
	RTCFLG RSECDR RMINDR	Reset		Sleep	Watch	Subactive	Subsleep	Standby	
	RTCFLG RSECDR RMINDR RHRDR	Reset		Sleep	Watch	Subactive	Subsleep	Standby	R

Rev. 4.00 Aug 23, 2006 Page xxxviii of lxxii



Characteristics					_		Values		
Table 24.2 DC		Item Sym	nbol Appl	icable Pins	Test Condition	Min.	Тур.	Max.	Ur
Characteristics		Input high V <sub>st</sub> voltage	to Wi AEVI TMIF SCK: SCK	NMI*3, WKP0 KP7, IRQ4,, AEVH,, ADTRG, 32, SCK31, 4		0.9V <sub>cc</sub>		$V_{cc} + 0.3$ $AV_{cc} + 0.3$	V
24.2.3 AC Characteristics	497	Table am	ended	Applicable			Value	es	
Table 24.3 Control		Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Uı
Signal Timing		Oscillation stabilizatime	ation t <sub>sc</sub>	OSC1, OSC	Crystal resonator (V <sub>cc</sub> = 2.7 to 3.6		0.8	2.0	ms
					Crystal resonator		1.2	3	_
					Ceramic resonate (V <sub>cc</sub> = 2.2 to 3.6		20	45	μs
					Ceramic resonate (other than above		80	-	_
					Other than above	e —	_	50	m
				×1, ×2	V <sub>cc</sub> = 2.2 to 3.6 V	/ –	_	2.0	s
					Other than above	e –	4	_	
Table 24.5 I <sup>2</sup> C Bus	500	Condition	amend	led					

Table amended

24.2.2 DC

Interface Timing

491

251554

RENESAS

Rev. 4.00 Aug 23, 2006 Page

 $\rm V_{cc}$  = 1.8 V to 3.6 V,  $\rm AV_{cc}$  = 1.8 V to 3.6 V,  $\rm V_{ss}$  = 0.0 V, to +75°C, unless otherwise specified.

Ola a na atamiatica			·	·			value	es	
Characteristics		Item	Symbol	Test Cor	ndition	Min.	Тур.	Max.	Unit
Table 24.8 Power-		Reset voltage	V_rst			0.7Vcc	0.8Vcc	0.9Vcc	V
On Reset Circuit		Power supply rise	time t_vtr			The Vcc ri		uld be shorter th	an half ti
Characteristics		Reset count time	t_out			0.8	_	8.0	μs
		Count start time	t_cr			Adjustable of the RES		e of the external	capacito
		On-chip pull-up resistance	Rp	Vcc = 3.0	V	60	100	_	kΩ
24.2.8 Flash Memory	504	Condition	A ame	nded					
Characteristics —Preliminary—		AV <sub>cc</sub> = 2.7	7 V to 3	.6 V, <b>C</b>	$V_{cc} = 2.$	7 V to	3.6 V	$V_{SS} = A$	V <sub>SS</sub> :
Table 24.10 Flash Memory		Condition	B ame	nded					
Characteristics		AV <sub>cc</sub> = 1.8 0.0 V,	8 V to 3	.6 V, <b>C</b>	$V_{CC} = 2.$	2 V to	3.6 V	$V_{SS} = A$	V <sub>SS</sub> :
24.4.1 Power Supply	508	Note 1 ar	nended						
Voltage and Operating Range		the mir	nimum c	perati	ng frequ	ency (	(φ) is 2	MHz	
(2) Power Supply Voltage and Operating Frequency Range									
24.4.2 DC	510	Table am	ended						
Characteristics							Val	lues	_
Table 24.12 DC		Item Sy	mbol Applic	able Pins	Test Conditio	n Min.	Тур.	Max.	Unit
Characteristics		Input high V <sub>⊪</sub> voltage	WKP7 AEVL,	NMI, WKP0 to , IRQ4, AEVH, ADTRG,		0.9V <sub>c</sub>		V <sub>cc</sub> + 0.3	V

Rev. 4.00 Aug 23, 2006 Page xl of lxxii



SCK32, SCK31 IRQ0, IRQ1, IRQ3

AV<sub>cc</sub> + 0.3

0.9V<sub>cc</sub>

Characteristics				Applicable			Value	s	
Table 24.13 Control		Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit
Signal Timing		System clock oscillation frequency	f <sub>osc</sub>	OSC1, OSC2	$V_{cc}$ = 2.7 to 3.6 V	2.0	_	10.0	MHz
					V <sub>cc</sub> = 1.8 to 3.6 V	2.0	_	4.2	
		On-chip oscillator oscillation frequency	R <sub>osc</sub>		When on-chip oscillator is selected V <sub>cc</sub> = 2.7 to 3.6 V	1.0	_	10.0	=
					When on-chip oscillator is selected V <sub>cc</sub> = 1.8 to 2.7 V	0.5	_	4.2	_
		OSC clock $(\phi_{osc})$ cycle time	t <sub>osc</sub>	OSC1, OSC2	$V_{cc}$ = 2.7 to 3.6 V	100	_	500 (1000)	ns
					V <sub>cc</sub> = 1.8 to 3.6 V	238	_	500 (1000)	_
		On-chip oscillator clock ( $\phi_{osc}$ ) cycle time	t <sub>ROSC</sub>		When on-chip oscillator is selected V <sub>cc</sub> = 2.7 to 3.6 V	100	_	1000	=
				••	When on-chip oscillator is selected $V_{cc} = 1.8$ to $2.7$ V	238	_	2000	_
	517			Applicable			Values	3	
	=	Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Unit
		Oscillation stabilization	ı t <sub>re</sub>	OSC1, OSC2	Crystal resonator	_	0.8	2.0	ms

Conditions and table amended

24.4.3 AC

			V <sub>cc</sub> = 1.8 to 2.7 V				
		Applicable			Value	s	
Item	Symbol	Pins	Test Condition	Min.	Тур.	Max.	Un
Oscillation stabilization time	t <sub>re</sub>	OSC1, OSC2	Crystal resonator V <sub>cc</sub> = 2.7 to 3.6 V	_	0.8	2.0	ms
			Crystal resonator V <sub>cc</sub> = 2.2 to 3.6 V	-	1.2	3.0	
			Ceramic resonator V <sub>cc</sub> = 2.2 to 3.6 V	-	20	45	μs
			Ceramic resonator Other than above	_	80	_	
			Other than above	_	_	50	ms
			When on-chip oscillator is selected	i	_	100	μs
		X1, X2	V <sub>cc</sub> = 2.2 to 3.6 V	_	_	2.0	s
			Other than above	_	4	_	



Rev. 4.00 Aug 23, 2006 Pa

Converter Characteristics		V <sub>cc</sub> = 1.8 V otherwise s			AV <sub>co</sub>	= 1.8	V to 3	3.6 V	, V <sub>ss</sub>	= 0.0	V,
Table 24.16 A/D	522			Applic	able			Values			
Converter	OLL	Item	Symbo			Test Cond	lition	Min.	Тур.	Max.	Unit
Characteristics		Conversion time				AV <sub>cc</sub> = 2.7 V <sub>cc</sub> = 2.7 V		6.2	-	124	μs
						$AV_{cc} = 2.0$ $V_{cc} = 2.0$ V		14.7	-	124	
						Other than	above	31	_	124	
24.4.6 Power-On Reset Circuit	524	Table amen	ided					Values			
Characteristics		Item		Symbol	Tes	t Condition	Min.	Тур.	Max.	Unit	
Table 24.18 Power-		Reset voltage		V_rst			0.7Vcc	0.8Vcc	0.9Vcc	٧	
On Reset Circuit		Power supply rise time		t_vtr			The Vcc		should be s	shorter tha	an half
Characteristics		Reset count time		t_out			0.8	-	4.0	μs	
		Count start time		t_cr				le by the v	alue of the	e external	
		On-chip pull-up resista	nce	Rp	Vcc	= 3.0 V	60	100	_	kΩ	
24.4.7 Watchdog Timer Characteristics	525	Table amen		osci	llato	or over	flow t	ime			
Table 24.19 Watchdoo Timer Characteristics	g	(After) WDT	on-	chip c	sci	llator c	verflo	w tin	ne		
24.7 Recommended	529	Table amen	ided								
Resonators		Frequency (MHz	) Ma	nufactu	rer			Pro	duct Ty	ре	
Table 24.20		4.194	Ky	ocera Kir	nseki	Corporation	on	HC-	-491U-S		
Recommended Crysta	ı	10	Ky	ocera Kir	nseki	Corporation	on	HC-	-491U-S		
nccommended orysta	•										

Rev. 4.00 Aug 23, 2006 Page xlii of Ixxii

Resonators





C. Product Code	581	Table	amend	led				
Lineup								Paci
•		Product Clas	sification			Product Code	Model Marking	(Pac
		H8/38076R	H8/38076R	Flash memory	Wide-ræng			
		Group		version	specifications	HD64F38076RH10W	F38076H10	80 p
						HD64F38076RW10W	F38076W10	80 p
						HD64F38076RLP10WV	F38076RLP10WV	80 p
								(TLF

RENESAS

Rev. 4.00 Aug 23, 2006 Pag

Rev. 4.00 Aug 23, 2006 Page xliv of lxxii



	2.2.1	General Registers
	2.2.2	Program Counter (PC)
	2.2.3	Condition-Code Register (CCR)
2.3	Data Fo	ormats
	2.3.1	General Register Data Formats
	2.3.2	Memory Data Formats
2.4	Instruc	tion Set
	2.4.1	Table of Instructions Classified by Function
	2.4.2	Basic Instruction Formats
2.5	Addres	sing Modes and Effective Address Calculation
	2.5.1	Addressing Modes
	2.5.2	Effective Address Calculation
2.6	Basic F	Bus Cycle
	2.6.1	Access to On-Chip Memory (RAM, ROM)
	2.6.2	On-Chip Peripheral Modules
2.7	CPU S	tates
2.8		Notes
	2.8.1	Notes on Data Access to Empty Areas
	2.8.2	EEPMOV Instruction
	2.8.3	Bit-Manipulation Instruction
		1
Sect	ion 3	Exception Handling
3.1		ion Sources and Vector Address
3.2	-	
	3.2.1	Reset Exception Handling.
	3.2.2	Interrupt Immediately after Reset
3.3		pts
0.0	11100110	
		Rev. 4.00 Aug 23, 2006 Pag
		RENESAS

Register Configuration.....

2.1

2.2

	4.3.6 4.3.7	Interrupt Request Register 2 (IRR2)
	4.3.7	
		Wakeup Interrupt Request Register (IWPR)
	4.3.8	Interrupt Priority Registers A to E (IPRA to IPRE)
	4.3.9	Interrupt Mask Register (INTM)
4.4	Interru	pt Sources
	4.4.1	External Interrupts
	4.4.2	Internal Interrupts
4.5	Interru	pt Exception Handling Vector Table
4.6	Operat	ion
	4.6.1	Interrupt Exception Handling Sequence
	4.6.2	Interrupt Response Times
4.7	Usage	Notes
	4.7.1	Contention between Interrupt Generation and Disabling
	4.7.2	Instructions that Disable Interrupts
	4.7.3	Interrupts during Execution of EEPMOV Instruction
	4.7.4	IENR Clearing
	_	
Secti	on 5	Clock Pulse Generators
5.1	Registe	er Description
	5.1.1	SUB32k Control Register (SUB32CR)
	5.1.2	Oscillator Control Register (OSCCR)
5.2	System	Clock Generator
	5.2.1	Connecting Crystal Resonator
	5.2.2	Connecting Ceramic Resonator

Interrupt Edge Select Register (IEGR)

Wakeup Edge Select Register (WEGR).....

Interrupt Enable Register 1 (IENR1).....

Interrupt Enable Register 2 (IENR2)

4.3.1

4.3.2

4.3.3

4.3.4

6.1	Regist	er Descriptions
	6.1.1	System Control Register 1 (SYSCR1)
	6.1.2	System Control Register 2 (SYSCR2)
	6.1.3	Clock Halt Registers 1 and 2 (CKSTPR1 and CKSTPR2)
6.2	Mode	Transitions and States of LSI
	6.2.1	Sleep Mode
	6.2.2	Standby Mode
	6.2.3	Watch Mode
	6.2.4	Subsleep Mode
	6.2.5	Subactive Mode
	6.2.6	Active (Medium-Speed) Mode
6.3	Direct	Transition
	6.3.1	Direct Transition from Active (High-Speed) Mode to Active (Medium-S
		Mode
	6.3.2	Direct Transition from Active (High-Speed) Mode to Subactive Mode
	6.3.3	Direct Transition from Active (Medium-Speed) Mode to Active (High-S
		Mode
	6.3.4	Direct Transition from Active (Medium-Speed) Mode to Subactive Mode
	6.3.5	Direct Transition from Subactive Mode to Active (High-Speed) Mode
	6.3.6	Direct Transition from Subactive Mode to Active (Medium-Speed) Mode
	6.3.7	Notes on External Input Signal Changes before/after Direct Transition

5.5.2

5.5.3

5.5.4

5.5.5

5.5.6

6.4



Rev. 4.00 Aug 23, 2006 Pag

Notes on Board Design.....

Definition of Oscillation Stabilization Wait Time.....

Note on Subclock Stop State....

Note on Using Resonator.....

Note on Using Power-On Reset Circuit.....

Section 6 Power-Down Modes

Module Standby Function

	OII-DO	ard Programming Modes
	7.3.1	Boot Mode
	7.3.2	Programming/Erasing in User Program Mode
7.4	Flash I	Memory Programming/Erasing
	7.4.1	Program/Program-Verify
	7.4.2	Erase/Erase-Verify
	7.4.3	Interrupt Handling when Programming/Erasing Flash Memory
7.5	Progra	m/Erase Protection
	7.5.1	Hardware Protection
	7.5.2	Software Protection
	7.5.3	Error Protection
7.6	Progra	mmer Mode
,.0		inner wode
7.7		
7.7 7.8	Power- Notes	-Down States for Flash Memoryon Setting Module Standby Mode
7.7 7.8 Sect	Power- Notes of tion 8	-Down States for Flash Memory
7.7 7.8 Sect	Power- Notes of tion 8	-Down States for Flash Memory
7.7 7.8 Sect	Power- Notes of tion 8	Pown States for Flash Memory
7.7 7.8 Sect	Power- Notes of tion 8 tion 9 Port 1.	-Down States for Flash Memory
7.7 7.8 Sect	Power- Notes of tion 8 tion 9 Port 1. 9.1.1	Port Data Register 1 (PDR1)
7.7 7.8 Sect	Power- Notes of tion 8 tion 9 Port 1. 9.1.1 9.1.2	Port Data Register 1 (PDR1) Port Pull-Up Control Register 1 (PUCR1)
7.7 7.8 Sect	Power- Notes of tion 8 tion 9 Port 1. 9.1.1 9.1.2 9.1.3	Pown States for Flash Memory
7.7 7.8 Sect	Power-Notes of tion 8 tion 9 Port 1. 9.1.1 9.1.2 9.1.3 9.1.4	Port Data Register 1 (PDR1) Port Control Register 1 (PUCR1) Port Pull-Up Control Register 1 (PUCR1) Port Mode Register 1 (PMR1) Port Mode Register 1 (PMR1)
7.7 7.8 Sect	Power-Notes of tion 8 tion 9 Port 1. 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 9.1.6	Port Data Register 1 (PDR1)
7.7 7.8 Sect Sect 9.1	Power-Notes of tion 8 tion 9 Port 1. 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 9.1.6	Pown States for Flash Memory  I/O Ports  Port Data Register 1 (PDR1)  Port Control Register 1 (PCR1)  Port Pull-Up Control Register 1 (PUCR1)  Port Mode Register 1 (PMR1)  Pin Functions  Input Pull-Up MOS

RENESAS

7.2.5

Rev. 4.00 Aug 23, 2006 Page xlviii of lxxii

Flash Memory Enable Register (FENR).....

	9.4.4 Port Mode Register 5 (PMR5)
	9.4.5 Pin Functions
	9.4.6 Input Pull-Up MOS
9.5	Port 6
	9.5.1 Port Data Register 6 (PDR6)
	9.5.2 Port Control Register 6 (PCR6)
	9.5.3 Port Pull-Up Control Register 6 (PUCR6)
	9.5.4 Pin Functions
	9.5.5 Input Pull-Up MOS
9.6	Port 7
	9.6.1 Port Data Register 7 (PDR7)
	9.6.2 Port Control Register 7 (PCR7)
	9.6.3 Pin Functions
9.7	Port 8
	9.7.1 Port Data Register 8 (PDR8)
	9.7.2 Port Control Register 8 (PCR8)
	9.7.3 Pin Functions
9.8	Port 9
	9.8.1 Port Data Register 9 (PDR9)
	9.8.2 Port Control Register 9 (PCR9)
	9.8.3 Port Mode Register 9 (PMR9)
	9.8.4 Pin Functions
9.9	Port A
	9.9.1 Port Data Register A (PDRA)
	9.9.2 Port Control Register A (PCRA)
	9.9.3 Pin Functions
9.10	Port B
	Rev. 4.00 Aug 23, 2006 Pa
	RENESAS
	· ·

9.4.2

9.4.3

	8
	10.3.1 Second Data Register/Free Running Counter Data Register (RSECDR)
	10.3.2 Minute Data Register (RMINDR)
	10.3.3 Hour Data Register (RHRDR)
	10.3.4 Day-of-Week Data Register (RWKDR)
	10.3.5 RTC Control Register 1 (RTCCR1)
	10.3.6 RTC Control Register 2 (RTCCR2)
	10.3.7 Clock Source Select Register (RTCCSR)
	10.3.8 RTC Interrupt Flag Register (RTCFLG)
10.4	Operation
	10.4.1 Initial Settings of Registers after Power-On
	10.4.2 Initial Setting Procedure
	10.4.3 Data Reading Procedure
10.5	Interrupt Sources
10.6	Usage Note
	10.6.1 Note on Clock Count
	10.6.2 Notes on Using Interrupts
Sect	ion 11 Timer F
	Features
11.2	Input/Output Pins
11.3	Register Descriptions
	11.3.1 Timer Counters FH and FL (TCFH, TCFL)
	11.3.2 Output Compare Registers FH and FL (OCRFH, OCRFL)
	11.3.3 Timer Control Register F (TCRF)
	11.3.4 Timer Control/Status Register F (TCSRF)
11.4	Operation

Rev. 4.00 Aug 23, 2006 Page I of Ixxii

RENESAS

10.3 Register Descriptions.....

12.1	Features
12.2	Input/Output Pins
12.3	Register Descriptions
	12.3.1 Timer Control Register (TCR)
	12.3.2 Timer Mode Register (TMDR)
	12.3.3 Timer I/O Control Register (TIOR)
	12.3.4 Timer Interrupt Enable Register (TIER)
	12.3.5 Timer Status Register (TSR)
	12.3.6 Timer Counter (TCNT)
	12.3.7 Timer General Register (TGR)
	12.3.8 Timer Start Register (TSTR)
	12.3.9 Timer Synchro Register (TSYR)
12.4	Interface to CPU
	12.4.1 16-Bit Registers
	12.4.2 8-Bit Registers
12.5	Operation
	12.5.1 Basic Functions
	12.5.2 Synchronous Operation
	12.5.3 Operation with Cascaded Connection
	12.5.4 PWM Modes
12.6	Interrupt Sources
12.7	Operation Timing
	12.7.1 Input/Output Timing
	12.7.2 Interrupt Signal Timing
12.8	Usage Notes
	12.8.1 Module Standby Function Setting
	12.8.2 Input Clock Restrictions
	12.8.3 Caution on Period Setting

Section 12 16-Bit Timer Pulse Unit (TPU).....



13.1	Feature	S
13.2	Input/C	Output Pins
13.3	Registe	er Descriptions
	13.3.1	Event Counter PWM Compare Register (ECPWCR)
		Event Counter PWM Data Register (ECPWDR)
		Input Pin Edge Select Register (AEGSR)
		Event Counter Control Register (ECCR)
	13.3.5	Event Counter Control/Status Register (ECCSR)
		Event Counter H (ECH)
	13.3.7	Event Counter L (ECL)
13.4		on
	13.4.1	16-Bit Counter Operation
	13.4.2	8-Bit Counter Operation
	13.4.3	IRQAEC Operation
		Event Counter PWM Operation
	13.4.5	Operation of Clock Input Enable/Disable Function
13.5	Operati	ing States of Asynchronous Event Counter
13.6	Usage 1	Notes
Sect	ion 14	Watchdog Timer
14.1		S
14.2	Registe	er Descriptions
	14.2.1	Timer Control/Status Register WD1 (TCSRWD1)
	14.2.2	Timer Control/Status Register WD2 (TCSRWD2)
		Timer Counter WD (TCWD)
	14.2.4	Timer Mode Register WD (TMWD)
14.3		ion
	14.3.1	Watchdog Timer Mode
	14.3.2	Interval Timer Mode

RENESAS

Rev. 4.00 Aug 23, 2006 Page lii of Ixxii

	15.3.6 Serial Control Register (SCR)
	15.3.7 Serial Status Register (SSR)
	15.3.8 Bit Rate Register (BRR)
	15.3.9 Serial Port Control Register (SPCR)
	15.3.10 IrDA Control Register (IrCR)
15.4	Operation in Asynchronous Mode
	15.4.1 Clock
	15.4.2 SCI3 Initialization
	15.4.3 Data Transmission
	15.4.4 Serial Data Reception
15.5	Operation in Clocked Synchronous Mode
	15.5.1 Clock
	15.5.2 SCI3 Initialization
	15.5.3 Serial Data Transmission
	15.5.4 Serial Data Reception (Clocked Synchronous Mode)
	15.5.5 Simultaneous Serial Data Transmission and Reception
15.6	IrDA Operation
	15.6.1 Transmission
	15.6.2 Reception
	15.6.3 High-Level Pulse Width Selection
15.7	Interrupt Requests
15.8	Usage Notes
	15.8.1 Break Detection and Processing
	15.8.2 Mark State and Break Sending



Secti	ion 16	Serial Communication Interface 4 (SCI4)
		28
		Output Pins
	_	er Descriptions
10.5		Serial Control Register 4 (SCR4)
		Serial Control/Status Register 4 (SCSR4)
		Transmit Data Register 4 (TDR4)
		Receive Data Register 4 (RDR4)
		Shift Register 4 (SR4)
16.4	Operati	ion
	16.4.1	Clock
	16.4.2	Data Transfer Format
	16.4.3	Data Transmission/Reception

17.3.1 PWM Control Register (PWCR) .....

Rev. 4.00 Aug 23, 2006 Page liv of Ixxii

Section 17

17.1 17.2

17.3

Features

Input/Output Pins .....

Register Descriptions

14-Bit PWM

10.2	mpat/Output Fins
18.3	Register Descriptions
	18.3.1 A/D Result Register (ADRR)
	18.3.2 A/D Mode Register (AMR)
	18.3.3 A/D Start Register (ADSR)
18.4	Operation
	18.4.1 A/D Conversion
	18.4.2 External Trigger Input Timing
	18.4.3 Operating States of A/D Converter
18.5	Example of Use
	A/D Conversion Accuracy Definitions
18.7	Usage Notes
	18.7.1 Permissible Signal Source Impedance
	18.7.2 Influences on Absolute Accuracy
	18.7.3 Additional Usage Notes
Secti	on 19 LCD Controller/Driver
19.1	Features
19.2	Input/Output Pins
19.3	Register Descriptions
	19.3.1 LCD Port Control Register (LPCR)
	19.3.2 LCD Control Register (LCR)
	19.3.3 LCD Control Register 2 (LCR2)
	19.3.4 LCD Trimming Register (LTRMR)
	19.3.5 BGR Control Register (BGRMR)
19.4	Operation
	19.4.1 Settings up to LCD Display
	19.4.2 Relationship between LCD RAM and Display
	Rev. 4.00 Aug 23, 2006 Pa
	RENESAS

	20.3.5	I <sup>2</sup> C Bus Status Register (ICSR)
	20.3.6	Slave Address Register (SAR)
		I <sup>2</sup> C Bus Transmit Data Register (ICDRT)
	20.3.8	I <sup>2</sup> C Bus Receive Data Register (ICDRR)
		I <sup>2</sup> C Bus Shift Register (ICDRS)
20.4	Operati	on
	20.4.1	I <sup>2</sup> C Bus Format
	20.4.2	Master Transmit Operation
	20.4.3	Master Receive Operation
	20.4.4	Slave Transmit Operation
		Slave Receive Operation
		Clocked Synchronous Serial Format
	20.4.7	Noise Canceler
		Example of Use
20.5		pt Request
20.6	Bit Syn	ichronous Circuit
20.7	Usage 1	Notes
Secti	ion 21	Power-On Reset Circuit
21.1	Feature	·
21.2		on
	21.2.1	Power-On Reset Circuit
Secti	ion 22	Address Break
		er Descriptions
	Ü	•
Pov 1	00 Aug	23, 2006 Page Ivi of Ixxii
1167. 4	.00 Aug	RENESAS
		- <del>(</del>

Sec	tion 24	Electrical Characteristics
24.1	Absolu	te Maximum Ratings for F-ZTAT Version
24.2		cal Characteristics for F-ZTAT Version
	24.2.1	Power Supply Voltage and Operating Range
	24.2.2	DC Characteristics
	24.2.3	AC Characteristics
		A/D Converter Characteristics
	24.2.5	LCD Characteristics
	24.2.6	Power-On Reset Circuit Characteristics
	24.2.7	Watchdog Timer Characteristics
	24.2.8	Flash Memory Characteristics —Preliminary—
24.3	Absolu	te Maximum Ratings for Masked ROM Version
24.4	Electri	cal Characteristics for Masked ROM Version
	24.4.1	Power Supply Voltage and Operating Range
	24.4.2	DC Characteristics
	24.4.3	AC Characteristics
	24.4.4	A/D Converter Characteristics

RENESAS

A.1 Instruction List....

24.4.5 LCD Characteristics 24.4.6 Power-On Reset Circuit Characteristics..... 24.4.7 Watchdog Timer Characteristics..... 24.5 Operation Timing..... 24.6 Output Load Circuit

Recommended Resonators

Usage Note

Appendix ..... Instruction Set

24.7

24.8

A.

Rev. 4.00 Aug 23, 2006 Pa

Index
-------

Rev. 4.00 Aug 23, 2006 Page Iviii of Ixxii



1 iguic 2.2	CI O Registers
Figure 2.3	Usage of General Registers
Figure 2.4	Relationship between Stack Pointer and Stack Area
Figure 2.5	General Register Data Formats (1)
Figure 2.5	General Register Data Formats (2)
Figure 2.6	Memory Data Formats
Figure 2.7	Instruction Formats
Figure 2.8	Branch Address Specification in Memory Indirect Mode
Figure 2.9	On-Chip Memory Access Cycle
Figure 2.10	On-Chip Peripheral Module Access Cycle (3-State Access)
Figure 2.11	CPU Operating States
Figure 2.12	State Transitions
Figure 2.13	Example of Timer Configuration with Two Registers Allocated to Same

Memory Map.....

Address.....

Reset Exception Handling Sequence

Interrupt Sources and their Numbers.....

Port Mode Register (or AEGSR) Setting and Interrupt Request Flag Clear

Flowchart of Procedure Up to Interrupt Acceptance.....

Interrupt Exception Handling Sequence.....

Rev. 4.00 Aug 23, 2006 Pa

### Figure 3.3 Stack Status after Exception Handling ..... Operation when Odd Address is Set in SP ..... Figure 3.4

**Section 3 Exception Handling** 

Section 2 CPU Figure 2.1

CPII Registers

Figure 2.2

Figure 3.1

Figure 3.2

Figure 3.5

Figure 4.2

Figure 4.3

Procedure

## Figure 4.1

## **Section 4 Interrupt Controller**

Block Diagram of Interrupt Controller.....

RENESAS



Figure 5.8	Pin Connection when Inputting External Clock
Figure 5.9	Example of Crystal and Ceramic Resonator Arrangement
Figure 5.10	Negative Resistance Measurement and Circuit Modification Suggestions
Figure 5.11	Example of Incorrect Board Design
Figure 5.12	Oscillation Stabilization Wait Time
Section 6 P	ower-Down Modes
Figure 6.1	Mode Transition Diagram
Figure 6.2	Standby Mode Transition and Pin States
Figure 6.3	External Input Signal Capture when Signal Changes before/after Standby M
	or Watch Mode
Section 7 R	ROM
Figure 7.1	Flash Memory Block Configuration
Figure 7.2	Programming/Erasing Flowchart Example in User Program Mode
Figure 7.3	Program/Program-Verify Flowchart
Figure 7.4	Erase/Erase-Verify Flowchart

Figure 9.6 Port 7 Pin Configuration.....

Rev. 4.00 Aug 23, 2006 Page lx of lxxii

Figure 7.5

Figure 9.1

Figure 9.2

Figure 9.3

Figure 9.4

Figure 9.5

Figure 9.7

Figure 9.8

Figure 9.9

Section 9 I/O Ports

RENESAS

Module Standby Mode Setting.....

Port 1 Pin Configuration.

Port 3 Pin Configuration.....

Port 4 Pin Configuration.....

Port 5 Pin Configuration.

Port 6 Pin Configuration.

Port 8 Pin Configuration.

Port 9 Pin Configuration.....

Port A Pin Configuration....

Figure 11.2	TMOFH/TMOFL Output Timing
Figure 11.3	Clear Interrupt Request Flag when Interrupt Source Generation Signal is
	Valid
Section 12	16-Bit Timer Pulse Unit (TPU)
Figure 12.1	Block Diagram of TPU
Figure 12.2	16-Bit Register Access Operation [CPU ↔ TCNT (16 Bits)]
Figure 12.3	8-Bit Register Access Operation [CPU ↔ TCR (Upper 8 Bits)]
Figure 12.4	8-Bit Register Access Operation [CPU ↔ TMDR (Lower 8 Bits)]
Figure 12.5	Example of Counter Operation Setting Procedure
Figure 12.6	Free-Running Counter Operation
Figure 12.7	Periodic Counter Operation
Figure 12.8	Example of Setting Procedure for Waveform Output by Compare Match
Figure 12.9	Example of 1 Output Operation
Figure 12.10	Example of Toggle Output Operation
Figure 12.11	Example of Setting Procedure for Input Capture Operation
Figure 12.12	Example of Input Capture Operation
Figure 12.13	Example of Synchronous Operation Setting Procedure

Figure 12.14 Example of Synchronous Operation..... Figure 12.15 Setting Procedure for Operation with Cascaded Operation..... Figure 12.16 Example of Operation with Cascaded Connection..... Figure 12.17 Example of PWM Mode Setting Procedure .....

Figure 12.18 Example of PWM Mode Operation (1) Figure 12.19 Example of PWM Mode Operation (2)..... Figure 12.20 Example of PWM Mode Operation (3) Figure 12.21 Count Timing in Internal Clock Operation.....

RENESAS

Figure 12.24 Input Capture Input Signal Timing..... Rev. 4.00 Aug 23, 2006 Pa

Figure 12.22 Count Timing in External Clock Operation..... Figure 12.23 Output Compare Output Timing.....

Figure 12.36	Contention between Overflow and Counter Clearing
Figure 12.37	Contention between TCNT Write and Overflow
Section 13	Asynchronous Event Counter (AEC)
Figure 13.1	Block Diagram of Asynchronous Event Counter
Figure 13.2	Software Procedure when Using ECH and ECL as 16-Bit Event Counter
Figure 13.3	Software Procedure when Using ECH and ECL as 8-Bit Event Counters
Figure 13.4	Event Counter Operation Waveform
Figure 13.5	Example of Clock Control Operation
Section 14	Watchdog Timer
Figure 14.1	Block Diagram of Watchdog Timer
Figure 14.2	Example of Watchdog Timer Operation
Figure 14.3	Interval Timer Mode Operation
Figure 14.4	Timing of OVF Flag Setting
Section 15	Serial Communication Interface 3 (SCI3, IrDA)
Figure 15.1 (	1) Block Diagram of SCI3_1
1 18410 13.1	1) Block Blugrum of Sels_1

Figure 15.1 (2) Block Diagram of SCI3\_2.....

Figure 15.2 Data Format in Asynchronous Communication

Figure 15.3 Relationship between Output Clock and Transfer Data Phase

(Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)... Figure 15.4 Sample SCI3 Initialization Flowchart .....

Example SCI3 Operation in Transmission in Asynchronous Mode Figure 15.5 (8-Bit Data, Parity, One Stop Bit) ..... Figure 15.6 Sample Serial Transmission Flowchart (Asynchronous Mode) ......

(8-Bit Data, Parity, One Stop Bit) Figure 15.8 Sample Serial Data Reception Flowchart (Asynchronous Mode) (1) ..........

Figure 15.7

Rev. 4.00 Aug 23, 2006 Page lxii of lxxii

RENESAS

Example SCI3 Operation in Reception in Asynchronous Mode

Figure 15.18	Receive Data Sampling Timing in Asynchronous Mode
Figure 15.19	Relation between RDR Read Timing and Data
8	<i>8</i>
Section 16	Serial Communication Interface 4 (SCI4)
Figure 16.1	Block Diagram of SCI4
Figure 16.2	Data Transfer Format
Figure 16.3	Flowchart Example of SCI4 Initialization
Figure 16.4	Flowchart Example of Data Transmission
U	Transmit Operation Example
Ū	Flowchart Example of Data Reception

Receive Operation Example.....

Figure 15.17 (b) TDRE Setting and TXI Interrupt ...... Figure 15.17 (c) TEND Setting and TEI Interrupt.....

Flowchart Example of Simultaneous Transmission and Reception ...... Figure 16.8 Figure 16.9 Relationship between Reading RDR4 and RDRF..... Figure 16.10 Transfer Format when Internal Clock of φ/2 is Selected.....

Figure 16.7

## Section 17 14-Bit PWM

Figure 17.1 Block Diagram of 14-Bit PWM.....

Figure 17.2 Example of Pulse-Division Type PWM Using Division by Four..... Figure 17.3 PWM Output Waveform .....

# Section 18 A/D Converter

# Block Diagram of A/D Converter .....

Figure 18.1 Figure 18.2 External Trigger Input Timing

Figure 18.3 Example of A/D Conversion Operation ..... Figure 18.4 Flowchart of Procedure for Using A/D Converter (Polling by Software) ... Figure 18.5 Flowchart of Procedure for Using A/D Converter (Interrupts Used) .........

A/D Conversion Accuracy Definitions (1)..... Figure 18.6

Rev. 4.00 Aug 23, 2006 Pag

RENESAS

Figure 19.8	Output Waveforms for Each Duty Cycle (B Waveform)
Figure 19.9	Capacitance Connection when Using 3-V Constant-Voltage Power Supply
	Circuit
Figure 19.10	Connection of External Split Resistor
Section 20 I	<sup>2</sup> C Bus Interface 2 (IIC2)
Figure 20.1	Block Diagram of I <sup>2</sup> C Bus Interface 2
Figure 20.2	External Circuit Connections of I/O Pins
Figure 20.3	I <sup>2</sup> C Bus Formats
Figure 20.4	I <sup>2</sup> C Bus Timing
Figure 20.5	Master Transmit Mode Operation Timing (1)
Figure 20.6	Master Transmit Mode Operation Timing (2)
Figure 20.7	Master Receive Mode Operation Timing (1)
Figure 20.8	Master Receive Mode Operation Timing (2)
Figure 20.9	Slave Transmit Mode Operation Timing (1)
Figure 20.10	Slave Transmit Mode Operation Timing (2)
Figure 20.11	Slave Receive Mode Operation Timing (1)
Figure 20.12	Slave Receive Mode Operation Timing (2)
Figure 20.13	Clocked Synchronous Serial Transfer Format
Figure 20.14	Transmit Mode Operation Timing
Figure 20.15	Receive Mode Operation Timing
Figure 20.16	Block Diagram of Noise Conceler
Figure 20.17	Sample Flowchart for Master Transmit Mode
Figure 20.18	Sample Flowchart for Master Receive Mode
Figure 20.19	Sample Flowchart for Slave Transmit Mode
Figure 20.13 Figure 20.14 Figure 20.15 Figure 20.16 Figure 20.17 Figure 20.18	Clocked Synchronous Serial Transfer Format.  Transmit Mode Operation Timing

Rev. 4.00 Aug 23, 2006 Page lxiv of lxxii



Figure 24.4	Input Timing
-	SCK3 Input Clock Timing
	SCI3 Input/Output Timing in Clocked Synchronous Mode
	Clock Input Timing for TCLKA to TCLKC Pins
Figure 24.8	I <sup>2</sup> C Bus Interface Input/Output Timing
Figure 24.9	Output Load Condition
Appendix	
Figure B.1 (a)	Port 1 Block Diagram (P16) (F-ZTAT Version)
Figure B.1 (b)	Port 1 Block Diagram (P16) (Masked ROM Version)
Figure B.1 (c)	Port 1 Block Diagram (P15 to P12)
Figure B.1 (d)	Port 1 Block Diagram (P11, P10)
Figure B.2 (a)	Port 3 Block Diagram (P37) (F-ZTAT Version)
Figure B.2 (b)	Port 3 Block Diagram (P37) (Masked ROM Version)
Figure B.2 (c)	Port 3 Block Diagram (P36) (F-ZTAT Version)
Figure B.2 (d)	Port 3 Block Diagram (P36) (Masked ROM Version)
Figure B.2 (e)	Port 3 Block Diagram (P32)
Figure B.2 (f)	Port 3 Block Diagram (P31)
Figure B.2 (g)	Port 3 Block Diagram (P30)
Figure B.3 (a)	Port 4 Block Diagram (P42)
Figure B.3 (b)	Port 4 Block Diagram (P41)
Figure B.3 (c)	Port 4 Block Diagram (P40)
Figure B.4	Port 5 Block Diagram
Figure B.5	Port 6 Block Diagram
Figure B.6	Port 7 Block Diagram
Figure B.7	Port 8 Block Diagram
Figure B.8 (a)	Port 9 Block Diagram (P93)
	Rev. 4.00 Aug 23, 2006 Pa
	RENESAS

Figure 24.2 Clock Input Timing

RES Low Width Timing....

Figure 24.3



	and HCD64338073R)
Figure G.1	Chip Tray Specifications
-	(HCD64338076R, HCD64338075R, HCD64338074R, and HCD64338073
Figure G.2	Chip Tray Specifications (HCD64F38076R)

(HCD64F38076R, HCD64338076R, HCD64338075R, HCD64338074R,

Rev. 4.00 Aug 23, 2006 Page Ixvi of Ixxii

Figure F.1 Bonding Pad Form



Table 2.3	Arithmetic Operations Instructions (2)
Table 2.4	Logic Operations Instructions
Table 2.5	Shift Instructions
Table 2.6	Bit Manipulation Instructions
Table 2.7	Branch Instructions
Table 2.8	System Control Instructions
Table 2.9	Block Data Transfer Instructions
Table 2.10	Addressing Modes
Table 2.11	Absolute Address Access Ranges
Table 2.12	Effective Address Calculation (1)
Table 2.12	Effective Address Calculation (2)
Section 3 E	Exception Handling
Table 3.1	Exception Sources and Vector Address
Table 3.2	Reset Sources
Table 3.3	Interrupt Wait States
Table 3.4	Conditions under which Interrupt Request Flag is Set to 1

Table 2.1

Table 2.2

Table 2.3

Section 5 Clock Pulse Generators Selection Method for System Clock Oscillator and On-Chip Oscillator..... Table 5.1

**Section 4** Interrupt Controller

Table 4.1

Table 4.2

Table 4.3

Table 4.4

Pin Configuration.....

Interrupt Sources, Vector Addresses, and Interrupt Priorities..... Interrupt Control States .....

Interrupt Response Times (States).....

Operation Notation.....

Data Transfer Instructions Arithmetic Operations Instructions (1).....

Rev. 4.00 Aug 23, 2006 Pag



14010 / 10	11461tional 11661am 2 am compatation 1461t
Table 7.6	Programming Time
Table 7.7	Flash Memory Operating States
Section 10	Realtime Clock (RTC)
Table 10.1	Pin Configuration
Table 10.2	Interrupt Sources
Section 11	Timer F
Table 11.1	Pin Configuration
Table 11.2	Timer F Operating States
Section 12	16-Bit Timer Pulse Unit (TPU)
Table 12.1	TPU Functions
Table 12.2	Pin Configuration
Table 12.3	CCLR1 and CCLR0 (Channels 1 and 2)
Table 12.4	TPSC2 to TPSC0 (Channel 1)
Table 12.5	TPSC2 to TPSC0 (Channel 2)
Table 12.6	MD3 to MD0
Table 12.7	TIOR_1 (Channel 1)
Table 12.8	TIOR_2 (Channel 2)
Table 12.9	TIOR_1 (Channel 1)
Table 12.10	TIOR_2 (Channel 2)
Table 12.11	Counter Combination in Operation with Cascaded Connection

Additional-Program Data Computation Table

**Section 13 Asynchronous Event Counter (AEC)** Table 13.1 Pin Configuration.....

Table 7.5

Rev. 4.00 Aug 23, 2006 Page Ixviii of Ixxii

RENESAS

Table 12.12 PWM Output Registers and Output Pins..... Table 12.13 TPU Interrupts....

Table 15.5	Maximum Bit Rate for Each Frequency (Asynchronous Mode)
Table 15.6	BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (1)
Table 15.6	BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (2)
Table 15.7	Relation between n and Clock
Table 15.8	Data Transfer Formats (Asynchronous Mode)
Table 15.9	SMR Settings and Corresponding Data Transfer Formats
Table 15.10	SMR and SCR Settings and Clock Source Selection
Table 15.11	SSR Status Flags and Receive Data Handling
	IrCKS2 to IrCKS0 Bit Settings
Table 15.13	SCI3 Interrupt Requests
Table 15.14	Transmit/Receive Interrupts
Section 16	Serial Communication Interface 4 (SCI4)
Table 16.1	Pin Configuration
Table 16.2	Prescaler Division Ratio and Transfer Clock Cycle (Internal Clock)
Table 16.3	SCI4 Interrupt Sources
Section 17	14-Bit PWM
Table 17.1	Pin Configuration
Table 17.2	Correspondence Between PWCR, PWRD, and Output Waveform
Table 17.3	PWM Operating States

Relation between n and Clock.....

## Section 18 A/D Converter

Table 15.4

### Pin Configuration..... Table 18.1

**Table 18.2** 

## Section 19 LCD Controller/Driver

Pin Configuration..... Table 19.1

RENESAS

Rev. 4.00 Aug 23, 2006 Pag



Operating States of A/D Converter .....

G 22	4.11 P. 1
	Address Break
Table 22.1	Access and Data Bus Used
Table 22.2	Operating States of Address Break
Section 24	Electrical Characteristics
Table 24.1	Absolute Maximum Ratings
Table 24.2	DC Characteristics
Table 24.3	Control Signal Timing
Table 24.4	Serial Interface Timing
Table 24.5	I <sup>2</sup> C Bus Interface Timing
Table 24.6	A/D Converter Characteristics
Table 24.7	LCD Characteristics
Table 24.8	Power-On Reset Circuit Characteristics
Table 24.9	Watchdog Timer Characteristics
Table 24.10	Flash Memory Characteristics
Table 24.11	Absolute Maximum Ratings
Table 24.12	DC Characteristics
Table 24.13	Control Signal Timing
Table 24.14	Serial Interface Timing
Table 24.15	I <sup>2</sup> C Bus Interface Timing
Table 24.16	A/D Converter Characteristics
Table 24.17	LCD Characteristics
Table 24.18	Power-On Reset Circuit Characteristics
Table 24.19	Watchdog Timer Characteristics

Rev. 4.00 Aug 23, 2006 Page lxx of lxxii



RENESAS

Rev. 4.00 Aug 23, 2006 Pag

Rev. 4.00 Aug 23, 2006 Page Ixxii of Ixxii

RENESAS

RTC (can be used as a free-running counter)

Asynchronous event counter (AEC)

LCD controller/driver

Timer F

16-bit timer pulse unit (TPU)

14-bit PWM

Watchdog timer

SCI (Asynchronous or clocked synchronous serial communication interface)

I<sup>2</sup>C bus interface (conforms to the I<sup>2</sup>C bus interface format that is advocated by Phili

Electronics)

10-bit A/D converter



Rev. 4.00 Aug 23, 2006 P

- \* 4-kbyte area of 52-kbyte ROM is used for the on-chip debugging emulator. Who on-chip debugging emulator is not used, 52-kbyte area is available.
- General I/O ports


I/O pins: 55 I/O pins, including 4 large current ports ( $I_{OL} = 15 \text{ mA}$ , @ $V_{OL} = 1.0 \text{ V}$ ) Input-only pins: 8 input pins

- Supports various power-down states
- Compact package

Package	Code	Old Code	<b>Body Size</b>	Pin Pitch	Re
QFP-80	PRQP0080JB-A	FP-80A	14 × 14 mm	0.65 mm	
TQFP-80	PTQP0080KC-A	TFP-80C	12 × 12 mm	0.5 mm	_
P-TFLGA-85	PTLG0085JA-A	TLP-85V	7×7 mm	0.65 mm	

Rev. 4.00 Aug 23, 2006 Page 2 of 594 REJ09B0093-0400

RENESAS



Timer pulse unit

P15/TIOCB2 +1\*2 P16/SCK4 +1\*2

Figure 1.1 Internal Block Diagram of H8/38076R Group



Rev. 4.00 Aug 23, 2006 P

REJ09

P/5/

► P76/ ► P77/





Figure 1.2 Pin Assignment of H8/38076R Group (FP-80A, TFP-80C)



Note: For details on pin correspondence, refer to table 1.1.

Figure 1.3 Pin Assignment of H8/38076R Group (TLP-85V)

P32/TXD32/SCL	D2
P36/SI4	E1
P37/SO4	E3
X1	F2
X2	E2
Vss	F3
OSC2	G3
OSC1	F1
TEST/ADTRG	G2
RES	H2
NMI	G1
P40/SCK31/TMIF	НЗ
P41/RXD31/IrRXD/TMOFL	J1
P42/TXD31/lrTXD/TMOFH	H1
NC	K1
Vcc	K2
C1	K3
C2	J2
V1	J3
V2	K4
V3	H4
PA0/COM1	J4

K5

PA1/COM2

REJ09B0093-0400

P60/SEG9	K9
P61/SEG10	K8
NC	K10
P62/SEG11	J10
P63/SEG12	H10
P64/SEG13	J9
P65/SEG14	H9
P66/SEG15	G10
P67/SEG16	G8
P70/SEG17	G9
P71/SEG18	F10
P72/SEG19	F8
P73/SEG20	E9
P74/SEG21	F9
P75/SEG22	E8
P76/SEG23	D8
P77/SEG24	E10
P80/SEG25	D9
P81/SEG26	C9
P82/SEG27	D10
P83/SEG28	C8

P55/WKP5/SEG6

P56/WKP6/SEG7

P57/WKP7/SEG8

Rev. 4.00 Aug 23, 2006 P

REJ09

J8

K7

Н8

PB5/AN5	A7
PB4/AN4	C7
PB3/AN3	B7
PB2/AN2/IRQ3	A6
PB1/AN1/IRQ1	C6
PB0/AN0/IRQ0	B5
Avcc	B6
Vss/Avss	C5
IRQAEC	C4
P90/PWM1	A5
P91/PWM2	B4
P92/IRQ4	В3
P93	A4
P10/AEVH	C3
P11/AEVL	A2
P12/TIOCA1/TCLKA	А3
NC	A1
NC	D4




Figure 1.4 Pad Assignment of HCD64F38076R (Top View)

11	X2	-222
12	AVss	-222
13	Vss	-222
14	OSC2	-222
15	OSC1	-222
16	TEST/ADTRG	-222
17	RES	-222
18	NMI	-222
19	P40/SCK31/TMIF	-222
20	P41/RXD31/IrRXD/TMOFL	-222
21	P42/TXD31/IrTXD/TMOFH	-222
22	Vcc	-198
23	C1	-177
24	C2	-156
25	V1	-136
26	V2	-115
27	V3	-941
	PA0/COM1	-732
28		

P32/TXD32/SCL

P36/SI4

P37/SO4

X1

-2223

-2223

-2223

-2223

732

523

314

105

-105-314 -418 -523 -732 -941 -1150 -1360 -1569-1778 -1987 -2223 -2223 -2223 -2223 -2223 -2223 -2223 -2223

7

8

9

10

40	P60/SEG9	1778
41	P61/SEG10	1987
42	P62/SEG11	2223
43	P63/SEG12	2223
44	P64/SEG13	2223
45	P65/SEG14	2223
46	P66/SEG15	2223
47	P67/SEG16	2223
48	P70/SEG17	2223
49	P71/SEG18	2223
50	P72/SEG19	2223
51	P73/SEG20	2223
52	P74/SEG21	2223
53	P75/SEG22	2223
54	P76/SEG23	2223
55	P77/SEG24	2223
56	P80/SEG25	2223
57	P81/SEG26	2223
58	P82/SEG27	2223
59	P83/SEG28	2223
60	P84/SEG29	2223

P55/WKP5/SEG6

P56/WKP6/SEG7

P57/WKP7/SEG8

37

38

39

1150

1360

1569

-2223

-2223

-2223

-2223 -2223 -1987-1778 -1569 -1360 -1150 -941 -732 -523 -314 -105 105 314 523 660 941 1222 1360 1569 1778

Rev. 4.00 Aug 23, 2006 Pa

70	PB1/AN1/IRQ1	314
71	PB0/AN0/IRQ0	105
72	AVcc	-105
73	Vss/AVss	-314
74	IRQAEC	-523
75	P90/PWM1	-732
76	P91/PWM2	-941
77	P92/IRQ4	-1150
78	P93	-1360
79	P10/AEVH	-1569
80	P11/AEVL	-1778
81	P12/TIOCA1/TCLKA	-1987
Note:	The power supply (Vss) pads in pa	d numbers 12 and

te: The power supply (Vss) pads in pad numbers 12 and 13 must not be open but cor When the TEST pad in pad number 16 is not used as the ADTRG pin, it must be c to the Vss voltage level. If not, this LSI does not operate correctly.

When the TEST pad is used as the ADTRG pin, the function should be changed to

ADTRG pin at Vss voltage level during a reset in advance.

732

523

2223

2223

Rev. 4.00 Aug 23, 2006 Page 12 of 594

PB3/AN3

PB2/AN2/IRQ3



68

69




Figure 1.5 Pad Assignment of HCD64338076R (Top View)

	• • •	
11	X2	-1683
12	VSS	-1683
13	OSC2	-1683
14	OSC1	-1683
15	TEST/ADTRG	-1683
16	RES	-1683
17	NMI	-1683
18	P40/SCK31/TMIF	-1683
19	P41/RXD31/IrRXD/TMOFL	-1683
20	P42/TXD31/IrTXD/TMOFH	-1683
21	VCC	-1448
22	C1	-1208
23	C2	-1085
24	V1	-963
25	V2	-841
26	V3	-689
27	PA0/COM1	-536
28	PA1/COM2	-384
29	PA2/COM3	-231
	O Aug 23, 2006 Page 14 of 594 0093-0400	ENESAS

P32/TXD32/SCL

P36

P37

X1

-1683

-1683

-1683

-1683

547

391

234

97 -29 -234 -391 -575 -703 -859 -1016 -1172 -1328 -1484 -1728-1728-1728-1728-1728 -1728-1728 -1728 -1728

7

8

9

10

40	P61/SEG10	1448
41	P62/SEG11	1683
42	P63/SEG12	1683
43	P64/SEG13	1683
44	P65/SEG14	1683
45	P66/SEG15	1683
46	P67/SEG16	1683
47	P70/SEG17	1683
48	P71/SEG18	1683
49	P72/SEG19	1683
50	P73/SEG20	1683
51	P74/SEG21	1683
52	P75/SEG22	1683
53	P76/SEG23	1683
54	P77/SEG24	1683
55	P80/SEG25	1683
56	P81/SEG26	1683
57	P82/SEG27	1683
58	P83/SEG28	1683
59	P84/SEG29	1683
60	P85/SEG30	1683
		RENESAS

P56/WKP6/SEG7

P57/WKP7/SEG8

994

1146

37

38

REJ09

1484

Rev. 4.00 Aug 23, 2006 Pa

-1728

-1728

-1728 -1728 -1484 -1328 -1159 -1016 -859 -703 -547 -391 -234 -78 78 234 391 547 703 859 1016

70	PB0/AN0/IRQ0	79	1728
71	AVCC	<b>–</b> 79	1728
72	VSS/AVSS	-231	1728
73	IRQAEC	-384	1728
74	P90/PWM1	-536	1728
75	P91/PWM2	-689	1728
76	P92/IRQ4	-841	1728
77	P93	-994	1728
78	P10/AEVH	-1146	1728
79	P11/AEVL	-1298	1728
80	P12/TIOCA1/TCLKA	-1448	1728
Note: The power supply (Vss) pads in pad number 12 must not be open but connected. TEST pad in pad number 15 is not used as the ADTRG pin, it must be connected to			

PB2/AN2/IRQ3

PB1/AN1/IRQ1

voltage level. If not, this LSI does not operate correctly.

ADTRG pin at Vss voltage level during a reset in advance.

RENESAS

When the TEST pad is used as the ADTRG pin, the function should be changed to

Rev. 4.00 Aug 23, 2006 Page 16 of 594

	AVss	72 (= Vss)	C5 (= Vss)	73	72	Input
	V1 to V3	24 to 26	J3, K4, H4	25 to 27	24 to 26	Input
	C1	22	K3	23	22	Input
	C2	23	J2	24	23	Input
Clock pins	OSC1	14	F1	15	14	Input
	OSC2	13	G3	14	13	Outpu
	X1	10	F2	10	10	Input
	X2	11	E2	11	11	Outpu

B6

72

71

Input

Analog power supply pins for

converter. When the A/D co not used, connect this pin to system power supply.

Ground pins for the A/D cor Connect this pin to the syste

Power supply pins for the Lo

Capacitance pins for steppin LCD drive power supply.

These pins connect with cry ceramic resonator for the sy or can be used to input an e

See section 5, Clock Pulse for a typical connection. These pins connect with a 3 38.4-kHz crystal resonator f subclock. See section 5, Clo Generators, for a typical cor

REJ09

supply (0 V).

clock.

controller/driver.

AVcc

71

Interrupt	NMI	17	G1	18	17	Input	NMI interrupt request pins.
pins							Non-maskable interrupt req pin.
	ĪRQ0	70	B5	71	70	Input	External interrupt request in
	IRQ1	69	C6	70	69	Input	Can select the rising or falling
	ĪRQ3	68	A6	69	68	Input	_
	IRQ4	76	B3	77	76	Input	_
	IRQAEC	73	C4	74	73	Input	Interrupt input pins for the asynchronous event counte
							This pin enables the asynchevent input. In the masked version, this pin controls tur the on-chip oscillator during
	WKP0 to WKP7	31 to 38	J5, H6, H7, K6, J7, J8, K7, H8		31 to 38	Input	Wakeup interrupt request in Can select the rising or falling

Input Timing.

Rev. 4.00 Aug 23, 2006 Page 18 of 594



						·	by the timer FH output confunction.
Asynch- ronous event counter (AEC)	AEVL	79	A2	80	79	Input	Event input pins for input to asynchronous event count
	AEVH	78	C3	79	78	Input	_
RTC	TMOW	5	D1	5	5	Output	Divided clock output pins f
14-bit PWM	PWM1	74	A5	75	74	Output	Output pins for waveforms
	PWM2	75	B4	76	75	Output	by the 14-bit PWM in PWN 1 and 2.

TIOCB2

**TCLKA** 

**TCLKB** 

**TCLKC** 

**TMOFL** 

**TMOFH** 

**TMIF** 

Timer F

3

80

1

2

18

19

20

B2

АЗ

B1

C1

Н3

J1

H1

3

81

1

2

19

20

21

3

80

1

2

18

19

20

Input

Input

Input

Input

Input

input.

F counter.

function.

Output Output pins for waveforms by the timer FL output com

Output Output pins for waveforms by the timer FH output con

Pins for the TGR2B input of

External clock input pins.

Event input pins for input t



Serial	SCK31	18	НЗ	19	18	I/O	SCI3_1 clock I/O pins.
commu- nication interface 3	RXD31/ IrRXD	19	J1	20	19	Input	SCI3_1 data input pins or data pins for the IrDA format.
(SCI3)	TXD31/ IrTXD	20	H1	21	20	Output	SCI3_1 data output pins or output pins for the IrDA form
	SCK32	5	D1	5	5	I/O	SCI3_2 clock I/O pins.
	RXD32	6	D3	6	6	Input	SCI3_2 data input pins.
	TXD32	7	D2	7	7	Output	SCI3_2 data output pins.
A/D converter	AN0 to AN2	70 to 68	B5, C6, A6	71 to 69	70 to 68	Input	Analog data input pins for th converter.
	AN3 to AN7* <sup>4</sup>	67 to 63	B7, C7, A7, B8, B9	, 68 to 64	67 to 63	Input	
	ADTRG	15	G2	16	15	Input	External trigger input pins for converter.

6

7

6

7

I/O

I/O

IIC data I/O pins.

IIC clock I/O pins.

or on-chip emulator debugg this pin is not available.

REJ09B0093-0400

Rev. 4.00 Aug 23, 2006 Page 20 of 594

I<sup>2</sup>C bus

(IIC2)

interface 2

SDA

SCL

6

7

D3

D2



	SEG17 to SEG24	47 to 54	G9, F10, F8, E9, F9, E8, D8, E10		47 to 54	Output
	SEG25 to SEG32	55 to 62	D9, C9, D10, C8, B10, C10, A9, A8	56 to 63	55 to 62	Output
I/O ports	P10 to P12	78 to 80	C3, A2, A3	79 to 81	78 to 80	I/O
	P13 to P16	1 to 4	B1, C1, B2, C2	1 to 4	1 to 4	•
	P30 to P32, P36, P37	5 to 9	D1, D3, D2, E1, E3	5 to 9	5 to 9	I/O
	P40 to P42	18 to 20	H3, J1, H1	19 to 21	18 to 20	I/O

P50 to

P60 to

P67

P57

31 to 38

J5, H6, H7, 32 to

39

40 to

47

K6, J7, J8,

K7, H8

J10, H10,

J9, H9,

G10, G8

39 to 46 K9, K8,

H9, G8

I/O

I/O

31 to

39 to

46

38

7-bit I/O pins. Input or outp designated for each bit by the port control register 1 (

5-bit I/O pins. Input or output designated for each bit by the port control register 3 (3-bit I/O pins. Input or output designated for each bit by the port control register 4 (4)

8-bit I/O pins. Input or outp

designated for each bit by

the port control register 5 (

8-bit I/O pins. Input or outp

designated for each bit by

the port control register 6 (

	PA3		J6	31	30
	PB0 to	70 to 63	B5, C6, A6,		70 to 63
	PD/		B7, C7, A7, B8, B9	04	63
1.	Pad no. f	or the flas	sh memory	version.	
2.	Pad no. f	or the ma	sked ROM	version	

74 to 77 A5, B4, B3, 75 to

27 to 30 J4, K5, H5, 28 to

A4

74 to

27 to

77

78

I/O

I/O

Input

4-bit I/O pins. Input or output

designated for each bit by n the port control register 9 (F

4-bit I/O pins. Input or outpu

designated for each bit by n the port control register A (F

8-bit input-only pins

P90 to

PA0 to

Notes:

P93

Rev. 4.00 Aug 23, 2006 Page 22 of 594

- General-register architecture
  - Sixteen 16-bit general registers also usable as sixteen 8-bit registers and eight 16-bit or eight 32-bit registers
  - Sixty-two basic instructions
  - 8/16/32-bit data transfer and arithmetic and logic instructions

Multiply and divide instructions

Powerful bit-manipulation instructions

- Eight addressing modes

Register direct [Rn]

Register indirect [@ERn]

Register indirect with displacement [@(d:16,ERn) or @(d:24,ERn)]

Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]

Absolute address [@aa:8, @aa:16, @aa:24] Immediate [#xx:8, #xx:16, or #xx:32]

Program-counter relative [@(d:8,PC) or @(d:16,PC)]

- Memory indirect [@@aa:8]
- 64-kbyte address space
- High-speed operation

CPU30H2C 000220040500

All frequently-used instructions execute in one or two states


8/16/32-bit register-register add/subtract : 2 state

 $8 \times 8$ -bit register-register multiply : 14 states

16 ÷ 8-bit register-register divide : 14 states

 $16 \times 16$ -bit register-register multiply : 22 states

32 ÷ 16-bit register-register divide : 22 states



H'0057

H'0058

H'9FFF

H'A000

H'F02F

H'F030

interrupt vector

On-chip ROM

(40 kbytes)

Not used

Internal I/O registers

H'0057

H'0058

H'7FFF H8000

H'F02F

H'F030

interrupt vector

On-chip ROM

(32 kbytes)

Not used

Internal I/O registers

H'0057

H'5FFF

H6000

H'F02F

H'F030

interrup

On-chip (24 kb

Not u

Internal I/C

Figure 2.1 Memory Map

H'0057

H'0058

IIILEITUDI VECIOI

On-chip ROM (52 kbytes)

Not used

Internal I/O registers

H'0057

H'0058

H'BFFF

H'C000

H'F02F

H'F030

interrupt vector

On-chip ROM (48 kbytes)

Not used

Internal I/O registers

used by the emulator and not accessible by the user.




Figure 2.2 CPU Registers

The R registers divide into 8-bit registers designated by the letters RH (R0H to R7H) and to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-b registers.

The usage of each register can be selected independently.




Figure 2.3 Usage of General Registers

General register ER7 has the function of the stack pointer (SP) in addition to its general-register, and is used implicitly in exception handling and subroutine calls. Figure 2.4 shorelationship between the stack pointer and the stack area.

## Figure 2.4 Relationship between Stack Pointer and Stack Area

## 2.2.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. T of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized start address is loaded by the vector address generated during reset exception-handling start address.

## 2.2.3 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is init by reset exception-handling sequence, but other bits are not initialized.

Some instructions leave flag bits unchanged. Operations can be performed on the CCR I LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as conditions for conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see Appendix A.1, Instruction List.



Rev. 4.00 Aug 23, 2006 Pa

2006 Pa REJ09

				NEG.W instruction is executed, the H flag is set there is a carry or borrow at bit 11, and cleared otherwise. When the ADD.L, SUB.L, CMP.L, o instruction is executed, the H flag is set to 1 if to carry or borrow at bit 27, and cleared to 0 other
4	U	Undefined	R/W	User Bit
				Can be written and read by software using the STC, ANDC, ORC, and XORC instructions.
3	N	Undefined	R/W	Negative Flag

When the ADD.D, ADDX.D, GOD.D, GODX.D, V or NEG.B instruction is executed, this flag is se there is a carry or borrow at bit 3, and cleared otherwise. When the ADD.W, SUB.W, CMP.W

Set to 1 when a carry occurs, and cleared to 0

Add instructions, to indicate a carry Subtract instructions, to indicate a borrow Shift and rotate instructions, to indicate a c

				Stores the value of the most significant bit of d sign bit.
2	Z	Undefined	R/W	Zero Flag
				Set to 1 to indicate zero data, and cleared to 0 indicate non-zero data.
1	V	Undefined	R/W	Overflow Flag
				Set to 1 when an arithmetic overflow occurs, a cleared to 0 at other times.
0	С	Undefined	R/W	Carry Flag

	The carry flag is also used as a bit accumulat manipulation instructions.
Rev. 4.00 Aug 23, 2006 Page 28 of 594	
REJ09B0093-0400	RENESAS

otherwise. Used by:






Figure 2.5 General Register Data Formats (1)

MSB

[Legend]

ERn: General register ER

En: General register E

Rn: General register R

RnH: General register RH

RnL: General register RL

MSB: Most significant bit

LSB: Least significant bit

Figure 2.5 General Register Data Formats (2)

Rev. 4.00 Aug 23, 2006 Page 30 of 594 REJ09B0093-0400

RENESAS




Figure 2.6 Memory Data Formats

Rn	General register*
ERn	General register (32-bit register or address register)
(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
С	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
_	Subtraction
×	Multiplication
÷	Division
٨	Logical AND
V	Logical OR
$\oplus$	Logical XOR
$\rightarrow$	Move
7	NOT (logical complement)

General register (source)\*

Rs

		Cannot be used in this LSI.
POP	W/L	@SP+ $\rightarrow$ Rn Pops a general register from the stack. POP.W Rn is identical @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn.
PUSH	W/L	$Rn \rightarrow @-SP$ Pushes a general register onto the stack. PUSH.W Rn is ident MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, (

Cannot be used in this LSI.

 $(EAs) \rightarrow Rd$ 

 $Rs \rightarrow (EAs)$ 

Note: \* Refers to the operand size. B: Byte W: Word

L: Longword

MOVFPE

MOVTPE

В

В

		can be incremented or decremented by 1 only.)
ADDS SUBS	L	Rd $\pm$ 1 $\rightarrow$ Rd, Rd $\pm$ 2 $\rightarrow$ Rd, Rd $\pm$ 4 $\rightarrow$ Rd Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit
DAA DAS	В	Rd (decimal adjust) $\to$ Rd Decimal-adjusts an addition or subtraction result in a general re referring to the CCR to produce 4-bit BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general register 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
DIVXU	B/W	$Rd \div Rs \rightarrow Rd$ Performs unsigned division on data in two general registers: eith bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 16-bit quotient and 16-bit remainder.

Increments or decrements a general register by 1 or 2. (Byte op

Note: Refers to the operand size. B: Byte

DEC

Rev. 4.00 Aug 23, 2006 Page 34 of 594

W: Word L: Longword



RENESAS

REJ09B0093-0400

		Extends the lower 8 bits of a 16-bit register to word size, or the bits of a 32-bit register to longword size, by padding with zeros left.
EXTS	W/L	Rd (sign extension) $\rightarrow$ Rd Extends the lower 8 bits of a 16-bit register to word size, or the bits of a 32-bit register to longword size, by extending the sign

general register.

Note: \* Refers to the operand size.

B: Byte

W: Word L: Longword

NOT		B/W/L $\neg$ (Rd) $\rightarrow$ (Rd) Takes the one's complement (logical complement) of general recontents.
Note:	*	Refers to the operand size.
		B: Byte
		W: Word
		L: Longword

## **Table 2.5** Shift Instructions

Instruction	n Size*	Function
SHAL SHAR	B/W/L	$Rd \ (shift) \to Rd$ Performs an arithmetic shift on general register contents.
SHLL SHLR	B/W/L	$Rd$ (shift) $\rightarrow Rd$ Performs a logical shift on general register contents.
ROTL ROTR	B/W/L	$Rd$ (rotate) $\rightarrow Rd$ Rotates general register contents.
ROTXL ROTXR	B/W/L	$Rd$ (rotate) $\rightarrow Rd$ Rotates general register contents through the carry flag.
Note: *	Refers to the	operand size.
	B: Byte	

B: Byte

W: Word L: Longword



		Tests a specified bit in a general register or memory operand a clears the Z flag accordingly. The bit number is specified by 3-immediate data or the lower three bits of a general register.
BAND	В	$C \wedge (\text{-bit-No} \text{ of -EAd}) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or operand and stores the result in the carry flag.
BIAND	В	$C \land \neg$ ( <bit-no.> of <ead>) <math>\to C</math> ANDs the carry flag with the inverse of a specified bit in a generalister or memory operand and stores the result in the carry f</ead></bit-no.>
		The bit number is specified by 3-bit immediate data.
BOR	В	$C \lor (\text{-bit-No} \text{ of } \text{-EAd}) \to C$ ORs the carry flag with a specified bit in a general register or n operand and stores the result in the carry flag.

 $C \vee \neg (<bit-No.> of <EAd>) \rightarrow C$ 

 $C \oplus (<bit-No.> of <EAd>) \rightarrow C$ 

 $C \oplus \neg ($ <br/>cit-No.> of <EAd>)  $\rightarrow C$ 

 $\neg$  (<bit-No.> of <EAd>)  $\rightarrow$  Z

general register.

**BTST** 

**BIOR** 

**BXOR** 

**BIXOR** 

В

В

В

В

Inverts a specified bit in a general register or memory operand number is specified by 3-bit immediate data or the lower three

ORs the carry flag with the inverse of a specified bit in a gener or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.

XORs the carry flag with a specified bit in a general register or

XORs the carry flag with the inverse of a specified bit in a gene register or memory operand and stores the result in the carry f

The bit number is specified by 3-bit immediate data.

operand and stores the result in the carry flag.

BIST B  $\neg C \rightarrow (\text{-bit-No.} > \text{of } < \text{EAd>})$ Transfers the inverse of the carry flag value to a specified bit in register or memory operand.

The bit number is specified by 3-bit immediate data.

Note: \* Refers to the operand size.

B: Byte

BCS(BL	O)
BNE	
BEQ	
BVC	
BVS	
BPL	
BMI	
BGE	
BLT	
BGT	
BLE	

JMP

BSR

BCC(BHS)

BLE	Less or equal	Z∨(N ⊕ V) = 1					
Branches unconditionally to a specified address.							
Branches to	a subroutine at a specified	d address					

Carry clear

Not equal

Equal

Plus

Minus

Less than

Greater than

(high or same)

Carry set (low)

Overflow clear

Greater or equal

Overflow set

C = 0

C = 1

Z = 0

Z = 1

V = 0

V = 1

N = 0

N = 1

 $N \oplus V = 0$ 

 $N \oplus V = 1$  $Z\lor(N\oplus V)=0$ 

JSR	_	Branches to a subroutine at a specified address.
RTS	_	Returns from a subroutine

Note: Bcc is the general name for conditional branch instructions.

Rev. 4.00 Aug 23, 2006 Pa

		word access.	
ANDC	В	$CCR \wedge \#IMM \to CCR$ Logically ANDs the CCR with immediate data.	
ORC	В	$CCR \lor \#IMM \to CCR$ Logically ORs the CCR with immediate data.	
XORC	В	$CCR \oplus \#IMM \to CCR$ Logically XORs the CCR with immediate data.	
NOP	_	$PC + 2 \rightarrow PC$ Only increments the program counter.	

Note: \* Refers to the operand size.

B: Byte

W: Word



else next;

Transfers a data block. Starting from the address set in ER5, t data for the number of bytes set in R4L or R4 to the address to in ER6.

Execution of the next instruction begins as soon as the transfe completed.



on the operand. The operation field always includes the first four bits of the instruction. S instructions have two operation fields.

#### (2) Register Field


Specifies a general register. Address registers are specified by 3 bits, and data registers by 4 bits. Some instructions have two register fields. Some have no register field.

#### (3) Effective Address Extension

8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. A24-laddress or displacement is treated as a 32-bit data in which the first 8 bits are 0 (H'00).

#### (4) Condition Field

Specifies the branching condition of Bcc instructions.



**Figure 2.7 Instruction Formats** 

Rev. 4.00 Aug 23, 2006 Page 42 of 594

REJ09B0093-0400



Arithmetic and logic instructions can use the register direct and immediate modes. Data instructions can use all addressing modes except program-counter relative and memory Bit-manipulation instructions use register direct, register indirect, or the absolute addres (@aa:8) to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions use register direct (BSET, BCLR, BNOT, and BTST instructions).

or immediate (3-bit) addressing mode to specify a bit number in the operand.

Table 2.10 Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:24,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

## (1) Register Direct—Rn

The register field of the instruction specifies an 8-, 16-, or 32-bit general register contain operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.



Register indirect with post-increment—@ERn+

The register field of the instruction code specifies an address register (ERn) the lower of which contains the address of a memory operand. After the operand is accessed, 1, added to the address register contents (32 bits) and the sum is stored in the address re-The value added is 1 for byte access, 2 for word access, or 4 for longword access. For or longword access, the register value should be even.

Register indirect with pre-decrement—@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the regis in the instruction code, and the lower 24 bits of the result is the address of a memory The result is also stored in the address register. The value subtracted is 1 for byte acce word access, or 4 for longword access. For the word or longword access, the register should be even.

#### Absolute Address—@aa:8, @aa:16, @aa:24

may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24) For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 1absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can acce

The instruction code contains the absolute address of a memory operand. The absolute address

entire address space. The access ranges of absolute addresses for this LSI are those shown in table 2.11, becau

upper 8 bits are ignored.

operana.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some manipulation instructions contain 3-bit immediate data in the instruction code, specifyin number.

### (7) Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the BSR instruction. An 8-bit or 16-bit displacement contained in t instruction is sign-extended and added to the 24-bit PC contents to generate a branch ad PC value to which the displacement is added is the address of the first byte of the next is so the possible branching range is -126 to +128 bytes (-63 to +64 words) or -32766 to bytes (-16383 to +16384 words) from the branch instruction. The resulting value should even number.

#### (8) Memory Indirect—@@aa:8


This mode can be used by the JMP and JSR instructions. The instruction code contains a basolute address specifying a memory operand. This memory operand contains a branch The memory operand is accessed in words, generating a 16-bit branch address. Figure 2 how to specify branch address for in memory indirect mode. The upper bits of the absolute are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF).


Note that the first part of the address range is also the exception vector area.



Rev. 4.00 Aug 23, 2006 Page 46 of 594 REJ09B0093-0400

RENESAS





[Legend]

r, rm,rn: Register field
op: Operation field
disp: Displacement
IMM: Immediate data
abs: Absolute address

Rev. 4.00 Aug 23, 2006 Page 48 of 594

REJ09B0093-0400



in byte of word size. Figure 2.9 shows the on-chip memory access cycle.




Figure 2.9 On-Chip Memory Access Cycle

Rev. 4.00 Aug 23, 2006 Pa

module.




Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)

Rev. 4.00 Aug 23, 2006 Page 50 of 594 REJ09B0093-0400

RENESAS




Figure 2.11 CPU Operating States



Rev. 4.00 Aug 23, 2006 Pa

#### Figure 2.12 State Transitions

## 2.8 Usage Notes

#### 2.8.1 Notes on Data Access to Empty Areas

The address space of this LSI includes empty areas in addition to the ROM, RAM, and or I/O registers areas available to the user. When data is transferred from CPU to empty area transferred data will be lost. This action may also cause the CPU to malfunction. When d transferred from an empty area to CPU, the contents of the data cannot be guaranteed.

#### 2.8.2 EEPMOV Instruction

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R which starts from the address indicated by R5, to the address indicated by R6. Set R4L at that the end address of the destination address (value of R6 + R4L) does not exceed H'FF value of R6 must not change from H'FFFF to H'0000 during execution).

Rev. 4.00 Aug 23, 2006 Page 52 of 594 REJ09B0093-0400

RENESAS

#### Example 1: Bit manipulation for the timer load register and timer counter

Figure 2.13 shows an example of a timer in which two timer registers are assigned to the address. When a bit-manipulation instruction accesses the timer load register and timer a reloadable timer, since these two registers share the same address, the following opera place.

- 1. Data is read in byte units.
- 2. The CPU sets or resets the bit to be manipulated with the bit-manipulation instruction
- 3. The written data is written again in byte units to the timer load register.

The timer is counting, so the value read is not necessarily the same as the value in the tiregister. As a result, bits other than the intended bit in the timer counter may be modified modified value may be written to the timer load register.




Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Address

PCR5	0	0	1	1	1	1	1	
PDR5	1	0	0	0	0	0	0	

• BSET instruction executed instruction

BSET #0, @PDR5

The BSET instruction is executed for port 5.

• After executing BSET instruction

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	0	1	0	0	0	0	0

Since P57 and P56 are input pins, the CPU reads the pin states (low-level and high-le

- Description on operation
- 1. When the BSET instruction is executed, first the CPU reads port 5.

input).
P55 to P50 are output pins, so the CPU reads the value in PDR5. In this example PDF

value of H'80, but the value read by the CPU is H'40.

2. Next, the CPU sets bit 0 of the read data to 1, changing the PDR5 data to H'41.

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0

### • BSET instruction executed

BSET #0, @RAMO

The BSET instruction is executed designating the work area (RAM0).

## • After executing BSET instruction

MOV.B @RAM0, R0L MOV.B R0L, @PDR5

The work area (RAM0) value is written to PDR5

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0



Rev. 4.00 Aug 23, 2006 Pa

Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level	
PCR5	0	0	1	1	1	1	1	
PDR5	1	0	0	0	0	0	0	

Output

Output

# BCLR instruction executed

Input/output

@PCR5 BCLR #0,

The BCLR instruction is executed for PCR5.

Output

Output

Output

# After executing RCI R instruction

Input

Input

Arter executing Belly instruction							
	P57	P56	P55	P54	P53	P52	P51
Input/output	Output	Output	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	1	1	1	1	1	1	1
PDR5	1	0	0	0	0	0	0

- Description on operation 1. When the BCLR instruction is executed, first the CPU reads PCR5. Since PCR5 is a v
- register, the CPU reads a value of H'FF, even though the PCR5 value is actually H'3F
- 2. Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE.

3. Finally, H'FE is written to PCR5 and BCLR instruction execution ends. As a result of this operation, bit 0 in PCR5 becomes 0, making P50 an input port. How

bits 7 and 6 in PCR5 change to 1, so that P57 and P56 change from input pins to outp To prevent this problem, store a copy of the PDR5 data in a work area in memory and

manipulate data of the bit in the work area, then write this data to PDR5. Rev. 4.00 Aug 23, 2006 Page 56 of 594



PDR5	1	0	0	0	0	0	0	
RAM0	0	0	1	1	1	1	1	

# BCLR instruction executed

BCLR	#0,	@RAM0	The BCLR instructions executed for the PCR5 w
			(RAM0).

# • After executing BCLR instruction

MOV.B @RAM0, R0L	The work area (RAM0) value is written to PCR5
MOV.B ROL, @PCR5	, , ,

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

Rev. 4.00 Aug 23, 2006 Page 58 of 594 REJ09B0093-0400



External interrupts other than NMI and internal interrupts other than address break a by the I bit in CCR, and kept masked while the I bit is set to 1. Exception handling s the current instruction or exception handling ends, if an interrupt request has been is



Rev. 4.00 Aug 23, 2006 Pa

Reserved for system use	Break interrupts (mode transition)	2	H'0004 to H'0005
External interrupt	NMI	3	H'0006 to H'0007
Reserved for system use	Break conditions satisfied	4	H'0008 to H'0009
Address break	Break conditions satisfied	5	H'000A to H'000B
External interrupts	IRQ0	6	H'000C to H'000D
	IRQ1	7	H'000E to H'000F
	IRQAEC	8	H'0010 to H'0011
	IRQ3	9	H'0012 to H'0013
	IRQ4	10	H'0014 to H'0015
	WKP0	11	H'0016 to H'0017
	WKP1	12	H'0018 to H'0019
	WKP2	13	H'001A to H'001B
	WKP3	14	H'001C to H'001D
	WKP4	15	H'001E to H'001F
	WKP5	16	H'0020 to H'0021
	WKP6	17	H'0022 to H'0023

Rev. 4.00 Aug 23, 2006 Page 60 of 594

WKP7

Exception Handling Vector Table.



18

For details on the vector table of internal interrupts, refer to section 4.5, Interru

19 to 43

H'0024 to H'0025

H'0026 to H'0056

REJ09B0093-0400

Internal interrupts\*

system use Reserved for

	For details, see section 21, Power-On Reset Circuit.
Watchdog timer	Counter overflow
	For details, see section 14, Watchdog Timer.

## 3.2.1 Reset Exception Handling

When a reset source occurs, all processing halts and the LSI enters the reset state. A rese initializes the internal state of the CPU and the registers of on-chip peripheral modules.

To ensure that this LSI is reset using the  $\overline{RES}$  pin, proceed as follows.

- At power-on, or if the system clock pulse generator is stopped Hold the RES pin low until the operation of the clock pulse generator stabilizes.
- If the system clock pulse generator is running
   Hold the RES pin for the duration of the t<sub>REL</sub> state specified in the electrical character

When a reset source is generated, reset exception handling starts and the LSI performs to following operations.

- The internal state of the CPU and the registers of the on-chip peripheral modules are and the I bit in CCR is set to 1.
   The reset exception handling vector address (H'0000 and H'0001) is read and transfer
- 2. The reset exception handling vector address (H'0000 and H'0001) is read and transfe PC, and then program execution starts from the address indicated by the PC.

The reset exception handling sequence triggered by the  $\overline{\text{RES}}$  pin is shown in figure 3.1.






Figure 3.1 Reset Exception Handling Sequence

#### 3.2.2 Interrupt Immediately after Reset

Immediately after a reset, if an interrupt is accepted before the stack pointer (SP) is initial and CCR will not be pushed onto the stack correctly, resulting in program runaway. To p this, immediately after reset exception handling all interrupts are masked. For this reason initial program instruction is always executed immediately after a reset. This instruction initialize the stack pointer (e.g. MOV.L #xx: 32, SP).

Rev. 4.00 Aug 23, 2006 Page 62 of 594 REJ09B0093-0400



NMI is an interrupt with the highest priority and accepted at all times. Interrupts are con the interrupt controller. The interrupt controller can set interrupts other than NMI to one mask levels in order to control multiple interrupts. The interrupt priority registers A to E IPRE) of the interrupt controller set the interrupt mask level.

For details on interrupts, see section 4, Interrupt Controller.




Figure 3.2 Interrupt Sources and their Numbers



Rev. 4.00 Aug 23, 2006 Pa

2006 Pa




Figure 3.3 Stack Status after Exception Handling


Rev. 4.00 Aug 23, 2006 Page 64 of 594

REJ09B0093-0400

RENESAS

7 0 0 10 10 10 10 10 10 10 10 10 10 10 10	<del>-</del>	
Instruction fetch	4	
Internal processing	4	
Note: * Excluding EEPMOV instruction.		





setting an odd address in SP may cause a program to crash. An example is shown in figu

Figure 3.4 Operation when Odd Address is Set in SP

During interrupt exception handling or when an RTE instruction is executed, CCR contersaved and restored in word size. Both the upper and lower bytes of word data are saved to stack; on return, the even address contents are restored to CCR while the odd address contiguored.

Rev. 4.00 Aug 23, 2006 Page 66 of 594 REJ09B0093-0400

RENESAS

request flag may be set to 1, even if a valid edge has not arrived on the selected IRQAE IECPWM (PWM output for the AEC). Therefore, be sure to clear the interrupt request f after switching the pin function.

Table 3.4 shows the conditions under which interrupt request flags are set to 1 in this wa



Rev. 4.00 Aug 23, 2006 Pa

		switching are different (e.g., when the rising edge has been select the ECPWME bit in AEGSR is changed from 1 to 0 while the IRQA low and IECPWM is 1).
	IRRI1	When the IRQ1 bit in PMRB is changed from 0 to 1 while the IRQ1 low and the IEG1 bit in IEGR is 0.
		When the IRQ1 bit in PMRB is changed from 1 to 0 while the IRQ1 low and the IEG1 bit in IEGR is 1.
	IRRI0	When the IRQ0 bit in PMRB is changed from 0 to 1 while the IRQ0 low and the IEG0 bit in IEGR is 0.
		When the IRQ0 bit in PMRB is changed from 1 to 0 while the $\overline{\text{IRQ0}}$ low and the IEG0 bit in IEGR is 1.
IWPR	IWPF7	When the WKP7 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WK}}$ low.
- - -	IWPF6	When the WKP6 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WK}}$ low.
	IWPF5	When the WKP5 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WK}}$ low.
	IWPF4	When the WKP4 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WK}}$ low.
	IWPF3	When the WKP3 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WK}}$ low.
	IWPF2	When the WKP2 bit in PMR5 is changed from 0 to 1 while the $\overline{\text{WK}}$ low.
	IWPF1	When the WKP1 bit in PMR5 is changed from 0 to 1 while the $\overline{ m WK}$

When an edge as designated by the AIEGS1 and AIEGS0 bits in A detected because the values of the IRQAEC pin and of IECPWM a

IRREC2

IWPF0

low.

low.

Rev. 4.00 Aug 23, 2006 Page 68 of 594 RENESAS REJ09B0093-0400



When the WKP0 bit in PMR5 is changed from 0 to 1 while the WK

determining its value is complicated.




Figure 3.5 Port Mode Register (or AEGSR) Setting and Interrupt Request
Clearing Procedure

BCLR #1, @IRR1:8

instruction is executing.

MOV.B R1L, @IRR1:8 (set the value of R1L to B'11111101)

#### (2) Example of a malfunction

When flags are cleared with multiple instructions, other flags might be cleared during except the instructions, even though they are currently set, and this will cause a malfunction.

Here is an example in which IRRI0 is cleared and disabled in the process of clearing IRR in IRR1).

MOV.B @IRR1:8,R1L ..... IRRIO = 0 at this time

AND.B  $\#B'111111101,R1L \dots$  Here, IRRI0 = 1

MOV.B R1L,@IRR1:8 ..... IRRIO is cleared to 0

In the above example, it is assumed that an IRQ0 interrupt is generated while the AND.B

The IRQ0 interrupt is disabled because, although the original objective is clearing IRRI1 also cleared.

REJ09B0093-0400



- Interrupts can be enabled or disabled in three levels by the INTM1 and INTM0 bits interrupt mask register (INTM).
- Fourteen external interrupts

NMI is the highest-priority interrupt, and is accepted at all times. Rising or falling edsensing can be selected for NMI. Rising or falling edge sensing can be selected for I IRQ1, IRQ3, IRQ4, and WKP0 to WKP7. Rising, falling, or both edge sensing can be for IRQAEC.

A block diagram of the interrupt controller is shown in figure 4.1.




Figure 4.1 Block Diagram of Interrupt Controller

ĪRQ4	Input	Maskable external interrupt pins
ĪRQ3	Input	Rising or falling edge can be selected
ĪRQ1	Input	
ĪRQ0	Input	
WKP7 to WKP0	Input	Maskable external interrupt pins Accepted at a rising or falling edge

## 4.3 Register Descriptions

The interrupt controller has the following registers.

- Interrupt edge select register (IEGR)
- Wakeup edge select register (WEGR)
- Interrupt enable register 1 (IENR1)
- Interrupt enable register 2 (IENR2)
- Interrupt request register 1 (IRR1)
- Interrupt request register 2 (IRR2)Wakeup interrupt request register (IWPR)
- Interrupt priority register A (IPRA)
- interrupt priority register A (ii KA
- Interrupt priority register B (IPRB)Interrupt priority register C (IPRC)
- Interrupt priority register D (IPRD)
- Interrupt priority register E (IPRE)
- Interrupt priority register E (II KE
- Interrupt mask register (INTM)

Rev. 4.00 Aug 23, 2006 Page 72 of 594

5	ADTRGNEG	0	R/W	ADTRG Edge Select
				0: Detects a falling edge of the ADTRG pin in
				1: Detects a rising edge of the ADTRG pin in
4	IEG4	0	R/W	IRQ4 Edge Select
				0: Detects a falling edge of the IRQ4 pin input
				1: Detects a rising edge of the IRQ4 pin input
3	IEG3	0	R/W	IRQ3 Edge Select
				0: Detects a falling edge of the IRQ3 pin input
				1: Detects a rising edge of the IRQ3 pin input
2	_	_	_	Reserved
1	IEG1	0	R/W	IRQ1 Edge Select
				0: Detects a falling edge of the IRQ1 pin input
				1: Detects a rising edge of the IRQ1 pin input
0	IEG0	0	R/W	IRQ0 Edge Select
				0: Detects a falling edge of the IRQ0 pin input

R/W

TMIF Edge Select

0: Detects a falling edge of the TMIF pin input1: Detects a rising edge of the TMIF pin input

1: Detects a rising edge of the IRQ0 pin inpu

Rev. 4.00 Aug 23, 2006 Pa

REJ09

TMIFEG

				1: Detects a rising edge of the $\overline{\text{WKP6}}$ pin input
5	WKEGS5	0	R/W	WKP5 Edge Select
				0: Detects a falling edge of the $\overline{\text{WKP5}}$ pin input
				1: Detects a rising edge of the $\overline{\text{WKP5}}$ pin input
4	WKEGS4	0	R/W	WKP4 Edge Select
				0: Detects a falling edge of the $\overline{\text{WKP4}}$ pin input
				1: Detects a rising edge of the $\overline{\text{WKP4}}$ pin input
3	WKEGS3	0	R/W	WKP3 Edge Select
				0: Detects a falling edge of the $\overline{\text{WKP3}}$ pin input
				1: Detects a rising edge of the $\overline{\text{WKP3}}$ pin input
2	WKEGS2	0	R/W	WKP2 Edge Select
				0: Detects a falling edge of the WKP2 pin input
				1: Detects a rising edge of the $\overline{\text{WKP2}}$ pin input
1	WKEGS1	0	R/W	WKP1 Edge Select
				0: Detects a falling edge of the $\overline{\text{WKP1}}$ pin input

0: Detects a falling edge of the WKP6 pin input

1: Detects a rising edge of the WKP1 pin input

0: Detects a falling edge of the WKP0 pin input
1: Detects a rising edge of the WKP0 pin input

Rev. 4.00 Aug 23, 2006 Page 74 of 594

REJ09B0093-0400

0

RENESAS

WKP0 Edge Select

WKEGS0

0

R/W

				The IRQ4 interrupt request is enabled when t set to 1.
3	IEN3	0	R/W	IRQ3 Interrupt Request Enable
				The IRQ3 interrupt request is enabled when t set to 1.
2	IENEC2	0	R/W	IRQAEC Interrupt Request Enable
				The IRQAEC interrupt request is enabled who is set to 1.
1	IEN1	0	R/W	IRQ1 Interrupt Request Enable
				The IRQ1 interrupt request is enabled when t set to 1.
0	IEN0	0	R/W	IRQ0 Interrupt Request Enable

R/W

R/W

5

4

**IENWP** 

IEN4

0

This bit is always read as 1.

when this bit is set to 1.

Wakeup Interrupt Request Enable

IRQ4 Interrupt Request Enable

The WKP7 to WKP0 interrupt requests are er

The IRQ0 interrupt request is enabled when t

RENESAS

set to 1.

REJ09

Rev. 4.00 Aug 23, 2006 Pa

				this bit is set to 1.
5	_	0	R/W	Reserved
				This bit is read/write enable reserved bit.
4	_	1	R/W	Reserved
				This bit is always read as 1.
3	IENTFH	0	R/W	Timer FH Interrupt Request Enable
				The timer FH interrupt request is enabled when is set to 1.
2	IENTFL	0	R/W	Timer FL Interrupt Request Enable
				The timer FL interrupt request is enabled when

R/W

R/W

is set to 1.

Reserved

This bit is always read as 1.

enabled when this bit is set to 1.

Asynchronous Event Counter Interrupt Reques

The asynchronous event counter interrupt requ

The A/D converter interrupt request is enabled

1

0

**IENEC** 

Rev. 4.00 Aug 23, 2006 Page 76 of 594

RENESAS

0

				When the IRQ4 pin is set as the interrupt input the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
3	IRRI3	0	R/(W)*	IRQ3 Interrupt Request Flag
				[Setting condition]
				When the IRQ3 pin is set as the interrupt input the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
2	IRREC2	0	R/(W)*	IRQAEC Interrupt Request Flag

When 0 is written to this bit

R/(W)\*

0

1

IRRI1

[Setting condition]

[Clearing condition]

[Setting condition]

[Clearing condition]

When 0 is written to this bit

IRQ1 Interrupt Request Flag

the specified edge is detected

When the IRQAEC pin is set as the interrupt

When the IRQ1 pin is set as the interrupt inpu

and the specified edge is detected

## 4.3.6 Interrupt Request Register 2 (IRR2)

IRR2 indicates the interrupt request status of the direct transition, A/D converter, timer F asynchronous event counter.

Bit	Bit Name	Initial Value	R/W	Description
7	IRRDT	0	R/(W)*	Direct Transition Interrupt Request Flag
				[Setting condition]
				When the SLEEP instruction is executed and of transition is made while the DTON bit in SYSC to 1
				[Clearing condition]
				When 0 is written to this bit
6	IRRAD	0	R/(W)*	A/D Converter Interrupt Request Flag
				[Setting condition]
				When A/D conversion ends
				[Clearing condition]
				When 0 is written to this bit
5	_	0	R	Reserved
				This bit is always read as 0.
4	_	1	R/W	Reserved
				This bit is always read as 1.

[Clearing	dition]
When (	tten to this bit
R/W Reserv	
This bit	ays read as 1.
R/(W)* Asynch	s Event Counter Interrupt Reque
[Setting	ition]
When t	nchronous event counter overflo
[Clearing	dition]
When 0	tten to this bit
When t [Clearing the control of the	rnchronous event dition]

Note: \* Only a write of 0 for flag clearing is possible.



				When 0 is written to this bit
6	IWPF6	0	R/W	WKP6 Interrupt Request Flag
				[Setting condition]
				When the $\overline{\text{WKP6}}$ pin is set as the interrupt input he specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
5	IWPF5	0	R/W	WKP5 Interrupt Request Flag
				[Setting condition]
				When the $\overline{\text{WKP5}}$ pin is set as the interrupt input he specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
4	IWPF4	0	R/W	WKP4 Interrupt Request Flag
				[Setting condition]
				When the $\overline{\text{WKP4}}$ pin is set as the interrupt input he specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
3	IWPF3	0	R/W	WKP3 Interrupt Request Flag
				[Setting condition]
				When the $\overline{\text{WKP3}}$ pin is set as the interrupt input he specified edge is detected
				[Clearing condition]

Rev. 4.00 Aug 23, 2006 Page 80 of 594 RENESAS REJ09B0093-0400



When 0 is written to this bit

				When the WKP1 pin is set as the interrupt in the specified edge is detected
				[Clearing condition]
				When 0 is written to this bit
0	IWPF0	0	R/W	WKP0 Interrupt Request Flag
				[Setting condition]
				When the WKP0 pin is set as the interrupt in the specified edge is detected
				[Clearing condition]

When 0 is written to this bit

Rev. 4.00 Aug 23, 2006 Pa

IPRn6 0	R/W	source.		
				00: Mask level 0 (Lowest)
				01: Mask level 1
				1*: Mask level 2 (Highest)
	IPRn5	0	R/W	Set the mask level of the corresponding interru
	IPRn4	0	R/W	source.
				00: Mask level 0 (Lowest)
				01: Mask level 1
				1*: Mask level 2 (Highest)
	IPRn3	0	R/W	Set the mask level of the corresponding interru
	IPRn2	0	R/W	source.
				00: Mask level 0 (Lowest)
				01: Mask level 1
				1*: Mask level 2 (Highest)
	IPRn1	0	R/W	Set the mask level of the corresponding interru
	IPRn0	0	R/W	source.
				00: Mask level 0 (Lowest)

6

5

2

[Legend]

01: Mask level 1

1\*: Mask level 2 (Highest)

RENESAS

\*: Don't care.

n = A to E

Rev. 4.00 Aug 23, 2006 Page 82 of 594

REJ09B0093-0400

0	INTM0	0	R/W	1*: Mask an interrupt with mask level 1 or les
				01: Mask an interrupt with mask level 0
				00: Accept all interrupts

[Legend] \*: Don't care.

## 4.4 Interrupt Sources

## **4.4.1** External Interrupts

There are 14 external interrupts: NMI, WKP7 to WKP0, IRQ4, IRQ3, IRQAEC, IRQ1,

NMI is the highest-priority interrupt, and is always accepted by the CPU regardless of the

### (1) NMI Interrupt

the I bit in CCR. The NMIEG bit in IEGR can be used to select whether an interrupt is r at a rising edge or a falling edge on the NMI pin.

#### (2) WKP7 to WKP0 Interrupts

WKP0 pins.

When the rigins or followed as is input while the WKP7 to WKP0 pin functions are

WKP7 to WKP0 interrupts are requested by the rising or falling edge input signals at the

When the rising or falling edge is input while the  $\overline{WKP7}$  to  $\overline{WKP0}$  pin functions are sele PMR5, the corresponding bit in IWPR is set to 1 and an interrupt request is generated.

Clearing the IENWP bit in IENR1 to 0 disables the wakeup interrupt request to be accepting the I bit in CCR to 1 masks all interrupts.



selected by PMRB and PMR9, the corresponding bit in IRR1 is set to 1 and an interrupt regenerated.

Clearing the IEN4, IEN3, IEN1, and IEN0 bits in IENR1 to 0 disables the interrupt reque accepted. Setting the I bit in CCR to 1 masks all interrupts.

The interrupt mask level can be set by IPR.

#### (4) IRQAEC Interrupts

An IRQAEC interrupt is requested by an input signal at the IRQAEC pin or IECPWM (Poutput for the AEC). When the IRQAEC pin is used as an external interrupt pin, clear the ECPWME bit in AEGSR to 0.

Using the AIEGS1 and AIEGS0 bits in AEGSR, it is possible to select whether an interrugenerated by a rising edge, falling edge, or both edges.

When the IENEC2 bit in IENR1 is set to 1 and the specified edge is input, the correspond IRR1 is set to 1 and an interrupt request is generated.

When exception handling for the IRQAEC interrupt is accepted, the I bit in CCR is set to The interrupt mask level can be set by IPR.

Rev. 4.00 Aug 23, 2006 Page 84 of 594



#### Interrupt Exception Handling Vector Table

Table 4.2 shows interrupt exception handling sources, vector addresses, and interrupt pr The lower the vector number, the higher the priority. The priority within a module is fix levels for interrupts other than NMI and address break can be modified by IPR.



Rev. 4.00 Aug 23, 2006 Pa

	IRQ3	9	H'0012	IPRA1, IPRA0
	IRQ4	10	H'0014	
	WKP0	11	H'0016	IPRB7, IPRB6
	WKP1	12	H'0018	
	WKP2	13	H'001A	
	WKP3	14	H'001C	
	WKP4	15	H'001E	
	WKP5	16	H'0020	
	WKP6	17	H'0022	
	WKP7	18	H'0024	
RTC	0.25-second overflow	19	H'0026	IPRB5, IPRB4
	0.5-second overflow	20	H'0028	
	Second periodic overflow	21	H'002A	
	Minute periodic overflow	22	H'002C	
	Hour periodic overflow	23	H'002E	
	Day-of-week periodic overflow	24	H'0030	
	Week periodic overflow	25	H'0032	
	Free-running overflow	26	H'0034	

Rev. 4.00 Aug 23, 2006 Page 86 of 594 REJ09B0093-0400



Timer F	Timer FL compare match Timer FL overflow	35	H'0046
	Timer FH compare match Timer FH overflow	36	H'0048
SCI4*	Receive data full/transmit data empty Transmit end/receive error	37	H'004A
SCI3_1	Transmit completion/transmit data empty Receive data full/overrun error Framing error/parity error	38	H'004C
SCI3_2	Transmit completion/transmit data empty Receive data full/overrun error Framing error/parity error	39	H'004E
IIC	Transmit data empty/transmit end Receive data full/overrun error NACK detection Arbitration/overrun error	40	H'0050
10-bit A/D	A/D conversion end	42	H'0054
(SLEEP instruction execution)	Direct transition	43	H'0056

capitule/compare match) TG2B (TG2B input

capture/compare match) TCI2V (overflow 2)

33

34

H'0042

H'0044

IPRC3, IPRC2

IPRC1, IPRC0

IPRD7, IPRD6

IPRD5, IPRD4

IPRD3, IPRD2

IPRE7, IPRE6

IPRE5, IPRE4

Rev. 4.00 Aug 23, 2006 Pa



Tour-level interrupt masking is controlled according to the combination of the roll in CC INTM1 and INTM0 bits in INTM.

Table 4.3 **Interrupt Control States** 

CCR	I	NTM		
ī	INTM1	INTM0	States	
1	*	*	All interrupts other than NMI and address break are mas	
0	1	*	Interrupts with mask level 1 or less are masked.	
	0	1	Interrupts with mask level 0 are masked.	
	0	0	All interrupts are accepted.	
[Logond	1*· Don't co	ro		

[Legend]\*: Don't care.

- 1. If an interrupt source whose enable bit is set to 1 occurs, an interrupt request is sent to interrupt controller.
- 2. The following control operations are performed by referencing the INTM1 and INTM INTM and the I bit in CCR.
  - When the I bit is set to 1, the interrupt request is held pending.
  - When the I bit is cleared to 0 and the INTM1 bit is set to 1, interrupts with mask 1 below are held pending.
  - When the I bit is cleared to 0, the INTM1 bit is cleared to 0, and the INTM0 bit is interrupt requests with mask level 0 are held pending.
  - When the I bit, INTM1 bit, and INTM0 bit are all cleared to 0, all interrupt reques accepted.
- 3. If contention occurs between interrupts that are not held pending by the INTM1 and bits in the INTM register and the I bit in CCR, the interrupt with the highest priority a in table 4.2 is selected, regardless of the IPR setting.






Figure 4.2 Flowchart of Procedure Up to Interrupt Acceptance



Rev. 4.00 Aug 23, 2006 Pa

Rev. 4.00 Aug 23, 2006 Page 90 of 594 REJ09B0093-0400

RENESAS




Figure 4.3 Interrupt Exception Handling Sequence



3	PC, CCR stack	4			
4	Vector fetch	4			
5	Instruction fetch*2	4			
6	Internal processing*3	4			
	Total	19 to 41			
Notes	otes: 1. One state for internal interrupts and two states for external interrupts.				
	2. Profetch after interrupt accontance and interrupt handling routine profetch				

- - 2. Prefetch after interrupt acceptance and interrupt handling routine prefetch.
- 3. Internal processing after interrupt acceptance and internal processing after vec

Rev. 4.00 Aug 23, 2006 Page 92 of 594

will be executed for the higher-priority interrupt, and the lower-priority interrupt will be The same also applies when an interrupt source flag is cleared to 0.

Figure 4.4 shows an example in which the TGIEA bit in TIER of the 16-bit timer pulse is cleared to 0.




Figure 4.4 Contention between Interrupt Generation and Disabling

The above contention will not occur if an enable bit or interrupt source flag is cleared to the interrupt is masked.



Rev. 4.00 Aug 23, 2006 Pa

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W inst

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during trannot accepted until the transfer is completed.

With the EEPMOV.W instruction, even if an interrupt request other than the NMI is issue transfer, the interrupt is not accepted until the transfer is completed. If the NMI interrupt issued, NMI exception handling starts at a break in the transfer cycle. The PC value saved stack in this case is the address of the next instruction.

Therefore, if an NMI interrupt is generated during execution of an EEPMOV.W instruction following coding should be used.

L1: EEPMOV.W

MOV.W R4,R4

BNE L1

#### 4.7.4 IENR Clearing

When an interrupt request is disabled by clearing the interrupt enable register or when the request register is cleared, the interrupt request should be masked (I bit = 1). If the above is executed while the I bit is 0 and contention between the instruction execution and the i request generation occurs, exception handling, which corresponds to the interrupt request generated after instruction execution of the above operation is completed, is executed.

REJ09B0093-0400




Figure 5.1 Block Diagram of Clock Pulse Generators (Flash Memory Version

Figure 5.1 Block Diagram of Clock Pulse Generators (Masked ROM Version)

The basic clock signals that drive the CPU and on-chip peripheral modules are  $\phi$  and  $\phi_{\text{\tiny SUB}}$  system clock is divided by prescaler S to become a clock signal from  $\phi/8192$  to  $\phi/2$ . Both system clock and subclock signals are provided to the on-chip peripheral modules.

Since the on-chip oscillator is available for the masked ROM version, the reference clock selected to be output from the on-chip oscillator or system clock oscillator by the input le IRQAEC pin.

Rev. 4.00 Aug 23, 2006 Page 96 of 594

REJ09B0093-0400



7	32KSTOP	0	R/W	Subclock Oscillator Operation Control	
				0: Subclock oscillator operates	
				1: Subclock oscillator stops	
6	_	0	R/W	Reserved	
				This bit is readable/writable.	
5 to 0	_	All 0	_	Reserved	
				These bits cannot be modified.	

Rev. 4.00 Aug 23, 2006 Pa

				163613.
				0: IRQAEC pin set to GND during resets
				1: IRQAEC pin set to Vcc during resets
1	OSCF	_	R	OSC flag
				This bit indicates the oscillator operating with the clock pulse generator.
				<ol><li>System clock oscillator operating (on-chip os stopped)</li></ol>
				<ol> <li>On-chip oscillator operating (system clock os stopped)</li> </ol>
0	_	0	R/W	Reserved

malfunction.

This bit indicates the IRQAEC pin input level se

Never write 1 to this bit, as it can cause the LS

Rev. 4.00 Aug 23, 2006 Page 98 of 594

REJ09B0093-0400



RENESAS




Figure 5.2 Typical Connection to Crystal Resonator



Rev. 4.00 Aug 23, 2006 Pa

RF.J0

	Co., Ltd.	CSTLS4M19G56-B0	47pF (on-chip)

Figure 5.3 Typical Connection to Ceramic Resonator

#### 5.2.3 External Clock Input Method

Connect an external clock signal to pin OSC1, and leave pin OSC2 open. Figure 5.4 show typical connection. The duty cycle of the external clock signal must be 45 to 55%.




Figure 5.4 Example of External Clock Input

# 5.2.4 On-Chip Oscillator Selection Method (Supported only by the Masked RON Version)

The on-chip oscillator is selected by the input level of the IRQAEC pin during a reset. The selection method of the system clock oscillator and the on-chip oscillator is listed in table input level of the IRQAEC pin during a reset\* should be fixed either to Vcc or GND, dependent on the oscillator type to be selected. The setting takes effect when the rest is cleared. Whe chip oscillator is selected, to connect a resonator to OSC1 or OSC2 is not necessary. In the

Note: \* This reset represents an external reset or power-on reset, but not a reset by the watchdog timer.

Rev. 4.00 Aug 23, 2006 Page 100 of 594


REJ09B0093-0400

the OSC1 pin should be fixed to Vcc or GND.

RENESAS

Clock pulses can be supplied to the subclock generator by connecting a 32.768-kHz or 3 crystal resonator, as shown in figure 5.5. Notes described in section 5.5.2, Notes on Boa also apply to this connection.

The 32KSTOP bit in the SUB32CR register can stop the subclock oscillator with the sul oscillator program. To stop the subclock oscillator, set the SUB32CR register in active i When restoring from the subclock stopped condition, use the subclock after the oscillati stabilization time has elapsed, as the same as for the power supply.



**Epson Toyocom** 

Figure 5.5 Typical Connection to 32.768-kHz/38.4-kHz Crystal Resonato

C-001R

Figure 5.6 shows the equivalent circuit of the crystal resonator.

32.768 kHz

 $C_1$ 

7 pF

 $35 \text{ k}\Omega \text{ m}$ 

Notes on Use of Subclock Generator Circuit

The drive capacity of the subclock generator circuit is limited in order to reduce current consumption when operating in the subclock mode. As a result, there may not be sufficie additional margin to accommodate some resonators. Be sure to select a resonator with an equivalent series resistance (R<sub>s</sub>) corresponding to that shown in figure 5.6.

#### 5.3.2 Pin Connection when not Using Subclock

When the subclock is not used, connect the X<sub>1</sub> pin to GND and leave the X, pin open, as figure 5.7.




Figure 5.7 Pin Connection when not Using Subclock

Figure 5.8 Pin Connection when Inputting External Clock

Frequency	Subclock (φw)
Duty	45% to 55%

## 5.4 Prescalers

This LSI is equipped with an on-chip prescaler (prescaler S).

Prescaler S is a 13-bit counter using the system clock  $(\phi)$  as its input clock. Its prescaled provide internal clock signals for on-chip peripheral modules.

#### 5.4.1 Prescaler S

Prescaler S is a 13-bit counter using the system clock ( $\phi$ ) as its input clock. A divided or used as an internal clock of an on-chip peripheral module. Prescaler S is initialized to H reset, and starts counting up on exit from the reset state. In standby mode, watch mode, mode, and subsleep mode, the system clock pulse generator stops. Prescaler S also stops initialized to H'0000. The CPU cannot read from or write to prescaler S.

The output from prescaler S is shared by the on-chip peripheral modules. In active (med speed) mode and sleep (medium-speed) mode, the clock input to prescaler S is determined division ratio designated by the MA1 and MA0 bits in SYSCR2.



resonator arrangement.




Figure 5.9 Example of Crystal and Ceramic Resonator Arrangement

REJ09B0093-0400






Figure 5.10 Negative Resistance Measurement and Circuit Modification Sugg




Figure 5.11 Example of Incorrect Board Design

Note: When a crystal resonator or ceramic resonator is connected, consult with the crys resonator and ceramic resonator manufacturers to determine the circuit constants the constants differ according to the resonator, stray capacitance of the mounting and so on.

#### 5.5.3 Definition of Oscillation Stabilization Wait Time

operating mode when a transition is made from standby mode, watch mode, or subactive active (high-speed/medium-speed) mode, with an resonator connected to the system clock oscillator.

Figure 5.12 shows the oscillation waveform (OSC2), system clock  $(\phi)$ , and microcomput

As shown in figure 5.12, when a transition is made from a mode in which the system close oscillator is halted to active (high-speed/medium-speed) mode, the sum of the following (oscillation start time and wait time) is required.

#### (1) Oscillation Start Time

The time from the point at which the system clock oscillator oscillation waveform starts twhen an interrupt is generated, until generation of the system clock starts.

Rev. 4.00 Aug 23, 2006 Page 106 of 594

REJ09B0093-0400






Figure 5.12 Oscillation Stabilization Wait Time

The required the oscillation stabilization time is the same as the "oscillation stabilization at power-on specified in the AC characteristics. Set STS2 to STS0 in SYSCR1 so that this equal to or greater than  $t_{\rm RC}$ .

If a resonator is connected to the system clock oscillator, it is important to carefully evaluate characteristics of the actual circuitry mounted on the board when a transition is made from mode, watch mode, or subactive mode to active (high-speed/medium-speed) mode. Set a that will allow sufficient increase in the oscillation amplitude of OSC1 and OSC2. The estart time will differ depending on the mounted circuitry constants and stray capacitance. Therefore, consult with the manufacturer of the resonator when setting the oscillation st wait time.



Rev. 4.00 Aug 23, 2006 Pag

the power supply potential. In this state, the oscillation waveform may be disrupted, lead unstable system clock and incorrect operation of the microcomputer.

STS0) (bits 6 to 4 in the system control register 1 (SYSCR1)) to give a longer wait time.

If incorrect operation occurs, change the setting of the standby timer select bits 2 to 0 (ST

For example, if incorrect operation occurs with a wait time setting of 1,024 states, check operation with a wait time setting of 2,048 states or more.

If the same kind of incorrect operation occurs after a reset as after a state transition, hold pin low for a longer period.

#### 5.5.6 Note on Using Power-On Reset Circuit

The LSI's internal power-on reset circuit can be adjusted by connecting an external capacithe  $\overline{RES}$  pin. Adjust the capacitance of the external capacitor to ensure sufficient oscillation stabilization time before reset clearing. For details, see section 21, Power-On Reset Circuit



- Subactive mode The CPU and all on-chip peripheral modules are operable on the subclock. The subc frequency can be selected from  $\phi w/2$ ,  $\phi w/4$ , and  $\phi w/8$ . • Sleep (high-speed) mode
- The CPU halts. On-chip peripheral modules are operable on the system clock.
  - Sleep (medium-speed) mode
  - The CPU halts. On-chip peripheral modules are operable on the system clock. The s clock frequency can be selected from  $\phi$ osc/8,  $\phi$ osc/16,  $\phi$ osc/32, and  $\phi$ osc/64.
  - Subsleep mode

Standby mode

- The CPU halts. The on-chip peripheral modules are operable on the subclock. The st frequency can be selected from  $\phi w/2$ ,  $\phi w/4$ , and  $\phi w/8$ .
- Watch mode The CPU halts. The on-chip peripheral modules are operable on the subclock.
  - The CPU and all on-chip peripheral modules halt.
- Module standby function Independent of the above modes, power consumption can be reduced by halting onperipheral modules that are not used in module units.

In this manual, active (high-speed) mode and active (medium-speed) mode are of called active mode.

SYSCRI	controls the	power-down	modes, as	well as SYSCR2.	

Bit	Bit Name	Initial Value	R/W	Description
7	SSBY	0	R/W	Software Standby
				Selects the mode to transit after the execution SLEEP instruction.
				0: A transition is made to sleep mode or subsle
				1: A transition is made to standby mode or water
				For details, see table 6.2.
6	STS2	0	R/W	Standby Timer Select 2 to 0
5	STS1	0	R/W	Designate the time the CPU and peripheral mo
4	STS0	0		wait for stable clock operation after exiting from mode, subactive mode, subsleep mode, or wat to active mode or sleep mode due to an interru designation should be made according to the of frequency so that the waiting time is at least equescillation stabilization time. The relationship be the specified value and the number of wait stat shown in table 6.1.
				When an external clock is to be used, the minir value (STS2 = 1, STS1 = 0, STS0 = 1) is reconfit the internal oscillator is used, the settings CT STS = 1, and STS0 = 0 are recommended. If the setting other than the recommended value made, operation may start before the end of the time.

Rev. 4.00 Aug 23, 2006 Page 110 of 594

0	MA0	1	R/W	Select the operating clock frequency in active speed) mode and sleep (medium-speed) mod MA1 and MA0 bits should be written to in active speed) mode or subactive mode.
				00: φOSC/8
				01: φOSC/16
				10: φOSC/32
				11: φOSC/64

R/W

**Operating Frequency and Waiting Time** Table 6.1

STS0

0

1

0

Bit

STS1

0

1

1

		1	2,048 states	1.024	0.488	0.
1	0	0	4,096 states	2.048	0.977	0.
		1	2 states (external clock input)	0.001	0.0005	0.
	1	0	8 states	0.004	0.0019	0.
		1	16 states	0.008	0.0038	0.

**Waiting Time** 

8,192 states

16,384 states

1,024 states

2 MHz

4.1

8.2

0.512

Note: Time unit is ms.

0

STS2

MA0

When an external clock is input, bits STS2 to STS0 should be set as external clock mode before mode transition is executed. When an external clock is not used, the should not be set as external clock input mode.

RENESAS

Rev. 4.00 Aug 23, 2006 Pag

REJ09

**Operating Frequenc** 

10

0.

1.

0.

4.19 MHz

1.953

3.907

0.244

			generates the oscillator clock ( $\phi_{\rm osc}$ ). This bit sel sampling frequency of $\phi_{\rm osc}$ when $\phi_{\rm w}$ is sampled $\phi_{\rm osc}$ = 2 to 10 MHz, clear this bit to 0. Set it to 1 internal oscillator is used.
			0: Sampling rate is $\phi_{\rm osc}/16$ .
			1: Sampling rate is $\phi_{\text{osc}}/4$ .
DTON	0	R/W	Direct Transfer on Flag
			Selects the mode to which the transition is made the SLEEP instruction is executed with bits SSI TMA3, and LSON in SYSCR1 and bit MSON in SYSCR2. For details, see table 6.2.
MSON	0	R/W	Medium Speed on Flag
			After standby, watch, or sleep mode is cleared, selects active (high-speed) or active (medium-smode.
			0: Operation in active (high-speed) mode
			1: Operation in active (medium-speed) mode
SA1	0	R/W	Subactive Mode Clock Select 1 and 0
SA0	0	R/W	Select the operating clock frequency in subaction subsleep modes. The values of SA1 and SA0 of

00:  $\phi_{W}/8$ 01:  $\phi_{W}/4$ 1X:  $\phi_{W}/2$ 

[Legend] X: Don't care.

3

2

0

Rev. 4.00 Aug 23, 2006 Page 112 of 594



change if they are written to in subactive mode

				SCI32 enters standby mode when this bit is $0.*^1$
4	ADCKSTP	1	R/W	A/D Converter Module Standby
				A/D converter enters standby mode when this cleared to 0.
3	_	1	R/W	Reserved
				This readable/writable bit is reserved.
2	TFCKSTP	1	R/W	Timer F Module Standby
				Timer F enters standby mode when this bit is 0.
1	FROMCKSTP*1*	<sup>4</sup> 1	R/W*1	Flash Memory Module Standby

R/W

R/W

R/W

SCI3 Module Standby\*2

SCI3 Module Standby\*2

SCI31 enters standby mode when this bit is of

1

6

5

0

S31CKSTP

S32CKSTP

RTCCKSTP

1

1

cleared to 0.

RTC Module Standby

REJ09

Flash memory enters standby mode when th

RTC enters standby mode when this bit is cle

			The IIC2 enters standby mode when this bit is 0.
4	PW2CKSTP 1	R/W	PWM2 Module Standby
			The PWM2 enters standby mode when this bit to 0.
3	AECCKSTP 1	R/W	Asynchronous Event Counter Module Standby
			The asynchronous event counter enters stands

R/W\*3

R/W

				The watchdog timer enters standby mode where is cleared to 0.
1	PW1CKSTP	1	R/W	PWM1 Module Standby
				The PWM1 enters standby mode when this bit to 0.

Watchdog Timer Module Standby

LCD Module Standby

The LCD controller/driver enters standby modern this bit is cleared to 0.
Notes: 1. This is a reserved bit which is not readable/writable in the masked ROM vers

rsic 2. When the SCI module standby is set, all registers in the SCI3 enter the reset s 3. This bit is valid when the WDON bit in TCSRW is 0. If this bit is cleared to 0 wl WDON bit is set to 1 (while the watchdog timer is operating), this bit is cleared

4. This bit should be set to 1 when the on-chip debugger is used.

- However, the watchdog timer does not enter module standby mode and contin operating. When the watchdog timer stops operating and the WDON bit is clear by software, this bit is valid and the watchdog timer enters module standby mo



2

0

WDCKSTP 1

**LDCKSTP** 

1



Rev. 4.00 Aug 23, 2006 Pag




Figure 6.1 Mode Transition Diagram

Rev. 4.00 Aug 23, 2006 Page 116 of 594

REJ09B0093-0400



			-		mode
0	0	0	*	1	Active (high- speed) mode (direct transition)
0	1	0	*	1	Active (medium- speed) mode (direct transition)
1	*	1	1	1	Subactive mode

0

0

0

0

1

0

1

0

1

1

1

1

1

1

0

0

1

1

1


0

0

0

0

0



(medium-

speed)

Standby

Standby

mode

mode

mode

Watch

mode

Watch

mode

Watch

(medium-

speed) mode

Active (high-

speed) mode

Active

Active

(mediumspeed) mode

Subactive

mode

(mediumspeed) mode

Active (high-

speed) mode

d

d

е

е

е

g

i

REJ09



(direct transition)

0	0	1	0	0	Standby mode	Active (high- speed) mode	d
0	1	1	0	0	Standby mode	Active (medium- speed) mode	d
0	0	1	1	0	Watch mode	Active (high- speed) mode	е
0	1	1	1	0	Watch mode	Active (medium- speed) mode	е
1	1	1	1	0	Watch mode	Subactive mode	е
0	0	0	*	1	Active (high- speed) mode (direct transition)	_	f
0	1	0	*	1	Active (medium- speed) mode (direct transition)	_	_
1	*	1	1	1	Subactive mode (direct transition)	_	i

mode

Rev. 4.00 Aug 23, 2006 Page 118 of 594 RENESAS REJ09B0093-0400



1	*	1	1	0	Watch mode	Subactive mode	е
0	0	1	1	1	Active (high-speed) mode (direct transition)	_	j
0	1	1	1	1	Active (medium-speed) mode (direct transition)	_	h
1	*	1	1	1	Subactive mode (direct transition)	_	_

[Legend] \*: Don't care.

Rev. 4.00 Aug 23, 2006 Pag

Peripheral modules	RTC	Functioning	Functioning	Functioning	Functioning	Functioning/ retained*9	Functioning/ retained*9
	Asynchronous event counter	_				Functioning*6	Functioning
	Timer F	_				Functioning/ retained* <sup>7</sup>	Functioning/r etained* <sup>7</sup>
	TPU	_				Retained	Retained
	WDT	_				Functioning*8/ retained	Functioning*8/ retained
	SCI3/IrDA	_				Reset	Functioning/ retained*2
	IIC2	_				Retained	Retained
	PWM	_				Retained	Retained
	A/D converter	_				Retained	Retained
	LCD	_				Functioning/ retained*3	Functioning/ retained*3
Notes:	1. Register	contents	are retain	ed. Outpu	ıt is the hiç	h-impedar	nce state.

111/02 IRQ3 IRQ4 IRQAEC WKP7 to WKP0

Functioning if φw, φw/2, or φw/4 is selected as a clock to be used. Halted and r

Functioning

Functioning/

Functioning

retained\* Retained

retained

Functioning/ retained\*2

Retained

Retained

Retained

Functioning/

retained\*3

Functioning/r Functioning/

Functioning\*8/ Functioning\*8/

retained\*9

- otherwise. 4. Functioning if the timekeeping time-base function is selected.
- 5. An external interrupt request is ignored. Contents of the interrupt request regis Only incrementing of the external event timer by ECL/ECH and overflow interregal

2. Functioning if  $\phi_w/2$  is selected as an internal clock, or halted and retained othe

- operate.
- Functioning if φw/4 is selected as an internal clock. Halted and retained otherw
- 8. Functioning if the on-chip oscillator is selected.
- 9. Functioning if the internal time keeping time-base function is selected and reta interval timer is selected.
- Rev. 4.00 Aug 23, 2006 Page 120 of 594



mode to active (medium-speed) mode.

When the  $\overline{RES}$  pin goes low, the CPU goes into the reset state and sleep mode is cleared interrupt request signal is synchronous with the system clock, the maximum time of  $2/\phi$  delayed from the point at which an interrupt request signal occurs until the interrupt exchandling is started.

Furthermore, it sometimes operates with half state early timing at the time of transition (medium-speed) mode.

#### 6.2.2 Standby Mode

In standby mode, the system clock oscillator stops, so the CPU and on-chip peripheral method stop functioning when the WDT disables the on-chip oscillator operation. However, as I rated voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be retained as long voltage set by the RAM data retention voltage is provided. The I/O ports go to the high-state.

Standby mode is cleared by an interrupt. When an interrupt is requested, the system close generator starts. After the time set in bits STS2 to STS0 in SYSCR1 has elapsed, standby cleared and interrupt exception handling starts. After standby mode is cleared, a transition to active (high-speed) or active (medium-speed) mode according to the MSON bit in SYS Standby mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is distinct the interrupt enable bit.

When the  $\overline{RES}$  pin goes low, the system clock oscillator starts. Since system clock signa supplied to the entire chip as soon as the system clock oscillator starts functioning, the  $\overline{F}$  must be kept low until the system clock oscillator output stabilizes (except when the post



Watch mode is cleared by an interrupt. When an interrupt is requested, watch mode is cleared interrupt exception handling starts. When watch mode is cleared by an interrupt, a transit made to active (high-speed) mode, active (medium-speed) mode, or subactive mode depe the settings of the LSON bit in SYSCR1 and the MSON bit in SYSCR2. When the transi made to active mode, after the time set in bits STS2 to STS0 in SYSCR1 has elapsed, into exception handling starts. Watch mode is not cleared if the I bit in CCR is set to 1 or the interrupt is disabled by the interrupt enable register.

When the RES pin goes low, the system clock pulse generator starts. Since system clock are supplied to the entire chip as soon as the system clock pulse generator starts functioni RES pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the RES pin is driven hig

#### 6.2.4 Subsleep Mode

registers, the on-chip RAM, and some registers of the on-chip peripheral modules are retained. ports keep the same states as before the transition. Subsleep mode is cleared by an interrupt. When an interrupt is requested, subsleep mode

In subsleep mode, the CPU operation stops but on-chip peripheral modules other than the converter and PWM function. As long as a required voltage is applied, the contents of CF

and interrupt exception handling starts. After subsleep mode is cleared, a transition is ma subactive mode. Subsleep mode is not cleared if the I bit in CCR is set to 1 or the request interrupt is disabled by the interrupt enable register.

When the  $\overline{RES}$  pin goes low, the system clock pulse generator starts. Since system clock are supplied to the entire chip as soon as the system clock pulse generator starts functioni RES pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the RES pin is driven hig



When the  $\overline{RES}$  pin goes low, the system clock pulse generator starts. Since system clock are supplied to the entire chip as soon as the system clock pulse generator starts function  $\overline{RES}$  pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the  $\overline{RES}$  pin is driven him.

The operating frequency of subactive mode is selected from  $\phi_w/2$ ,  $\phi_w/4$ , and  $\phi_w/8$  by the SA0 bits in SYSCR2.

## 6.2.6 Active (Medium-Speed) Mode

(medium-sleep) mode is cleared.

In active (medium-speed) mode, the system clock oscillator, subclock oscillator, CPU, a chip peripheral module function.

Active (medium-speed) mode is cleared by the SLEEP instruction. When active (medium-speed)

mode is cleared, a transition to standby mode is made depending on the combination of SSBY, LSON, and TMA3 in SYSCR1, a transition to watch mode is made depending o combination of bits SSBY and TMA3 in SYSCR1, or a transition to sleep mode is made depending on the combination of bits SSBY and LSON in SYSCR1. Moreover, a transit active (high-speed) mode or subactive mode is made by a direct transition. Active (med mode is not cleared if the I bit in CCR is set to 1 or the requested interrupt is disabled in interrupt enable register. When the  $\overline{RES}$  pin goes low, the CPU goes into the reset state

Furthermore, it sometimes operates with half state early timing at the time of transition (medium-speed) mode.

In active (medium-speed) mode, the on-chip peripheral modules function at the clock freset by the MA1 and MA0 bits in SYSCR1.



sleep or watch mode, and recovery is not possible.

## (1) Direct transfer from active (high-speed) mode to active (medium-speed) mode

When a SLEEP instruction is executed in active (high-speed) mode while the SSBY and bits in SYSCR1 are cleared to 0 and the MSON and DTON bits in SYSCR2 are set to 1, transition is made to active (medium-speed) mode via sleep mode.

# (2) Direct transfer from active (medium-speed) mode to active (high-speed) mode

bit in SYSCR2 is set to 1, a transition is made to active (high-speed) mode via sleep mod

When a SLEEP instruction is executed in active (medium-speed) mode while the SSBY a LSON bits in SYSCR1 are cleared to 0, the MSON bit in SYSCR2 is cleared to 0, and the

#### (3) Direct transfer from active (high-speed) mode to subactive mode

When a SLEEP instruction is executed in active (high-speed) mode while the SSBY, TM LSON bits in SYSCR1 are set to 1 and the DTON bit in SYSCR2 is set to 1, a transition to subactive mode via watch mode.

# (4) Direct transfer from subactive mode to active (high-speed) mode

When a SLEEP instruction is executed in subactive mode while the SSBY and TMA3 bit SYSCR1 are set to 1, the LSON bit in SYSCR1 is cleared to 0, the MSON bit in SYSCR cleared to 0, and the DTON bit in SYSCR2 is set to 1, a transition is made directly to actispeed) mode via watch mode after the waiting time set in bits STS2 to STS0 in SYSCR1 elapsed.



# 6.3.1 Direct Transition from Active (High-Speed) Mode to Active (Medium-Speed)

The time from the start of SLEEP instruction execution to the end of interrupt exception (the direct transition time) is calculated by equation (1).

Direct transition time = {(Number of SLEEP instruction execution states) + (Number of processing states)} × (tcyc before transition) + (Number of integration handling execution states) × (tcyc after transition)

. . . . . . . . . .

Example: When  $\phi_{osc}/8$  is selected as the CPU operating clock following transition

Direct transition time =  $(2 + 1) \times tosc + 14 \times 8tosc = 115tosc$ 

[Legend]

tosc: OSC clock cycle time

tcyc: System clock (φ) cycle time

[Legend]

tosc: OSC clock cycle time

tsubcyc: Subclock ( $\phi_{SUB}$ ) cycle time

## 6.3.3 Direct Transition from Active (Medium-Speed) Mode to Active (High-Speed)

The time from the start of SLEEP instruction execution to the end of interrupt exception (the direct transition time) is calculated by equation (3).

Direct transition time = {(Number of SLEEP instruction execution states) + (Number of interprocessing states)} × (tcyc before transition) + (Number of interpretation handling execution states) × (tcyc after transition)

Example: When  $\varphi_{\text{osc}}/8$  is selected as the CPU operating clock before transition

Direct transition time =  $(2 + 1) \times 8 tosc + 14 \times tosc = 38 tosc$ 

[Legend]

tosc: OSC clock cycle time

tcyc: System clock (φ) cycle time

REJ09B0093-0400



Direct transition time =  $(2 + 1) \times 8 tosc + 14 \times 1 tsubcyc = 24 tosc + 14$ 

[Legend]

tosc: OSC clock cycle time

tsubcyc: Subclock ( $\phi_{\text{sup}}$ ) cycle time

### 6.3.5 Direct Transition from Subactive Mode to Active (High-Speed) Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception (the direct transition time) is calculated by equation (5).

Direct transition time =  $\{(Number of SLEEP instruction execution states) + (Number of processing states)\} \times (tsubcyc before transition) + <math>\{(Wait time of SLEEP instruction execution states)\}$ 

STS2 to STS0) + (Number of interrupt exception handling executates) \( \

Example: When  $\phi$ w/8 is selected as the CPU operating clock before transition at time = 8192 states

Direct transition time =  $(2 + 1) \times 8tw + (8192 + 14) \times tosc = 24tw + 8tw$ 

[Legend]

tose: OSC clock cycle time tw: Watch clock cycle time

tcyc: System clock ( $\phi$ ) cycle time tsubcyc: Subclock ( $\phi_{\text{NJB}}$ ) cycle time

Example: When  $\phi w/8$  is selected as the CPU operating clock before transition,  $\phi_0$  selected as the CPU operating clock following transition, and the wait to

8,192 states

Direct transition time =  $(2 + 1) \times 8$ tw +  $(8192 + 14) \times 8$ tosc

= 24tw + 65648tosc

[Legend]

tosc: OSC clock cycle time

tw: Watch clock cycle time tcyc: System clock ( $\phi$ ) cycle time tsubcyc: Subclock ( $\phi_{SUR}$ ) cycle time

Signal Changes before/after Standby Mode.

Signal Changes before/after Standby Mode.

Signal Changes before/after Standby Mode.

# 6.3.7 Notes on External Input Signal Changes before/after Direct Transition

## (1) Direct transition from active (high-speed) mode to subactive mode

Since the mode transition is performed via watch mode, see section 6.5.2, Notes on Exter

# (2) Direct transition from active (medium-speed) mode to subactive mode

Since the mode transition is performed via watch mode, see section 6.5.2, Notes on Exter

(3) Direct transition from subactive mode to active (high-speed) mode

(5) Direct transition from subactive mode to active (mgn-speed) mod

Rev. 4.00 Aug 23, 2006 Page 128 of 594



Since the mode transition is performed via watch mode, see section 6.5.2, Notes on Exter

## 6.5 Usage Notes

#### 6.5.1 Standby Mode Transition and Pin States

When a SLEEP instruction is executed in active (high-speed) mode or active (medium-smode while the SSBY and TMA3 bits in SYSCR1 are set to 1 and the LSON bit in SYS cleared to 0, a transition is made to standby mode. At the same time, pins go to the high impedance state (except pins for which the pull-up MOS is designated as on). Figure 6.2 the timing in this case.




Figure 6.2 Standby Mode Transition and Pin States



Rev. 4.00 Aug 23, 2006 Pag

, 2006 Pag REJ09

# (2) When External Input Signals cannot be Captured because Internal Clock Stop

The case of falling edge capture is shown in figure 6.3.

As shown in the case marked "Capture not possible," when an external input signal falls immediately after a transition to active mode or subactive mode, after oscillation is starte interrupt via a different signal, the external input signal cannot be captured if the high-level at that point is less than 2  $_{\text{tcyc}}$  or 2  $_{\text{tsubcyc}}$ .

### (3) Recommended Timing of External Input Signals

To ensure dependable capture of an external input signal, high- and low-level signal widt least 2 teye or 2 tsubeye are necessary before a transition is made to standby mode or watch m shown in "Capture possible: case 1."

External input signal capture is also possible with the timing shown in "Capture possible: and "Capture possible: case 3," in which a 2 teye or 2 tsubcyc level width is secured.

RENESAS

Figure 6.3 External Input Signal Capture when Signal Changes before/after Stan or Watch Mode

## (4) Input Pins to which these Notes Apply

 $\overline{IRQ4}$ ,  $\overline{IRQ3}$ ,  $\overline{IRQ1}$ ,  $\overline{IRQ0}$ ,  $\overline{WKP7}$  to  $\overline{WKP0}$ ,  $\overline{IRQAEC}$ ,  $\overline{TMIF}$ ,  $\overline{ADTRG}$ ,  $\overline{TIOCA1}$ ,  $\overline{TIOCA2}$  and  $\overline{TIOCB2}$ .

Rev. 4.00 Aug 23, 2006 Page 132 of 594

REJ09B0093-0400



- On-board programming On-board programming/erasing can be done in boot mode, in which the boot program
- into the chip is started to erase or program of the entire flash memory. In normal use mode, individual blocks can be erased or programmed.
  - Programmer mode Flash memory can be programmed/erased in programmer mode using a PROM prog as well as in on-board programming mode.
  - Automatic bit rate adjustment For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to m

transfer bit rate of the host. • Programming/erasing protection

- Sets software protection against flash memory programming/erasing.
- · Power-down mode
- Operation of the power supply circuit can be partly halted in subactive mode. As a rememory can be read with low power consumption.

should be set to 1.

 Module standby mode Use of module standby mode enables this module to be placed in standby mode inde when not used. (For details, refer to section 6.4, Module Standby Function.) When the

debugging emulator is used, the bit 1 (FROMCKSTP) in clock stop register 1 (CKS'

Rev. 4.00 Aug 23, 2006 Page 134 of 594 REJ09B0093-0400



	H'0B80	H'0B81	H'0B82	
	H'0C00	H'0C01	H'0C02	← Programming unit: 128 bytes →
Erase unit	H'0C80	H'0C81	H'0C82	
1 kbyte			 	
			! ! !	 
	H'0F80	H'0F81	H'0F82	 
	H'1000	H'1001	H'1002	← Programming unit: 128 bytes →
Erase unit	H'1080	H'1081	H'1082	
28 kbytes			! !	
			,   	
	H'7F80	H'7F81	H'7F82	
	H'8000	H'8001	H'8002	← Programming unit: 128 bytes →
Erase unit	H'8080	H'8081	H'8082	 
16 kbytes			! ! !	
			1 	I I I
	H'BF80	H'BF81	H'BF82	 
	H'C000	H'C001	H'C002	 
Erase unit	H'C080	H'C081	H'C082	
4 kbytes	H'CF80	H'CF81	H'CF82	

Erase unit

1 kbyte

H'0880 |

H'0881

Figure 7.1 Flash Memory Block Configuration

H'08F

H'0BF H'0C7 H'0CF

H'0FF H'107 H'10F

H'7FF H'807 H'80F

H'BFF H'C07 H'C0F

### 7.2.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1 is a register that makes the flash memory change to program mode, program-vemode, erase mode, or erase-verify mode. For details on register setting, refer to section 7. Memory Programming/Erasing.

	Initial		
Bit Name	Value	R/W	Description
_	0	_	Reserved
			This bit is always read as 0.
SWE	0	R/W	Software Write Enable
			When this bit is set to 1, flash memory programming/erasing is enabled. When this bicleared to 0, other FLMCR1 register bits and a bits cannot be set.
ESU	0	R/W	Erase Setup
			When this bit is set to 1, the flash memory char the erase setup state. When it is cleared to 0, setup state is cancelled. Set this bit to 1 before the E bit to 1 in FLMCR1.
PSU	0	R/W	Program Setup
			When this bit is set to 1, the flash memory char the program setup state. When it is cleared to program setup state is cancelled. Set this bit to before setting the P bit in FLMCR1.
EV	0	R/W	Erase-Verify
			When this bit is set to 1, the flash memory char erase-verify mode. When it is cleared to 0, era mode is cancelled.
	ESU	Bit Name Value  - 0  SWE 0  ESU 0  PSU 0	Bit Name         Value         R/W           —         0         —           SWE         0         R/W           ESU         0         R/W

Rev. 4.00 Aug 23, 2006 Page 136 of 594

When this bit is set to 1 while SWE=1 and PS flash memory changes to program mode. Wh cleared to 0, program mode is cancelled.

#### 7.2.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 is a register that displays the state of flash memory programming/erasing. FL read-only register, and should not be written to.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	FLER	0	R	Flash Memory Error
				Indicates that an error has occurred during ar on flash memory (programming or erasing). VFLER is set to 1, flash memory goes to the er protection state.
				See section 7.5.3, Error Protection, for details
6 to 0	_	All 0	_	Reserved
				These bits are always read as 0.

EB5	0	R/W	When this bit is set to 1, 16 kbytes of H'8000 to will be erased.
EB4	0	R/W	When this bit is set to 1, 28 kbytes of H'1000 to will be erased.
EB3	0	R/W	When this bit is set to 1, 1 kbyte of H'0C00 to I will be erased.
EB2	0	R/W	When this bit is set to 1, 1 kbyte of H'0800 to F will be erased.
EB1	0	R/W	When this bit is set to 1, 1 kbyte of H'0400 to F will be erased.
EB0	0	R/W	When this bit is set to 1, 1 kbyte of H'0000 to F will be erased.

will be erased.

when this bit is set to 1, 4 kbytes of a Cooo to

REJ09B0093-0400

Rev. 4.00 Aug 23, 2006 Page 138 of 594

5

2

RENESAS

				when this bit is 0 and a transition is made to a mode, the flash memory enters the power-do When this bit is 1, the flash memory remains normal mode even after a transition is made to subactive mode.
6 to 0	_	All 0	_	Reserved
				These bits are always read as 0.

#### 7.2.5 Flash Memory Enable Register (FENR)

Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory contro FLMCR1, FLMCR2, EBR1, and FLPWCR.

Bit	Bit Name	Initial Value	R/W	Description
7	FLSHE	0	R/W	Flash Memory Control Register Enable
				Flash memory control registers can be acces this bit is set to 1. Flash memory control regis cannot be accessed when this bit is set to 0.
6 to 0	_	All 0	_	Reserved
				These bits are always read as 0.

via SCI3 (channel 2). After erasing the entire flash memory, the programming control prexecuted. This can be used for programming initial values in the on-board state or for a freturn when programming/erasing can no longer be done in user program mode. In user mode, individual blocks can be erased and programmed by branching to the user program control program prepared by the user.

**Table 7.1 Setting Programming Modes** 

TEST	NMI	P36	PB0	PB1	PB2	LSI State after Reset End
0	1	Х	Х	Х	Х	User Mode
0	0	1	Χ	Х	Х	Boot Mode
1	Х	Х	0	0	0	Programmer Mode

[Legend] X: Don't care.

REJ09B0093-0400



SCI communication data (H'00) transmitted continuously from the host. The chip the calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to of the host. The reset should end with the RXD pin high. The RXD and TXD pins should up on the hoard if necessary. After the reset is complete, it takes approximate

3. When the boot program is initiated, the chip measures the low-level period of asyncle

- pulled up on the board if necessary. After the reset is complete, it takes approximate states before the chip is ready to measure the low-level period.
  4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate a completion of bit rate adjustment. The host should confirm that this adjustment end (H'00) has been received normally, and transmit one H'55 byte to the chip. If recepting the complete of the chip.
- (H'00) has been received normally, and transmit one H'55 byte to the chip. If recepti not be performed normally, initiate boot mode again by a reset. Depending on the hot transfer bit rate and system clock frequency of this LSI, there will be a discrepancy the bit rates of the host and the chip. To operate the SCI properly, set the host's trans and system clock frequency of this LSI within the ranges listed in table 7.3.

  5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area
  - 5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area H'FEEF is the area to which the programming control program is transferred from the boot program area cannot be used until the execution state in boot mode switched programming control program.
  - 6. Before branching to the programming control program, the chip terminates transfer of by SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate remains set in BRR. Therefore, the programming control program can still use it for
  - remains set in BRR. Therefore, the programming control program can still use it for program data or verify data with the host. The TXD pin is high (PCR42 = 1, P42 = 1 contents of the CPU general registers are undefined immediately after branching to the transfer of the CPU general registers.


programming control program. These registers must be initialized at the beginning or programming control program, as the stack pointer (SP), in particular, is used implicit.

7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, was least 20 states, and then setting the NMI pin. Boot mode is also cleared when a WDT

occurs.

subroutine calls, etc.

Rev. 4.00 Aug 23, 2006 Pag



Rev. 4.00 Aug 23, 2006 Page 142 of 594 REJ09B0093-0400



On-board programming/erasing of an individual flash memory block can also be perform program mode by branching to a user program/erase control program. The user must set conditions and provide on-board means of supplying programming data. The flash mem contain the user program/erase control program or a program that provides the user program control program from external memory. As the flash memory itself cannot be read durin programming/erasing, transfer the user program/erase control program to on-chip RAM mode. Figure 7.2 shows a sample procedure for programming/erasing in user program n Prepare a user program/erase control program in accordance with the description in sect Flash Memory Programming/Erasing.




Figure 7.2 Programming/Erasing Flowchart Example in User Program Mod

Rev. 4.00 Aug 23, 2006 Page 144 of 594

REJ09B0093-0400



#### 7.4.1 Program/Program-Verify

in figure 7.3 should be followed. Performing programming operations according to this will enable data or programs to be written to the flash memory without subjecting the chyoltage stress or sacrificing program data reliability.

When writing data or programs to the flash memory, the program/program-verify flowc

- Programming must be done to an empty address. Do not reprogram an address to w programming has already been performed.
- 2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer may performed even if writing fewer than 128 bytes. In this case, H'FF data must be write extra addresses.
- 3. Prepare the following data storage areas in RAM: A 128-byte programming data area byte reprogramming data area, and a 128-byte additional-programming data area. Preprogramming data computation according to table 7.4, and additional programmin computation according to table 7.5.
- additional-programming data area to the flash memory. The program address and 12 data are latched in the flash memory. The lower 8 bits of the start address in the flash destination area must be H'00 or H'80.
  5. The time during which the P bit is set to 1 is the programming time. Table 7.6 show

4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data

- allowable programming times.
- 6. The watchdog timer (WDT) is set to prevent overprogramming due to program runa An overflow cycle of approximately 6.6 ms is allowed.
- 7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose bits are B'00. Verify data can be read in words or in longwords from the address to dummy write was performed.






Figure 7.3 Program/Program-Verify Flowchart

Rev. 4.00 Aug 23, 2006 Page 146 of 594 REJ09B0093-0400



Table 7.6	Programming Time		
1	1	1	No additional progr
1	0	1	No additional progr
0	1	1	No additional progr
0	0	0	Additional-program

Data

Comments

**Verify Data** 

(Number of Writes)	Programming Time	In Additional Programming	Comments
1 to 6	30	10	
7 to 1,000	200	_	

Note: Time shown in μs.

Reprogram Data

RENESAS

Rev. 4.00 Aug 23, 2006 Pag

5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lo bits are B'00. Verify data can be read in longwords from the address to which a dumi was performed.

overflow cycle of approximately 19.8 ms is allowed.

6. If the read data is not erased successfully, set erase mode again, and repeat the erase/everify sequence as before. The maximum number of repetitions of the erase/erase-vesequence is 100.

## 7.4.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including the NMI interrupt, are disabled while flash memory is being proor erased, or while the boot program is executing, for the following three reasons:

- Interrupt during programming/erasing may cause a violation of the programming or e algorithm, with the result that normal operation cannot be assured.
   If interrupt exception handling starts before the vector address is written or during
- If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
- 3. If an interrupt occurs during boot program execution, normal boot mode sequence car carried out.

Rev. 4.00 Aug 23, 2006 Page 148 of 594




Figure 7.4 Erase/Erase-Verify Flowchart



Rev. 4.00 Aug 23, 2006 Pag

and erase block register 1 (EBR1) are initialized. In a reset via the RES pin, the reset state entered unless the RES pin is held low until oscillation stabilizes after powering on. In th a reset during operation, hold the RES pin low for the RES pulse width specified in the A Characteristics section.

#### 7.5.2 **Software Protection**

Software protection can be implemented against programming/erasing of all flash memory by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the I in FLMCR1 does not cause a transition to program mode or erase mode. By setting the e block register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 i H'00, erase protection is set for all blocks.

#### 7.5.3 **Error Protection**

programming/erasing, or operation is not performed in accordance with the program/eras algorithm, and the program/erase operation is forcibly aborted. Aborting the program/era operation prevents damage to the flash memory due to overprogramming or overerasing.

In error protection, an error is detected when CPU runaway occurs during flash memory

When the following errors are detected during programming/erasing of flash memory, the bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/eras (including vector read and instruction fetch)
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing



#### 7.7 Power-Down States for Flash Memory

In user mode, the flash memory will operate in either of the following states:

Normal operating mode

The flash memory can be read and written to at high speed.

• Power-down operating mode

The power supply circuit of flash memory can be partly halted. As a result, flash me be read with low power consumption.

• Standby mode

All flash memory circuits are halted.

memory. In subactive mode, the flash memory can be set to operate in power-down mode PDWND bit in FLPWCR. When the flash memory returns to its normal operating state power-down mode or standby mode, a period to stabilize operation of the power supply that were stopped is needed. When the flash memory returns to its normal operating state STS2 to STS0 in SYSCR1 must be set to provide a wait time of at least 20  $\mu$ s, even when external clock is being used.

Table 7.7 shows the correspondence between the operating modes of this LSI and the fla



Rev. 4.00 Aug 23, 2006 Pag

### 7.8 Notes on Setting Module Standby Mode

When the flash memory is set to enter module standby mode, the system clock supply is to the module, the function is stopped, and the state is the same as that in standby mode. It program operation is stopped in the flash memory. Therefore operation program should be transferred to the RAM and the program should run in the RAM. Then the flash memory be set to enter module standby mode.

Even if an interrupt source occurs while the interrupt is enabled in module standby mode runaway may occur because the vector cannot be fetched.

Before the flash memory is set to enter module standby mode, the corresponding bit in the interrupt enable register should be cleared to 0 and the I bit in CCR should be set to 1. The the flash memory enters module standby mode, NMI and address break interrupt requests not be generated. Figure 7.5 shows a module standby mode setting.

Rev. 4.00 Aug 23, 2006 Page 152 of 594

REJ09B0093-0400



Clear FROMCKSTP bit in CRSTPR1 to 0

Figure 7.5 Module Standby Mode Setting



Rev. 4.00 Aug 23, 2006 Page 154 of 594 REJ09B0093-0400



 H8/38073R	1 kbyte	H'FB80 to H'FF7F

RENESAS

Rev. 4.00 Aug 23, 2006 Page 156 of 594

REJ09B0093-0400



For details on the execution of bit manipulation instructions to the port data register (PD section 2.8.3, Bit-Manipulation Instruction.

For details on block diagrams for each port, see Appendix B.1, I/O Port Block Diagrams

#### 9.1 Port 1

Port 1 is an I/O port also functioning as an SCI4 I/O pin, TPU I/O pin, and asynchronou counter input pin. Figure 9.1 shows its pin configuration.




Figure 9.1 Port 1 Pin Configuration

Port 1 has the following registers.

- Port data register 1 (PDR1)
- Port control register 1 (PCR1)
- Port pull-up control register 1 (PUCR1)
- Port mode register 1 (PMR1)



Rev. 4.00 Aug 23, 2006 Pag

P13	0	R/W	be modified.
P12	0	R/W	
P11	0	R/W	
P10	0	R/W	

# 9.1.2 Port Control Register 1 (PCR1)

3

2 1 0

PCR1 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 1.

Bit	Bit Name	Initial Value	R/W	Description
7	_	1	_	Setting a PCR1 bit to 1 makes the correspondi
6	PCR16	0	W	(P16 to P10) an output pin, while clearing the b
5	PCR15	0	W	makes the pin an input pin. The settings in PCI PDR1 are valid when the corresponding pin is
4	PCR14	0	W	designated as a general I/O pin.
3	PCR13	0	W	PCR1 is a write-only register. These bits are al
2	PCR12	0	W	read as 1.
1	PCR11	0	W	Bit 7 is reserved. This bit cannot be modified.
0	PCR10	0	W	

Rev. 4.00 Aug 23, 2006 Page 158 of 594

1	PUCR11	0	R/W	
0	PUCR10	0	R/W	
9.1.4	Port Mode	Registe	r 1 (PMR	<b>R1</b> )
PMR1	controls the se	election o	of function	ns for port 1 pins.
		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 2	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be
1	AEVL	0	R/W	P11/AEVL Pin Function Switch
				Selects whether pin P11/AEVL is used as P1

AEVL.

AEVH.

0: P11 I/O pin 1: AEVL input pin

P10/AEVH Pin Function Switch

Selects whether pin P10/AEVH is used as P1

Rev. 4.00 Aug 23, 2006 Pag

REJ09

be modified.

0: P10 I/O pin
1: AEVH input pin

R/W

0

3

2

0

AEVH

PUCR13

PUCR12

0

0

R/W

R/W



FCKTO	0		X	
Pin Function	nction P16 input pin P16		SCK4 input pin*2	SCK4 out
[Legend] x: Don't ca	are.			

Notes: 1. Supported only by the F-ZTAT<sup>™</sup> version.

2. Only port function is available for the masked ROM version.

					•		
Note: * When the MD1 and MD0 bits are set to B'00 and the IOB3 bit to 1, the pin ful becomes the TIOCB2 input pin.  Clear PCR15 to 0 when using TIOCB2 as an input pin.							
TPU Channel 2 Setting	(2)	(3)	(1)		(1)		
MD1, MD0		B'	00		B'10, B'01, B'		
IOB3 to IOB0	B'0000	B'1xxx	B'0001	l to B'0111	B'xxxx		

B'xx

Setting prohibited

[Legend] x: Don't care.

CCLR1, CCLR0

Output Function



			TOLINO IIIput piii
Notes:	1.	When the	MD1 and MD0 bits are set to B'00 and the IOA3 bit to 1, the pin fund
		becomes	the TIOCA2 input pin.
		Clear PCF	R14 to 0 when using TIOCA2 as an input pin.

 When the TPSC2 to TPSC0 bits in TCR\_2 are set to B'110, the pin function be the TCLKC input pin.
 Clear PCR14 to 0 when using TCLKC as an input pin.

TPU Channel 2 Setting	(2)	(1)	(2)	(1)	(1)		
MD1, MD0	B'	00	B'1x	B'10	B'11		
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Other than B'xx00	Other than		
CCLR1, CCLR0	_	_	_	_	Other than B'01		
Output Function	_	Output compare output	_	PWM mode 1* output	PWM mode 2 output		
II a manadii Dandkaana							

[Legend] x: Don't care.

Note: \* The output of the TIOCB2 pin is disabled.

Rev. 4.00 Aug 23, 2006 Page 162 of 594

						TIOCB1 inp
					TCLKB i	nput pin*
Note:	*	becomes t	the TCLKB inpu	_		set to B'101, the p

TPU Channel 1 Setting	(2)	(3)		(1)
MD1, MD0		B'	B'10, B'01, B'	
IOB3 to IOB0	B'0000	B'1xxx	B'0001 to B'0111	B'xxxx
CCLR1, CCLR0			B'xx	
Output Function	_		Setting p	prohibited

[Legend] x: Don't care.

			1100/11 Inpat pin
		TCLKA inp	out pin*2
Notes: 1.		MD1 and MD0 bits are set to B'00 and the	he IOA3 bit to 1, the pin fur
	h a a a ma a a	the TIOCA4 input pin	

becomes the TIOCA1 input pin.
Clear PCR12 to 0 when using TIOCA1 as an input pin.

2. When the TPSC2 to TPSC0 bits in TCR\_1 or TCR\_2 are set to B'100, the pin becomes the TCLKA input pin.

Clear PCR12 to 0 when using TCLKA as an input pin.

TPU Channel 1 Setting	(2)	(1)	(2)	(1)	(1)	
MD1, MD0	B'(	00	B'1x	B'10	B'1	1
IOA3 to IOA0	B'0000 B'0100 B'1xxx	B'0001 to B'0011 B'0101 to B'0111	B'xx00	Other than B'xx00	Other than	ı E
CCLR1, CCLR0	_	_	_	_	Other than B'10	
Output Function	_	Output compare output		PWM mode 1* output	PWM mode 2 output	

[Legend] x: Don't care.

Note: \* The output of the TIOCB1 pin is disabled.

The pin function is switched as shown below according to the combination of the Al PMR1 and PCR10 bit in PCR.

AEVH		0	1
PCR10	0	1	Х
Pin Function	P10 input pin	P10 output pin	AEVH input pin

[Legend] x: Don't care.

#### 9.1.6 Input Pull-Up MOS

Port 1 has an on-chip input pull-up MOS function that can be controlled by software. W PCR1 bit is cleared to 0, setting the corresponding PUCR1 bit to 1 turns on the input pu for that pin. The input pull-up MOS function is in the off state after a reset.

(n = 61)

			(
PCR1n		0	1
PUCR1n	0	1	х
Input Pull-Up MOS	Off	On	Off

[Legend] x: Don't care.





Figure 9.2 Port 3 Pin Configuration

Port 3 has the following registers.

- Port data register 3 (PDR3)
- Port control register 3 (PCR3)
- Port pull-up control register 3 (PUCR3)
- Port mode register 3 (PMR3)

#### 9.2.1 Port Data Register 3 (PDR3)

PDR3 is a register that stores data of port 3.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	P37	0	R/W	If port 3 is read while PCR3 bits are set to 1, th
6	P36	0	R/W	stored in PDR3 are read, regardless of the actu
5		1		states. If port 3 is read while PCR3 bits are cleathe pin states are read.
4	_	1	_	Bits 5 to 3 are reserved. These bits are always
3	_	1	_	and cannot be modified.
2	P32	0	R/W	
1	P31	0	R/W	
0	P30	0	R/W	

Rev. 4.00 Aug 23, 2006 Page 166 of 594

REJ09B0093-0400



2	PCR32	0	W	read as 1.
1	PCR31	0	W	Bits 5 to 3 are reserved. These bits cannot be
0	PCR30	0	W	

PCR3 is a write-only register. These bits are a

#### 9.2.3 Port Pull-Up Control Register 3 (PUCR3)

PUCR3 controls the pull-up MOS of the port 3 pins in bit units.

Bit	Bit Name	Initial Value	R/W	Description
7	PUCR37	0	R/W	When a PCR3 bit is cleared to 0, setting the
6	PUCR36	0	R/W	corresponding PUCR3 bit to 1 turns on the pu
5	_	1	_	for the corresponding pin, while clearing the turns off the pull-up MOS.
4	_	1	_	Bits 5 to 1 are reserved. These bits are alway
3	_	1	_	and cannot be modified.
2	_	1		
1	_	1	_	
0	PUCR30	0	R/W	

Rev. 4.00 Aug 23, 2006 Pag

P30/3CK32 OF AS TIVIOW.

0: P30/SCK32 I/O pin

1: TMOW output pin

#### 9.2.5 Pin Functions

The relationship between the register settings and the port functions is shown below.

• P37/SO4 pin

The pin function is switched as shown below according to the combination of the TE SCR4 and PCR37 bit in PCR3.

TE*1		0*1	<b>1</b> * <sup>1</sup>
PCR37	0	1	х
Pin Function	P37 input pin	P37 output pin	SO4 output pin*2

[Legend] x: Don't care.

Notes: 1. Supported only by the F-ZTAT<sup>™</sup> version.

2. Only port function is available for the masked ROM version.

Rev. 4.00 Aug 23, 2006 Page 168 of 594

REJ09B0093-0400



#### • P32/TXD32/SCL pin

The pin function is switched as shown below according to the combination of the PC PCR3, ICE bit in ICRR1, TE bit in SCR32, and SPC32 bit in SPCR.

ICE	0			
SPC32		0	1	
TE		Х	х	
PCR32	0	1	х	
Pin Function	P32 input pin	P32 output pin	TXD32 output pin*	SCL

[Legend] x: Don't care.

Note: \* If SPC32 is set to 1 and TE is cleared to 0, the mark state is entered and 1 is from the TXD32 output pin.

#### • P31/RXD32/SDA pin

The pin function is switched as shown below according to the combination of the PC PCR3, ICE bit in ICCR1, and RE bit in SCR32.

ICE	0				
RE	(	)	1		
PCR31	0	1	x		
Pin Function	P31 input pin	P31 output pin	RXD32 output pin	SDA	
Daniel Danie					

[Legend] x: Don't care.



Rev. 4.00 Aug 23, 2006 Pag REJ09

	pin	output pin	pin	pin	þ
[Logond] v: Don't	ooro	I			

[Legend] x: Don't care.

#### 9.2.6 Input Pull-Up MOS

Port 3 has an on-chip input pull-up MOS function that can be controlled by software. Wh PCR3 bit is cleared to 0, setting the corresponding PUCR3 bit to 1 turns on the input pull for that pin. The input pull-up MOS function is in the off state after a reset.

$$(n = 7, 6)$$

			(, -
PCR3n		0	1
PUCR3n	0	1	х
Input Pull-Up MOS	Off	On	Off

[Legend] x: Don't care.

REJ09B0093-0400



Figure 9.3 Port 4 Pin Configuration

Port 4 has the following registers.

- Port data register 4 (PDR4)
- Port control register 4 (PCR4)
- Port mode register 4 (PMR4)

#### 9.3.1 Port Data Register 4 (PDR4)

PDR4 is a register that stores data of port 4.

امنئنما

Bit	Bit Name	Value	R/W	Description
7 to 3	_	All 1	_	Reserved
				These bits are always read as 1 and cannot b
2	P42	0	R/W	If port 4 is read while PCR4 bits are set to 1, t
1	P41	0	R/W	stored in PDR4 are read, regardless of the ac states. If port 4 is read while PCR4 bits are cle
0	P40	0	R/W	the pin states are read.



Rev. 4.00 Aug 23, 2006 Pag REJ09

0	PCR40	0	W	when the corresponding pin is designated as a I/O pin.
				PCR4 is a write-only register. These bits are alread as 1.

				1: TMOFH output pin
1	TMOFL	0	R/W	P41/RXD31/IrRXD/TMOFL Pin Function Swite
				Selects whether pin P41/RXD31/IrRXD/TMOF as P41 or RXD31/IrRXD, or as TMOFL.
				0: P41 I/O pin or RXD31/IrRXD input pin
				1: TMOFL output pin

R/W

as P42 of TADS MITAD, of as TWOFF. 0: P42 I/O pin or TXD31/IrTXD output pin

P40/SCK31/TMIF Pin Function Switch

P40/SCK31 or as TMIF. 0: P40/SCK31 I/O pin 1: TMIF output pin

Selects whether pin P40/SCK31/TMIF is used

Rev. 4.00 Aug 23, 2006 Pag

REJ09

0

0

TMIF

RENESAS

16	,	<b>X</b>	^					
IrE	)	<b>K</b>	0	1				
PCR42	0	1	x	x				
Pin Function	P42 input pin	P42 output pin	TXD31 output pin*	IrTXD output pin*	0			
[Legend] x: Don't care.  Note: * If SPC31 is set to 1 and TE is cleared to 0, the mark state is entered, 1 is out:								

the TXD32 output pin, and 0 is output from the IrTXD pin.

### P41/RXD31/IrRXD/TMOFL pin

The pin function is switched as shown below according to the combination of the TM in PMR4, PCR41 bit in PCR4, IrE bit in IrCR, and RE bit in SCR3.

TMOFL		0			
RE	(	)	1		
IrE	)	X	0	1	
PCR41	0 1		x	Х	
Pin Function	P41 input pin	P41 output pin	RXD31 input pin	IrRXD input pin	T ou

[Legend] x: Don't care.

Rev. 4.00 Aug 23, 2006 Page 174 of 594

	pin	pin	output pin	input pin	prohibited	
[] a mamadī Da						

[Legend] x: Don't care.

#### 9.4 Port 5

Port 5 is an I/O port also functioning as a wakeup interrupt input pin and LCD segment Figure 9.4 shows its pin configuration.




Figure 9.4 Port 5 Pin Configuration

Port 5 has the following registers.

- Port data register 5 (PDR5)
- Port control register 5 (PCR5)
- Port pull-up control register 5 (PUCR5)
- Port mode register 5 (PMR5)



Rev. 4.00 Aug 23, 2006 Pag

## 9.4.2 Port Control Register 5 (PCR5)

PCR5 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 5.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PCR57	0	W	Setting a PCR5 bit to 1 makes the correspondi
6	PCR56	0	W	output pin, while clearing the bit to 0 makes the
5	PCR55	0	W	input pin. The settings in PCR5 and in PDR5 a when the corresponding pin is designated as a
4	PCR54	0	W	I/O pin.
3	PCR53	0	W	PCR5 is a write-only register. These bits are al
2	PCR52	0	W	read as 1.
1	PCR51	0	W	
0	PCR50	0	W	



•		
PUCR50	0	R/W
PUCR51	0	R/W
PUCR52	0	R/W
PUCR53	0	R/W

#### 9.4.4 **Port Mode Register 5 (PMR5)**

PMR5 controls the selection of functions for port 5 pins.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	WKP7	0	R/W	P5n/WKPn/SEGn+1 Pin Function Switch
6	WKP6	0	R/W	When pin P5n/WKPn/SEGn+1 is not used as
5	WKP5	0	R/W	these bits select whether the pin is used as F WKPn.
4	WKP4	0	R/W	0: P5n I/O pin
3	WKP3	0	R/W	1: WKPn input pin
2	WKP2	0	R/W	(n = 7  to  0)
1	WKP1	0	R/W	$(11 = 7 \cdot 10 \cdot 0)$
0	WKP0	0	R/W	

Note: For use as SEGn+1, see section 19.3.1, LCD Port Control Register (LPCR).

VKPn	(	)	1	X			
PCR5n	0	1	Х	Х			
Pin Function	P5n input pin	P5n output pin	WKPn input pin	SEGn+1 output pin			
egendl x: Don't care.							

[Legend] x: Don't care

#### • P53/WKP3/SEG4 to P50/WKP0/SEG1 pins

The pin function is switched as shown below according to the combination of the WK

PMR5, PCR5m bit in PCR5, and SGS3 to SGS0 bits in LPCR.

				(m =
SGS3 to SGS0	Other than B'0001, B'0010, B'0011, B'0100, B'0101, B'0110, B'0111, B'1000			B'0001, B'0010, B'0011, B'0101, B'0110, B'0111,
WKPm	0		1	Х
PCR5m	0	1	Х	X
Pin Function	P5m input pin	P5m output pin	WKPm input pin	SEGm+1 output pi

[Legend] x: Don't care.

Rev. 4.00 Aug 23, 2006 Page 178 of 594

[Legend] x: Don't care.

### 9.5 Port 6

Port 6 is an I/O port also functioning as an LCD segment output pin. Figure 9.5 shows it configuration.




Figure 9.5 Port 6 Pin Configuration

Port 6 has the following registers.

- Port data register 6 (PDR6)
- Port control register 6 (PCR6)
- Port pull-up control register 6 (PUCR6)



Rev. 4.00 Aug 23, 2006 Pag

## 9.5.2 Port Control Register 6 (PCR6)

PCR6 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 6.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PCR67	0	W	Setting a PCR6 bit to 1 makes the correspondi
6	PCR66	0	W	output pin, while clearing the bit to 0 makes the input pin. The settings in PCR6 and in PDR6 at
5	PCR65	0	W	when the corresponding pin is designated as a
4	PCR64	0	W	I/O pin.
3	PCR63	0	W	PCR6 is a write-only register. These bits are al
2	PCR62	0	W	read as 1.
1	PCR61	0	W	
0	PCR60	0	W	



PUCR63	0	R/W
PUCR62	0	R/W
PUCR61	0	R/W
PUCR60	0	R/W

#### 9.5.4 Pin Functions

The relationship between the register settings and the port functions is shown below.

#### P67/SEG16 to P64/SEG13 pins

The pin function is switched as shown below according to the combination of the PC

PCR6 and SGS3 to SGS0 bits in LPCR.

			(n =
	Other than B'0100, B	B'0100, B'0101, B'0110, E	
SGS3 to SGS0	B'0111, B'1000, B'10	B'1000, B'1001, B'1010,	
PCR6n	0	Х	
Pin Function	P6n input pin	SEGn+9 output p	
	Di .		

[Legend] x: Don't care.

#### 9.5.5 Input Pull-Up MOS

Port 6 has an on-chip input pull-up MOS function that can be controlled by software. Whe PCR6 bit is cleared to 0, setting the corresponding PUCR6 bit to 1 turns on the input pull for that pin. The input pull-up MOS function is in the off state after a reset.

(n = 7)

PCR6n	(	1	
PUCR6n	0	х	
Input Pull-Up MOS	Off	On	Off

[Legend] x: Don't care.

Rev. 4.00 Aug 23, 2006 Page 182 of 594

REJ09B0093-0400

RENESAS




Figure 9.6 Port 7 Pin Configuration

Port 7 has the following registers.

- Port data register 7 (PDR7)
- Port control register 7 (PCR7)

#### 9.6.1 Port Data Register 7 (PDR7)

PDR7 is a register that stores data of port 7.

Bit	Bit Name	Initial Value	R/W	Description
7	P77	0	R/W	If port 7 is read while PCR7 bits are set to 1, t
6	P76	0	R/W	stored in PDR7 are read, regardless of the ac
5	P75	0	R/W	states. If port 7 is read while PCR7 bits are cle the pin states are read.
4	P74	0	R/W	·
3	P73	0	R/W	
2	P72	0	R/W	
1	P71	0	R/W	
0	P70	0	R/W	



Rev. 4.00 Aug 23, 2006 Pag REJ09

3	PCR73	0	W	PCR7 is a write-only register. These bits are al
2	PCR72	0	W	read as 1.
1	PCR71	0	W	
0	PCR70	0	W	

#### 9.6.3 **Pin Functions**

The relationship between the register settings and the port functions is shown below.


P77/SEG24 to P74/SEG21 pins

The pin function is switched as shown below according to the combination of the PCI PCR7 and SGS3 to SGS0 bits in LPCR.

(n =

SGS3 to SGS0	Other than B'0110, B'1001, B'1010, B'1		B'0110, B'0111, B'1000, B' B'1010, B'1011, B'1100, B'
PCR7n	0	1	х
Pin Function	P7n input pin	P7n output pin	SEGn+17 output pii

[Legend] x: Don't care.



#### 9.7 Port 8

Port 8 is an I/O port also functioning as an LCD segment output pin. Figure 9.7 shows it configuration.




Figure 9.7 Port 8 Pin Configuration

Port 8 has the following registers.

- Port data register 8 (PDR8)
- Port control register 8 (PCR8)



Rev. 4.00 Aug 23, 2006 Pag

### 9.7.2 Port Control Register 8 (PCR8)

PCR8 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 8.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	PCR87	0	W	Setting a PCR8 bit to 1 makes the correspondi
6	PCR86	0	W	(P87 to P80) an output pin, while clearing the b
5	PCR85	0	W	makes the pin an input pin. The settings in PCI PDR8 are valid when the corresponding pin is
4	PCR84	0	W	designated as a general I/O pin.
3	PCR83	0	W	PCR8 is a write-only register. These bits are al
2	PCR82	0	W	read as 1.
1	PCR81	0	W	
0	PCR80	0	W	

Rev. 4.00 Aug 23, 2006 Page 186 of 594

	PCR8n	0	1	X	
Pin Function		P8n input pin	P8n output pin	SEGn+25 output pi	
	[Legend] x: Dor	n't care.			

## • P83/SEG28 to P80/SEG25 pins

The pin function is switched as shown below according to the combination of the PC in PCR8 and SGS3 to SGS0 bits in LPCR.

(m

SGS	3 to SGS0	Other than B'0111, B B'1010, B'1011, B'11	B'0111, B'1000, B'1001, I B'1011, B'1100, B'1101,				
PCR	8m	0	х				
Pin F	unction	P8m input pin	SEGm+25 output				
[] 000	[Logond] v: Don't core						

[Legend] x: Don't care.

Figure 9.8 Port 9 Pin Configuration

Port 9 has the following registers.

- Port data register 9 (PDR9)
- Port control register 9 (PCR9)
- Port mode register 9 (PMR9)

#### 9.8.1 Port Data Register 9 (PDR9)

PDR9 is a register that stores data of port 9.

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be
3	P93	1	R/W	If port 9 is read while PCR9 bits are set to 1, th
2	P92	1	R/W	stored in PDR9 are read, regardless of the actustates. If port 9 is read while PCR9 bits are clear
1	P91	1	R/W	the pin states are read.
0	P90	1	R/W	·

Rev. 4.00 Aug 23, 2006 Page 188 of 594

REJ09B0093-0400



1	PCR91	0	W	when the corresponding pin is designated as
0	PCR90	0	W	I/O pin.
				PCR9 is a write-only register. These bits are a read as 1.

# 9.8.3 Port Mode Register 9 (PMR9)

PMR9 controls the selection of functions for port 9 pins.

Initial

Bit	Bit Name	Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1 and cannot b
3	_	0	R/W	Reserved
				Although this bit is readable/writable, 1 should written to this bit.
2	IRQ4	0	R/W	P92/IRQ4 Pin Function Switch
				Selects whether pin P92/IRQ4 is used as P92 IRQ4.
				0: P92 I/O pin

Rev. 4.00 Aug 23, 2006 Pag

REJ09

1: IRQ4 input pin

The relationship between the register settings and the port functions is shown below.

• P93 pin

The pin function is switched as shown below according to the PCR93 bit in PCR9.

PCR93	0	1	
Pin Function	P93 input pin	P93 output pin	

#### P92/IRQ4 pin

The pin function is switched as shown below according to the combination of the IRQ PMR9 and PCR92 bit in PCR9.

Set prohi

IRQ4		0		
PCR92	0	1	0	
Pin Function	P92 input pin	P92 output pin	IRQ4 input pin	

#### • P91/PWM2, P90/PWM1 pins

The pin function is switched as shown below according to the combination of the PW in PMR9 and PCR9n bit in PCR9.

PWMn+1	(	1	
PCR9n	0	1	х
Pin Function	P9n input pin	P9n output pin	PWMn+1 output p
[Legend] v: Don't car			

[Legend] x: Don't care.

Rev. 4.00 Aug 23, 2006 Page 190 of 594

RENESAS

REJ09B0093-0400



Figure 9.9 Port A Pin Configuration

Port A has the following registers.

- Port data register A (PDRA)
- Port control register A (PCRA)

### 9.9.1 Port Data Register A (PDRA)

PDRA is a register that stores data of port A.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be
3	PA3	0	R/W	If port A is read while PCRA bits are set to 1,
2	PA2	0	R/W	stored in PDRA are read, regardless of the ac
1	PA1	0	R/W	states. If port A is read while PCRA bits are c the pin states are read.
0	PA0	0	R/W	•



Rev. 4.00 Aug 23, 2006 Pag

1	PCRA1	0	VV	when the corresponding pin is designated as a
0	PCRA0	0	W	I/O pin.
				PCRA is a write-only register. These bits are al read as 1.

#### 9.9.3 Pin Functions

The relationship between the register settings and the port functions is shown below.

#### • PA3/COM4 pin

The pin function depends on bit PCRA3 in PCRA and bits DTS1 and DTS0, bit CMX SGS3 to SGS0 in LPCR.

DTS1 to DTS0, CMX	х		Other than B'000, B'010, B'10*	B'000, B'010,	
SGS3 to SGS0	B'0	000	Other than B'0000		
PCRA3	0	1	Х	0	
Pin Function	PA3 input pin*1	PA3 output pin*1	COM4 output pin	Leave open* <sup>2</sup>	L o

[Legend] x: Don't care.

Note: 1. The board power supply level is Vcc.

2. The board power supply level is the LCD drive power supply voltage level.



[Legend]	x: Don't care.

Note: 1. The board power supply level is Vcc.

2. The board power supply level is the LCD drive power supply voltage level.

#### • PA1/COM2 pin

The pin function depends on bit PCRA1 in PCRA and bits DTS1 and DTS0, bit CM SGS3 to SGS0 in LPCR.

DTS1 to DTS0, CMX	х		Other than B'000	B'C	000
SGS3 to SGS0	B'0000		Other than B'00		00
PCRA1	0	1	Х	0	
Pin Function	PA1 input pin* <sup>1</sup>	PA1 output pin*1	COM2 output pin	Leave open* <sup>2</sup>	
[Legend] x: Don't care		•	•	•	•

[Legend] x: Don't care

Note: 1. The board power supply level is Vcc.

2. The board power supply level is the LCD drive power supply voltage level.

#### • PA0/COM1 pin

# The pin function depends on bit PCRA0 in PCRA and bits DTS1 and DTS0, bit CM

SGS3 to SGS0 in LPCR.

DTS1 to DTS0, CMX x

DTS1 to DTS0, CMX			
SGS3 to SGS0	B'0	Other than	
PCRA0	0	1	х
Pin Function	PA0 input pin	PA0 output pin	COM1 out

[Legend] x: Don't care.



Rev. 4.00 Aug 23, 2006 Pag




Figure 9.10 Port B Pin Configuration

Port B has the following registers.

- Port data register B (PDRB)
- Port mode register B (PMRB)

#### 9.10.1 Port Data Register B (PDRB)

PDRB is a register that stores data of port B.

Bit	Bit Name	Initial Value	R/W	Description
7	PB7	Undefined	R	Reading PDRB always gives the pin states. Ho
6	PB6	Undefined	R	a port B pin is selected as an analog input char the CH3 to CH0 bits in AMR of the A/D convert
5	PB5	Undefined	- 1 D	AIN1, that pin is read as 0 regardless of the inp
4	PB4	Undefined	R	voltage.
3	PB3	Undefined	R	
2	PB2	Undefined	R	
1	PB1	Undefined	R	
0	PB0	Undefined	R	

Rev. 4.00 Aug 23, 2006 Page 194 of 594

REJ09B0093-0400



				to section 18.4.2, External Trigger Input Timin
3	_	1	_	Reserved
				This bit is always read as 1 and cannot be mo
2	IRQ3	0	R/W	PB2/AN2/IRQ3 Pin Function Switch
				Selects whether pin PB2/AN2/ $\overline{IRQ3}$ is used as or as $\overline{IRQ3}$ .
				0: PB2/AN2 input pin
				1: ĪRQ3 input pin
1	IRQ1	0	R/W	PB1/AN1/IRQ1 Pin Function Switch
				Selects whether pin PB1/AN1/IRQ1 is used as

R/W

as ADTRG. 0: TEST pin

or as IRQ1.

0: PB1/AN1 input pin 1: IRQ1 input pin

0: PB0/AN0 input pin 1: IRQ0 input pin

1: ADTRG input pin

0

0

IRQ0

For details on the setting of the ADTRG input

Rev. 4.00 Aug 23, 2006 Pag

•	PB6/AN6 pin
	The pin function is switched as shown below according to the CH3 to CH0 bits in AM

CH3 to CH0	Other than B'1010	B'1010	
Pin Function	PB6 input pin	AN6 input pin	

## PB5/AN5 pin

The pin function is switched as shown below according to the CH3 to CH0 bits in AM

CH3 to CH0	Other than B'1001	B'1001
Pin Function	PB5 input pin	AN5 input pin

## PB4/AN4 pin

The pin function is switched as shown below according to the CH3 to CH0 bits in AM

CH3 to CH0	Other than B'1000	B'1000
Pin Function	PB4 input pin	AN4 input pin

# • PB3/AN3 pin

The pin function is switched as shown below according to the CH3 to CH0 bits in AM

CH3 to CH0	Other than B'0111	B'0111
Pin Function	PB3 input pin	AN3 input pin

CH3 to CH0	Other than burn	БИПП	
Pin Function	PB3 input pin	AN3 input pir	



PDI/ANI/IKQI pili The pin function is switched as shown below according to the combination of the CI bits in AMR and IRQ1 bit in PMRB.

IRQ1	(	)	1
CH3 to CH0	Other than B'0101	B'0101	Х
Pin Function	PB1 input pin	AN1 input pin	ĪRQ1 input pir

[Legend] x: Don't care.

## • PB0/AN0/IRQ0 pin

The pin function is switched as shown below according to the combination of the CI bits in AMR and IRQ0 bit in PMRB.

IRQ0		1				
CH3 to CH0	Other than B'0100	B'0100	х			
Pin Function	PB0 input pin	AN0 input pin	ĪRQ0 input pin			
[Legend] v: Don't care						

Rev. 4.00 Aug 23, 2006 Pag




Figure 9.11 Input/Output Data Inversion Function

		Initial		
Bit	Bit Name	Value	R/W	Description
7, 6	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be
5	SPC32	0	R/W	P32/TXD32/SCL Pin Function Switch
				Selects whether pin P32/TXD32/SCL is used a P32/SCL or as TXD32.
				0: P32/SCL I/O pin
				1: TXD32 output pin*
				Note: * Set the TE32 bit in SCR32 after setting 1.



 SCINV2	0	R/W	RXD32 Pin Input Data Inversion Switch
			Specifies whether the input data polarity of the pin is to be inverted or not.
			0: RXD32 input data is not inverted
			1: RXD32 input data is inverted
SCINV1	0	R/W	TXD31/IrTXD Pin Output Data Inversion Switch
			Specifies whether the output data polarity of the TXD31/IrTXD pin is to be inverted or not.
			0: TXD31/IrTXD output data is not inverted
			1: TXD31/IrTXD output data is inverted
SCINV0	0	R/W	RXD31/IrRXD Pin Input Data Inversion Switch
			Specifies whether the input data polarity of the RXD31/IrRXD pin is to be inverted or not.
			0: RXD31/IrRXD input data is not inverted

pin is to be inverted or not.

0: TXD32 output data is not inverted 1: TXD32 output data is inverted

1: RXD31/IrRXD input data is inverted

in which data changes are invalidated.

2

1

0

When the serial port control register is modified, the data being input or output up point is inverted immediately after the modification, and an invalid data change is output. When modifying the serial port control register, modification must be mad

- For a pin also used by the A/D converter, pull it up to AVcc. With an external resign approximately 100 k $\Omega$ .
- If an unused pin is an output pin, it is recommended to handle it in one of the followin
   Set the output of the unused pin to high and pull it up to Vcc with an external resistance.
  - approximately 100 k $\Omega$ . — Set the output of the unused pin to low and pull it down to GND with an external approximately 100 k $\Omega$ .

Rev. 4.00 Aug 23, 2006 Page 200 of 594 REJ09B0093-0400



- Reset function
  - Readable/writable counter of seconds, minutes, hours, and day-of-week with BCD c
  - Periodic (0.25 seconds, 0.5 seconds, one second, minute, hour, day, and week) international control of the cont
  - 8-bit free running counter
  - Selection of clock source
  - Use of module standby mode enables this module to be placed in standby mode inde when not used. (For details, refer to section 6.4, Module Standby Function.)




Figure 10.1 Block Diagram of RTC

RENESAS

The RTC has the following registers.

- Second data register/free running counter data register (RSECDR)
- Minute data register (RMINDR)
- Hour data register (RHRDR)
- Day-of-week data register (RWKDR)
- RTC control register 1 (RTCCR1)
- RTC control register 2 (RTCCR2)
- Clock source select register (RTCCSR)
- RTC Interrupt flag register (RTCFLG)

Rev. 4.00 Aug 23, 2006 Page 202 of 594

REJ09B0093-0400



				hour, and day-of-week data registers must be
6	SC12	_	R/W	Counting Ten's Position of Seconds
5	SC11	_	R/W	Counts on 0 to 5 for 60-second counting.
4	SC10	_	R/W	
3	SC03	_	R/W	Counting One's Position of Seconds
2	SC02	_	R/W	Counts on 0 to 9 once per second. When a car
1	SC01	_	R/W	generated, 1 is added to the ten's position.
0	SC00	_	R/W	

#### 10.3.2 **Minute Data Register (RMINDR)**

RMINDR counts the BCD-coded minute value on the carry generated once per minute by

RSECDR counting. The setting range is decimal 00 to 59.


		Initial		
Bit	Bit Name	Value	R/W	Description
7	BSY	_	R	RTC Busy
				This bit is set to 1 when the RTC is updating (o the values of second, minute, hour, and day-of-registers. When this bit is 0, the values of secondour, and day-of-week data registers must be a
6	MN12	_	R/W	Counting Ten's Position of Minutes
5	MN11	_	R/W	Counts on 0 to 5 for 60-minute counting.
4	MN10	_	R/W	
3	MN03	_	R/W	Counting One's Position of Minutes
2	MN02	_	R/W	Counts on 0 to 9 once per minute. When a carr
1	MN01	_	R/W	generated, 1 is added to the ten's position.
0	MN00	_	R/W	

				registers. When this bit is 0, the values of second hour, and day-of-week data registers must be ac
6	_	0	_	Reserved
				This bit is always read as 0.
5	HR11	_	R/W	Counting Ten's Position of Hours
4	HR10	_	R/W	Counts on 0 to 2 for ten's position of hours.
3	HR03	_	R/W	Counting One's Position of Hours
2	HR02	_	R/W	Counts on 0 to 9 once per hour. When a carry is
1	HR01	_	R/W	generated, 1 is added to the ten's position.
0	HR00	_	R/W	

Rev. 4.00 Aug 23, 2006 Page 204 of 594

6 to 3	_	All 0	_	Reserved
				These bits are always read as 0.
2	WK2	_	R/W	Day-of-Week Counting
1	WK1	_	R/W	Day-of-week is indicated with a binary code
0	WK0	_	R/W	000: Sunday
				001: Monday
				010: Tuesday
				011: Wednesday
				100: Thursday
				101: Friday
				110: Saturday
				111: Setting prohibited

hour, and day-of-week data registers must be a



R/W

Operating Mode




Figure 10.2 Definition of Time Expression



12/24

				0: Disables an overflow interrupt
				1: Enables an overflow interrupt
;	WKIE	_	R/W	Week Periodic Interrupt Enable
				0: Disables a week periodic interrupt
				1: Enables a week periodic interrupt
;	DYIE	_	R/W	Day Periodic Interrupt Enable
				0: Disables a day periodic interrupt
				1: Enables a day periodic interrupt
	HRIE	_	R/W	Hour Periodic Interrupt Enable
				0: Disables an hour periodic interrupt
				1: Enables an hour periodic interrupt
}	MNIE	_	R/W	Minute Periodic Interrupt Enable
				0: Disables a minute periodic interrupt
				1: Enables a minute periodic interrupt
	1SEIE	_	R/W	One-Second Periodic Interrupt Enable
				0: Disables a one-second periodic interrupt

R/W

R/W

6

5

4

3

2

1

0

05SEIE

025SEIE

1: Enables a one-second periodic interrupt

1: Enables a 0.5-second periodic interrupt

0.25-Second Periodic Interrupt Enable 0: Disables a 0.25-second periodic interrupt 1: Enables a 0.25-second periodic interrupt

0.5-Second Periodic Interrupt Enable

REJ09

Rev. 4.00 Aug 23, 2006 Pag

-		-	,	
5	RCS5	0	R/W	Select a clock output from the TMOW pin when sthe TMOW bit in PMR3 to 1.
4	SUB32K	0	R/W	000: φ/4
				010: φ/8
				100: φ/16
				110: φ/32
				xx1: фW
3	RCS3	1	R/W	Clock Source Selection
2	RCS2	0	R/W	0000: φ/8 Free running counter opera
1	RCS1	0	R/W	0001: φ/32 Free running counter opera
0	RCS0	0	R/W	0010: φ/128 Free running counter opera
				0011: φ/256 Free running counter opera
				0100: φ/512 Free running counter opera
				0101: φ/2048 Free running counter opera

Reserved

R/W

This bit is always read as 0.

0110: φ/4096...... Free running counter opera 0111: φ/8192...... Free running counter opera

Settings other than the above are prohibited.

1000: φw/4 ..... RTC operation

**Clock Output Selection** 

[Legend] x: Don't care.

7

6

RCS6

0

0

Rev. 4.00 Aug 23, 2006 Page 208 of 594



RENESAS

5	DYIFG	_	R/W*	[Setting condition]
				When a day periodic interrupt occurs
				[Clearing condition]
				0 is written to DYIFG when DYIFG = 1
4	HRIFG	_	R/W*	[Setting condition]
				When an hour periodic interrupt occurs
				[Clearing condition]
				0 is written to HRIFG when HRIFG = 1
3	MNIFG	_	R/W*	[Setting condition]
				When a minute periodic interrupt occurs
				[Clearing condition]
				0 is written to MNIFG when MNIFG = 1
2	SEIFG	_	R/W*	[Setting condition]
				When a one-second periodic interrupt occurs
				[Clearing condition]
				0 is written to SEIFG when SEIFG = 1
1	05SEIFG	_	R/W*	[Setting condition]
				When a 0.5-second periodic interrupt occurs
				[Clearing condition]
				0 is written to 05SEIFG when 05SEIFG = 1
0	025SEIFG	_	R/W*	[Setting condition]
				When a 0.25-second periodic interrupt occurs
				[Clearing condition]
				0 is written to 025SEIFG when 025SEIFG = 1
Note:	* Only 0 ca	n be writte	n to clear	r the flag.
	-			-
				Rev. 4.00 Aug 23, 2006 Pa

R/W\*

[Setting condition]

[Clearing condition]

When a week periodic interrupt occurs

0 is written to WKIFG when WKIFG = 1

6

WKIFG





follow this procedure.




Figure 10.3 Initial Setting Procedure

Rev. 4.00 Aug 23, 2006 Page 210 of 594

REJ09B0093-0400



bit is set to 1, the registers are updated, and the BSY bit is cleared to 0.

- 2. Making use of interrupts, read from the second, minute, hour, and day-of week regis the corresponding flag of RTCFLG is set to 1 and the BSY bit is confirmed to be 0.
  - 3. Read from the second, minute, hour, and day-of week registers twice in a row, and it no change in the read data, the read data is used.




Figure 10.4 Example: Reading of Inaccurate Time Data

#### Table 10.2 Interrupt Sources

Interrupt Name	Interrupt Source	Interrupt En
Overflow interrupt	Occurs when the free running counter is overflown.	FOIE
Week periodic interrupt	Occurs every week when the day-of-week date register value becomes 0.	WKIE
Day periodic interrupt	Occurs every day when the day-of-week date register is counted.	DYIE
Hour periodic interrupt	Occurs every hour when the hour date register is counted.	HRIE
Minute periodic interrupt	Occurs every minute when the minute date register is counted.	MNIE
One-second periodic interrupt	Occurs every second when the one-second date register is counted.	1SEIE
0.5-second periodic interrupt	Occurs every 0.5 seconds.	05SEIE
0.25-second periodic interrupt	Occurs every 0.25 seconds.	025SEIE

Rev. 4.00 Aug 23, 2006 Page 212 of 594

a WDT overflow. As a result, its contents are undefined after power-on. Therefore, whe RTC interrupt, always initialize the RTC register before setting IENRTC in IENR1 to 1.

Rev. 4.00 Aug 23, 2006 Page 214 of 594 REJ09B0093-0400



- Choice of five counter input clocks
- Internal clocks ( $\phi/32$ ,  $\phi/16$ ,  $\phi/4$ , and  $\phi_w/4$ ) or external clocks can be selected.
- Toggle output function
- Toggle output is performed to the TMOFH or TMOFL pin using a compare match si

The initial value of toggle output can be set.

- Counter resetting by a compare match signal
- Two interrupt sources: One compare match, one overflow
- Choice of 16-bit or 8-bit mode by settings of bits CKSH2 to CKSH0 in TCRF
- Can operate in watch mode, subactive mode, and subsleep mode
- - When  $\phi_w/4$  is selected as an internal clock, the timer F can operate in watch mode, so mode, and subsleep mode.
- Use of module standby mode enables this module to be placed in standby mode inde when not used. (For details, refer to section 6.4, Module Standby Function.)




Figure 11.1 Block Diagram of Timer F

# 11.2 Input/Output Pins

Table 11.1 shows the input/output pins of the timer F.

**Table 11.1 Pin Configuration** 

Name	Abbreviation	I/O	Function
Timer F event input	TMIF	Input	Event input pin to TCFL
Timer FH output	TMOFH	Output	Timer FH toggle output pin
Timer FL output	TMOFL	Output	Timer FL toggle output pin

Rev. 4.00 Aug 23, 2006 Page 216 of 594

REJ09B0093-0400



TCF is a 16-bit read/write up-counter configured by cascaded connection of 8-bit timer TCFH and TCFL. In addition to the use of TCF as a 16-bit counter with TCFH as the up and TCFL as the lower 8 bits, TCFH and TCFL can also be used as independent 8-bit co

TCFH and TCFL are initialized to H'00 upon a reset.

#### (1) **16-Bit Mode (TCF)**

When CKSH2 is cleared to 0 in TCRF, TCF operates as a 16-bit counter. The TCF inpu selected by bits CKSL2 to CKSL0 in TCRF.

TCF can be cleared in the event of a compare match by means of CCLRH in TCSRF.

When TCF overflows from H'FFFF to H'0000, OVFH is set to 1 in TCSRF. If OVIEH i is 1 at this time, IRRTFH is set to 1 in IRR2, and if IENTFH in IENR2 is 1, an interrupt sent to the CPU.

#### (2) 8-Bit Mode (TCFH/TCFL)

The TCFH (TCFL) input clock is selected by bits CKSH2 to CKSH0 (CKSL2 to CKSL TCRF.

When CKSH2 is set to 1 in TCRF, TCFH and TCFL operate as two independent 8-bit c

TCFH (TCFL) can be cleared in the event of a compare match by means of CCLRH (CC TCSRF.

When TCFH (TCFL) overflows from H'FF to H'00, OVFH (OVFL) is set to 1 in TCSR OVIEH (OVIEL) in TCSRF is 1 at this time, IRRTFH (IRRTFL) is set to 1 in IRR2, an IENTFH (IENTFL) in IENR2 is 1, an interrupt request is sent to the CPU.



Toggle output can be provided from the TMOFH pin by means of compare matches, and output level can be set by means of the TOLH bit in TCRF.

# (2) 8-Bit Mode (OCRFH/OCRFL)

is selle to the Cr O.

When CKSH2 is set to 1 in TCRF, OCRFH and OCRFL operate as two independent 8-bi registers. OCRFH contents are compared with TCFH, and OCRFL contents are with TCF the OCRFH (OCRFL) and TCFH (TCFL) values match, CMFH (CMFL) is set to 1 in TC the same time, IRRTFH (IRRTFL) is set to 1 in IRR2. If IENTFH (IENTFL) in IENR2 is time, an interrupt request is sent to the CPU.

Toggle output can be provided from the TMOFH pin (TMOFL pin) by means of compare matches, and the output level can be set by means of the TOLH (TOLL) bit in TCRF.

RENESAS

5 4	CKSH1 CKSH0	0 0	W	Select the clock input to TCFH from among fo clock sources or TCFL overflow.
•	0110110	Ü	• • •	000: 16-bit mode, counting on TCFL overflow
				001: 16-bit mode, counting on TCFL overflow
				010: 16-bit mode, counting on TCFL overflow
				011: Using prohibited
				100: 8-bit mode, counting on φ/32
				101: 8-bit mode, counting on φ/16
				110: 8-bit mode, counting on φ/4
				111: 8-bit mode, counting on φ <sub>w</sub> /4
3	TOLL	0	W	Toggle Output Level L
				Sets the TMOFL pin output level.

Clock Select H

0: Low level 1: High level

6

CKSH2

0

W

REJ09

Rev. 4.00 Aug 23, 2006 Pag

100: Internal clock: counting on φ/32
101: Internal clock: counting on φ/16

/16

110: Internal clock: counting on  $\phi/4$ 

When this bit is written to 0 after reading CMFF

111: Internal clock: counting on  $\phi_w/4$ The TMIFEG bit in IEGR selects which edge of an external event is used for co Note:

#### 11.3.4 Timer Control/Status Register F (TCSRF)

TCSRF performs counter clear selection, overflow flag setting, and compare match flag s and controls enabling of overflow interrupt requests.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	OVFH	0	R/W*	Timer Overflow Flag H
				[Setting condition]
				When TCFH overflows from H'FF to H'00
				[Clearing condition]
				When this bit is written to 0 after reading OVFH
6	CMFH	0	R/W*	Compare Match Flag H
				This is a status flag indicating that TCFH has m OCRFH.
				[Setting condition]
				When the TCFH value matches the OCRFH va
				[Clearing condition]

RENESAS

				1: TCF clearing by compare match is enabled
				In 8-bit mode:
				0: TCFH clearing by compare match is disable
				1: TCFH clearing by compare match is enable
3	OVFL	0	R/W*	Timer Overflow Flag L
				This is a status flag indicating that TCFL has
				[Setting condition]
				When TCFL overflows from H'FF to H'00
				[Clearing condition]
				When this bit is written to 0 after reading OVF
2	CMFL	0	R/W*	Compare Match Flag L
				This is a status flag indicating that TCFL has

OCRFL.

[Setting condition]

[Clearing condition]

OCRFH match. In 16-bit mode:

0: TCF clearing by compare match is disabled

When the TCFL value matches the OCRFL va

When this bit is written to 0 after reading CMF

Rev. 4.00 Aug 23, 2006 Pag

1: TCFL clearing by compare match is enabled

Note: \* Only 0 can be written to clear the flag.

can also be used as two independent 8-bit timers.

# 11.4 Operation

The timer F is a 16-bit counter that increments on each input clock pulse. The timer F val constantly compared with the value set in the output compare register F, and the counter cleared, an interrupt requested, or port output toggled, when the two values match. The ti

# 11.4.1 Timer F Operation

The timer F has two operating modes, 16-bit timer mode and 8-bit timer mode. The operation of these modes is described below.

# (1) Operation in 16-Bit Timer Mode

When the CKSH2 bit is cleared to 0 in TCRF, the timer F operates as a 16-bit timer.

Following a reset, TCF is initialized to H'0000, OCRF to H'FFFF, and TCRF and TCSRF. The counter is incremented by an input signal from an external event (TMIF pin). The The bit in IEGR selects which edge of an external event is used for counting.

The timer F operating clock can be selected from internal clocks or external events accorsettings of bits CKSL2 to CKSL0 in TCRF.

OCRF contents are constantly compared with TCF, and when both values match, CMFH 1 in TCSRF. If IENTFH in IENR2 is 1 at this time, an interrupt request is sent to the CPU

RENESAS

When the OCRFH/OCRFL and TCFH/TCFL values match, CMFH/CMFL is set to 1 in IENTFH/IENTFL in IENR2 is 1, an interrupt request is sent to the CPU, and at the sam TMOFH pin/TMOFL pin output is toggled. If CCLRH/CCLRL in TCSRF is 1, TCFH/T cleared. The output level of the TMOFH pin/TMOFL pin can be set by TOLH/TOLL in

When TCFH/TCFL overflows from H'FF to H'00, OVFH/OVFL is set to 1 in TCSRF. I OVIEH/OVIEL in TCSRF and IENTFH/IENTFL in IENR2 are both 1, an interrupt requ to the CPU.

# 11.4.2 TCF Increment Timing

### (1) Internal Clock Operation

TCF is incremented by internal clock or external event input. Bits CKSH2 to CKSH0 or CKSL0 in TCRF select one of internal clock sources ( $\phi/32$ ,  $\phi/16$ ,  $\phi/4$ , or  $\phi_w/4$ ) created by the system clock ( $\phi$  or  $\phi_w$ ).

# (2) External Event Operation

When the CKSL2 bit in TCRF is cleared to 0, external event input is selected. The coun incremented at both rising and falling edges of external events. The TMIFEG bit in IEG which edge of an external event is used for counting. The external event pulse width reclock time longer than 2 system clocks ( $\phi$ ), or 2 subclocks ( $\phi$ <sub>SUB</sub>), depending on the oper mode. Note that an external event does not operate correctly with the lower pulse width.




Figure 11.2 TMOFH/TMOFL Output Timing

# 11.4.4 TCF Clear Timing

TCF can be cleared by a compare match with OCRF.

# 11.4.5 Timer Overflow Flag (OVF) Set Timing

OVF is set to 1 when TCF overflows from H'FFFF to H'0000.

Rev. 4.00 Aug 23, 2006 Page 224 of 594

REJ09B0093-0400



**Table 11.2 Timer F Operating States** 

Operating Mode	Reset	Active	Sleep	Watch	Sub-active	Sub-sleep	Standby
TCF	Reset	Functions*	Functions*	Functions/ Halted*	Functions/ Halted*	Functions/ Halted*	Halted
OCRF	Reset	Functions	Retained	Retained	Functions	Retained	Retained
TCRF	Reset	Functions	Retained	Retained	Functions	Retained	Retained
TCSRF	Reset	Functions	Retained	Retained	Functions	Retained	Retained

Note: \* When  $\phi_w/4$  is selected as the TCF internal clock in active mode or sleep mode the system clock and internal clock are mutually asynchronous, synchronization maintained by a synchronization circuit. This results in a maximum count cycle  $1/\phi$  (s). When the counter is operated in subactive mode, watch mode, or submode,  $\phi_w/4$  must be selected as the internal clock. The counter will not operate other internal clock is selected.

Rev. 4.00 Aug 23, 2006 Pag

If an OCRFL write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, a compare match signal may or may not be generated written data and the counter value match. As the compare match signal is output in synchronization with the TCFL clock, a compare match will not result in compare match

Compare match flag CMFH is set when all 16 bits match and a compare match signal is a Compare match flag CMFL is set if the setting conditions for the lower 8 bits are satisfied

When TCF overflows, OVFH is set. OVFL is set if the setting conditions are satisfied wh lower 8 bits overflow. If a TCFL write and overflow signal output occur simultaneously, overflow signal is not output.

#### **11.6.2 8-Bit Timer Mode**

should be used as a port pin.

generation if the clock is stopped.

#### (1) TCFH, OCRFH

a MOV instruction and generation of the compare match signal occur simultaneously, TO is output to the TMOFH pin as a result of the TCRF write.

If an OCRFH write and compare match signal generation occur simultaneously, the compare match signal generation occur simultaneously.

In toggle output, TMOFH pin output is toggled when a compare match occurs. If a TCRI

If an OCRFH write and compare match signal generation occur simultaneously, the compare match signal is invalid. However, a compare match signal may or may not be generated written data and the counter value match. The compare match signal is output in synchrowith the TCFH clock.

If a TCFH write and overflow signal output occur simultaneously, the overflow signal is output.

Rev. 4.00 Aug 23, 2006 Page 226 of 594



If a TCFL write and overflow signal output occur simultaneously, the overflow signal is output.

#### 11.6.3 Flag Clearing

When  $\phi_w/4$  is selected as the internal clock, "Interrupt source generation signal" will be with  $\phi_w$  and the signal will be outputted with  $\phi_w$  width. And, "Overflow signal" and "Co match signal" are controlled with 2 cycles of  $\phi_w$  signals. Those signals are output with 2 width of  $\phi_w$  (figure 11.3)

In active (high-speed, medium-speed) mode, even if you cleared interrupt request flag d term of validity of "Interrupt source generation signal", same interrupt request flag is set figure 11.3) And, the timer overflow flag and compare match flag cannot be cleared dur term of validity of "Overflow signal" and "Compare match signal".

interrupt request flag in active (high-speed, medium-speed) mode, clear should be procesthe time that calculated with below (1) formula. And, to definitely clear timer overflow compare match flag, clear should be processed after read timer control status register F (after the time that calculated with below (1) formula.

For interrupt request flag is set right after interrupt request is cleared, interrupt process t timer FH, timer FL interrupt might be repeated. (2 in figure 11.3) Therefore, to definite

For ST of (1) formula, please substitute the longest number of execution states in used is

In subactive mode, there are not limitation for interrupt request flag, timer overflow flag compare match flag clear.



- After program process returned normal handling, clear interrupt request flags (II IRRTFL) after more than that calculated with (1) formula.
- After reading the timer control status register F (TCSRF), clear the timer overflo 3. (OVFH, OVFL) and compare match flags (CMFH, CMFL).
- 4. Enable interrupts (set IENFH, IENFL to 1).

## Method 2

- - Set interrupt handling routine time to more than time that calculated with (1) for 1.
  - Clear interrupt request flags (IRRTFH, IRRTFL) at the end of interrupt handling 2.
  - 3. After read timer control status register F (TCSRF), clear timer overflow flags (C OVFL) and compare match flags (CMFH, CMFL).
- All above attentions are also applied in 16-bit mode and 8-bit mode.



Rev. 4.00 Aug 23, 2006 Page 228 of 594

Interrupt request flag
(IRRTFH, IRRTFL)

# Figure 11.3 Clear Interrupt Request Flag when Interrupt Source Generation Signal is Valid

#### 11.6.4 Timer Counter (TCF) Read/Write

When  $\phi_w/4$  is selected as the internal clock in active (high-speed, medium-speed) mode, TCF is impossible. And when reading TCF, as the system clock and internal clock are n asynchronous, TCF synchronizes with synchronization circuit. This results in a maximu read value error of  $\pm 1$ .

When reading or writing TCF in active (high-speed, medium-speed) mode is needed, plothe internal clock except for  $\phi_w/4$  before read/write is performed.

In subactive mode, even if  $\varphi_w$  /4 is selected as the internal clock, TCF can be read from to normally.



Rev. 4.00 Aug 23, 2006 Pag

Rev. 4.00 Aug 23, 2006 Page 230 of 594

REJ09B0093-0400



• The following operations can be set for each channel:

Waveform output at compare match

Input capture function

Counter clear operation

Multiple timer counters (TCNT) can be written to simultaneously

Simultaneous clearing by compare match and input capture is possible

Register synchronous input/output is possible by synchronous counter operation

PWM output with any duty level is possible

A maximum 2-phase PWM output is possible in combination with synchronous open

- Operation with cascaded connection
- Fast access via internal 16-bit bus
- 6-type interrupt sources
- · Register data can be transmitted automatically
- Use of module standby mode enables this module to be placed in standby mode indewhen not used. (For details, refer to section 6.4, Module Standby Function.)

			TCLKC	
General registers (TGR)		TGRA_1	TGRA_2	
		TGRB_1	TGRB_2	
I/O pin		TIOCA1	TIOCA2	
Input pin		TIOCB1	TIOCB2	
Counter clear function		TGR compare match or input capture	TGR compare match or capture	
Compare	0 output	0	_	
match output 1 output		0	_	
output	Toggle output	0	_	
Input captu	ire function	0	0	
Synchrono	us operation	0	0	
PWM mode	е	0	0	
Interrupt so	ources	3 sources	3 sources	
		<ul> <li>Compare match or input capture 1A</li> </ul>	<ul> <li>Compare match or input capture 2A</li> </ul>	
		<ul> <li>Compare match or input capture 1B</li> </ul>	<ul> <li>Compare match or input capture 2B</li> </ul>	
		<ul> <li>Overflow</li> </ul>	<ul> <li>Overflow</li> </ul>	

Rev. 4.00 Aug 23, 2006 Page 232 of 594




Figure 12.1 Block Diagram of TPU

# 12.2 Input/Output Pins

**Table 12.2 Pin Configuration** 

Channel	Symbol	I/O	Function
Common	TCLKA	Input	External clock A input pin
	TCLKB	Input	External clock B input pin
	TCLKC	Input	External clock C input pin
1	TIOCA1	I/O	TGRA_1 input capture input/output co output/PWM output pin
	TIOCB1	Input	TGRB_1 input capture input pin
2	TIOCA2	I/O	TGRA_2 input capture input/output co output/PWM output pin
	TIOCB2	Input	TGRB 2 input capture input pin



Rev. 4.00 Aug 23, 2006 Pag REJ09

- Timer status register\_1 (15K\_1)
  - Timer counter\_1 (TCNT\_1)
  - Timer general register A\_1 (TGRA\_1)
  - Timer general register B\_1 (TGRB\_1)

#### **Channel 2:**

- Timer control register\_2 (TCR\_2)
- Timer mode register\_2 (TMDR\_2)
- Timer I/O control register\_2 (TIOR\_2)
- Timer interrupt enable register\_2 (TIER\_2)
- Timer status register\_2 (TSR\_2)
- Timer counter\_2 (TCNT\_2)
- Timer general register A\_2 (TGRA\_2)
- Timer general register B\_2 (TGRB\_2)

#### Common:

- Timer start register (TSTR)
- Timer synchro register (TSYR)



				-
3	CKEG0	0	R/W	These bits select the input clock edge. When internal clock is counted using both edges, the clock period is halved (e.g. \$\phi/4\$ both edges = 6 edge). Internal clock edge selection is valid winput clock is \$\phi/4\$ or slower. If the input clock is setting is ignored and count at a rising edge is
				00: Count at rising edge
				01: Count at falling edge
				1X: Count at both edges
				[Legend] X: Don't care
2	TPSC2	0	R/W	Timer Prescaler 2 to 0
1	TPSC1	0	R/W	These bits select the TCNT counter clock. Th
0	TPSC0	0	R/W	source can be selected independently for ead See tables12.4 and 12.5 for details.

These bits select the TCNT counter clearing s

See table 12.3 for details.

Clock Edge 1 and 0

R/W

R/W

CCLR0

CKEG1

0

4

RENESAS

Table 12.4 TPSC2 to TPSC0 (Channel 1)

Channel	Bit 2 TPSC2	Bit 1 TPSC1	Bit 0 TPSC0	Description
1	0	0	0	Internal clock: counts on \$\phi/1\$
			1	Internal clock: counts on \$\phi/4\$
		1	0	Internal clock: counts on \$\phi/16\$
			1	Internal clock: counts on \$\phi/64\$
	1	0	0	External clock: counts on TCLKA pin input
			1	External clock: counts on TCLKB pin input
		1	0	Internal clock: counts on \$\phi/256\$
			1	Counts on TCNT_2 overflow

Rev. 4.00 Aug 23, 2006 Page 236 of 594

REJ09B0093-0400



1	0	External clock: counts on TCLKC pin input
	1	Internal clock: counts on 4/102/

#### 12.3.2 **Timer Mode Register (TMDR)**

TMDR sets the operating mode for each channel. The TPU has a total of two TMDR reg for each channel. TMDR should be set when TCNT operation is stopped.

		Initial		
Bit	Bit Name	Value	R/W	Description
7, 6	_	All 1		Reserved
				These bits are always read as 1 and cannot be modified.
5, 4	_	All 0		Reserved
				These bits are always read as 0 and cannot be modified.
3, 2	_	All 0		Reserved
				The write value should always be 0.
1	MD1	0	R/W	Modes 1 and 0
0	MD0	0	R/W	These bits set the timer operating mode.
				See table 12.6 for details.

TIOR controls TGR. The TPU has a total of two TIOR registers, one for each channel. Carequired as TIOR is affected by the TMDR setting.

The initial output specified by TIOR is valid when the counter is stopped (the CST bit in cleared to 0). Note also that, in PWM mode 2, the output at the point at which the countercleared to 0 is specified.

# • TIOR\_1, TIOR\_2

		Initial		
Bit	Bit Name	Value	R/W	Description
7	IOB3	All 0	R/W	I/O Control B3 to B0
6	IOB2		R/W	Specify the function of TGRB.
5	IOB1		R/W	For details, refer to tables 12.7 and 12.8.
4	IOB0		R/W	
3	IOA3	All 0	R/W	I/O Control A3 to A0
2	IOA2		R/W	Specify the function of TGRA.
1	IOA1		R/W	For details, refer to tables 12.9 and 12.10.
0	IOA0		R/W	

			1		
		1	0	_	
			1	=	
1	0	0	0		Capture input source is TIOCE
				register	Input capture at rising edge
			1	_	Capture input source is TIOCE
					Input capture at falling edge
		1	Χ	-	Capture input source is TIOCE
					Input capture at both edges
	1	Х	Х	=	Setting prohibited
[Legend]					

X: Don't care

			1	
		1	0	
			1	
1	Х	0	0	Input capture register
			1	<del></del>

1

Χ

Capture input source is TIOCB2
Input capture at falling edge
Capture input source is TIOCB2
Input capture at both edges

Capture input source is TIOCB2

Input capture at rising edge

[Legend]

X: Don't care

Rev. 4.00 Aug 23, 2006 Page 240 of 594

					Toggle output at compare matc
	1	0	0	_	Output disabled
			1	_	Initial output is 1
					0 output at compare match
		1	0	_	Initial output is 1
					1 output at compare match
			1	_	Initial output is 1
					Toggle output at compare matc
1	0	0	0	Input	Capture input source is TIOCA1
				capture	Input capture at rising edge
			1	— register	Capture input source is TIOCA1
					Input capture at falling edge
		1	Х	_	Capture input source is TIOCA
					Input capture at both edges
	1	Х	X	_	Setting prohibited
[Legend]					-

Initial output is 0

X: Don't care

Rev. 4.00 Aug 23, 2006 Pag

					•
			1		Initial output is 1
					0 output at compare match
		1	0		Initial output is 1
					1 output at compare match
			1		Initial output is 1
					Toggle output at compare matc
1	Х	0	0	Input capture	Capture input source is TIOCA2
				register	Input capture at rising edge
			1		Capture input source is TIOCA2
					Input capture at falling edge
		1	Х	<del>_</del>	Capture input source is TIOCA2
					Input capture at both edges
[Leger	•				
X: Do	on't care				

0

1

0

RENESAS

Initial output is 0

Output disabled

Toggle output at compare matc

REJ09B0093-0400

Rev. 4.00 Aug 23, 2006 Page 242 of 594

				Enables or disables interrupt requests (TCIV) TCFV flag when the TCFV flag in TSR is set
				0: Interrupt requests (TCIV) by TCFV disable
				1: Interrupt requests (TCIV) by TCFV enabled
3, 2	_	All 0		Reserved
				These bits are always read as 0 and cannot modified.
1	TGIEB	0	R/W	TGR Interrupt Enable B
				Enables or disables interrupt requests (TGIB TGFB bit when the TGFB bit in TSR is set to
				0: Interrupt requests (TGIB) by TGFB bit disa
				1: Interrupt requests (TGIB) by TGFB bit ena
0	TGIEA	0	R/W	TGR Interrupt Enable A
				Enables or disables interrupt requests (TGIA TGFA bit when the TGFA bit in TSR is set to
				0: Interrupt requests (TGIA) by TGFA bit disa
				1: Interrupt requests (TGIA) by TGFA bit ena

R/W

Reserved

0

0

TCIEV

5

4

This bit is always read as 1 and cannot be mo

The write value should always be 0.

Overflow Interrupt Enable

Rev. 4.00 Aug 23, 2006 Pag

		•	•	This bit is always read as 0 and cannot be modif
4	TCFV	0	R/(W)*	Overflow Flag
				Status flag that indicates that TCNT overflow has occurred.
				[Setting condition]
				When the TCNT value overflows (changes from to H'0000)
				[Clearing condition]
				When 0 is written to TCFV after reading TCFV =
3, 2	_	All 0		Reserved
				These bits are always read as 0 and cannot be r
1	TGFB	0	R/(W)*	Input Capture/Output Compare Flag B
				Status flag that indicates the occurrence of TGR capture or compare match.
				[Setting conditions]
				• When TCNT = TGRB and TGRB is functioning output compare register
				When TCNT value is transferred to TGRB by

Rev. 4.00 Aug 23, 2006 Page 244 of 594



capture register [Clearing condition]

capture signal and TGRB is functioning as in

When 0 is written to TGFB after reading TGF

[Clearing condition]

[Clearing condition]When 0 is written to TGFA after reading TG

Note: \* Only 0 can be written to clear the flag.

#### 12.3.6 Timer Counter (TCNT)

TCNT is a 16-bit readable/writable counter. The TPU has a total of two TCNT counters each channel.

TCNT is initialized to H'0000 by a reset or in hardware standby mode.

TCNT cannot be accessed in 8-bit units; it must always be accessed in 16-bit units.

#### 12.3.7 Timer General Register (TGR)

TGR is a 16-bit readable/writable register, functioning as either output compare or input register. The TPU has a total of four TGR registers, two for each channel. TGR is initial H'FFFF by a reset. TGR cannot be accessed in 8-bit units; it must always be accessed in units.

			If 0 is written to the CST bit during operation w TIOC pin designated for output, the counter sto output compare output level of the TIOC pin is TIOR is written to when the CST bit is cleared pin output level will be changed to the set initial
			value. 0: TCNT_n count operation is stopped 1: TCNT_n performs count operation
0	 0	_	Reserved

These bits select operation or stoppage for TCN

The write value should always be 0.

R/W

RENESAS

REJ09B0093-0400

CST1

Rev. 4.00 Aug 23, 2006 Page 246 of 594

				When synchronous operation is selected, the synchronous presetting of multiple channels, a synchronous clearing by counter clearing on a channel, are possible.
				To set synchronous operation, the SYNC bits set to 1. To set synchronous clearing, in addit SYNC bit, the TCNT clearing source must also means of bits CCLR1 and CCLR0 in TCR.
				TCNT_n operates independently (TCNT p clearing is unrelated to other channels)
				1: TCNT_n performs synchronous operation
				TCNT synchronous presetting/synchronou is possible
0	_	0	_	Reserved
				The write value should always be 0.

R/W

1

SYNC1

0

RENESAS

REJ09

These bits select whether operation is indepe

synchronized with other channels.




Figure 12.2 16-Bit Register Access Operation [CPU ↔ TCNT (16 Bits)]

#### 12.4.2 **8-Bit Registers**

Registers other than TCNT and TGR are 8-bit. They can also be read and written to in 8-Examples of 8-bit register access operation are shown in figures 12.3 and 12.4.




Figure 12.3 8-Bit Register Access Operation [CPU ↔ TCR (Upper 8 Bits)]



Rev. 4.00 Aug 23, 2006 Pag

when one of bits CSTT and CST2 is set to 1 in TSTR, TCNT for the corresponding chan begins counting. TCNT can operate as a free-running counter, periodic counter, for exam

## (a) Example of Count Operation Setting Procedure

Figure 12.5 shows an example of the count operation setting procedure.




Figure 12.5 Example of Counter Operation Setting Procedure

REJ09B0093-0400






Figure 12.6 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, TCNT for the relevant of performs periodic count operation. TGR for setting the period is designated as an output register, and counter clearing by compare match is selected by means of bits CCLR0 and in TCR. After the settings have been made, TCNT starts up-count operation as a periodic when the corresponding bit in TSTR is set to 1. When the count value matches the value the TGF bit in TSR is set to 1 and TCNT is cleared to H'0000.

If the value of the corresponding TGIE bit in TIER is 1 at this point, the TPU requests a After a compare match, TCNT starts counting up again from H'0000.

Figure 12.7 illustrates periodic counter operation.

#### (2) Waveform Output by Compare Match

The TPU can perform 0, 1, or toggle output from the corresponding output pin using commatch.

#### (a) Example of Setting Procedure for Waveform Output by Compare Match

Figure 12.8 shows an example of the setting procedure for waveform output by compare




Figure 12.8 Example of Setting Procedure for Waveform Output by Compare I

### (b) Examples of Waveform Output Operation

Figure 12.9 shows an example of 1 output.

In this example, TCNT has been designated as a free-running counter, and settings have I made such that 1 is output by compare match A. When the set level and the pin level mat pin level does not change.

Rev. 4.00 Aug 23, 2006 Page 252 of 594



Figure 12.10 shows an example of toggle output.

In this example, TCNT has been designated as a periodic counter (with counter clearing compare match A), and settings have been made such that the output is toggled by compare A.




Figure 12.10 Example of Toggle Output Operation

# (3) Input Capture Function

The TCNT value can be transferred to TGR on detection of the TIOC pin input edge.

Rising edge, falling edge, or both edges can be selected as the detected edge.

#### (a) Example of Input Capture Operation Setting Procedure

Figure 12.11 shows an example of the setting procedure for input capture operation.



Rev. 4.00 Aug 23, 2006 Pag

#### (b) Example of Input Capture Operation

Figure 12.12 shows an example of input capture operation.

In this example, both rising and falling edges have been selected as the input capture input the TIOCA pin, the falling edge has been selected as the input capture input edge of the T pin, and counter clearing by TGRB input capture has been designated for TCNT.





Figure 12.12 Example of Input Capture Operation

Rev. 4.00 Aug 23, 2006 Page 254 of 594



Figure 12.13 shows an example of the synchronous operation setting procedure.



- [2] When the TCNT counter of any of the channels designated for synchronous operation is written to, the same value is simultaneously written to the other TCNT counters.
- [3] Use bits CCLR1 and CCLR0 in TCR to specify TCNT clearing by input capture/output compare,
- [4] Use bits CCLR1 and CCLR0 in TCR to designate synchronous clearing for the counter clearing

[5] Set 1 to the CST bits in TSTR for the relevant channels, to start the count operation.





Figure 12.13 Example of Synchronous Operation Setting Procedure

Rev. 4.00 Aug 23, 2006 Pag REJ09 For details on PWM modes, see section 12.5.4, PWM Modes.




Figure 12.14 Example of Synchronous Operation



• • • • • • • • • • • • • • • • • • • •	-  -  -  -  -  -  -  -  -  -  -  -  -  -	
Channel 1 and channel 2	TCNT1	TCNT2

# (1) Setting Procedure for Operation with Cascaded Connection

Figure 12.15 shows the setting procedure for cascaded connection operation.




Figure 12.15 Setting Procedure for Operation with Cascaded Operation




Figure 12.16 Example of Operation with Cascaded Connection

#### (1) **PWM Mode 1**

PWM output is generated from the TIOCA pin by pairing TGRA with TGRB. The level by bits IOA0 to IOA3 in TIOR is output from the TIOCA pin at compare match A, and specified by bits IOB0 to IOB3 in TIOR is output at compare match B. The initial output the value set in TGRA. If the set values of paired TGRs are identical, the output value d change even if a compare match occurs.

In PWM mode 1, PWM output is enabled up to 2 phases.

## (2) PWM Mode 2

PWM output is generated using one TGR as the cycle register and the others as duty reg output specified in TIOR is performed by means of compare matches. Upon counter cle synchronization register compare match, the output value of each pin is the initial value TIOR. If the set values of the cycle and duty registers are identical, the output value doe change even if a compare match occurs.

In PWM mode 2, PWM output is enabled up to 2 phases.

The correspondence between PWM output pins and registers is shown in table 12.12.

#### (3) Example of PWM Mode Setting Procedure

Figure 12.17 shows an example of the PWM mode setting procedure.




Figure 12.17 Example of PWM Mode Setting Procedure

Rev. 4.00 Aug 23, 2006 Page 260 of 594






Figure 12.18 Example of PWM Mode Operation (1)

Figure 12.19 shows an example of PWM mode 2 operation. In this example, synchronous operation is designated for channels 1 and 2, TGRB\_2 compare match is set as the TCN source, and 0 is set for the initial output value and 1 for the output value of the other TG

(TGRA\_1, TGRB\_1, and TGRA\_2), outputting a 2-phase PWM waveform.

In this case, the value set in TGRB\_2 is used as the cycle, and the values set in the other used as the duty levels.






Figure 12.19 Example of PWM Mode Operation (2)

Rev. 4.00 Aug 23, 2006 Page 262 of 594






Figure 12.20 Example of PWM Mode Operation (3)

is fixed. For details, see section 4, Interrupt Controller.

Table 12.13 lists the TPU interrupt sources.

**Table 12.13 TPU Interrupts** 

Channel	Name	Interrupt Source	Interrupt Flag	Priority
1	TGI1A	TGRA_1 input capture/compare match	TGFA_1	High
	TGI1B	TGRB_1 input capture/compare match	TGFB_1	<b>1</b>
	TCI1V	TCNT_1 overflow	TCFV_1	
2	TGI2A	TGRA_2 input capture/compare match	TGFA_2	
	TGI2B	TGRB_2 input capture/compare match	TGFB_2	
	TCI2V	TCNT_2 overflow	TCFV_2	Low

# (1) Input Capture/Compare Match Interrupt

An interrupt is requested if the TGIE bit in TIER is set to 1 when the TGF flag in TSR is by the occurrence of a TGR input capture/compare match on a particular channel. The intrequest is cleared by clearing the TGF flag to 0. The TPU has a total of four input capture match interrupts, two for each channel.

#### (2) Overflow Interrupt

An interrupt is requested if the TCIEV bit in TIER is set to 1 when the TCFV flag in TSF 1 by the occurrence of TCNT overflow on a channel. The interrupt request is cleared by the TCFV flag to 0. The TPU has a total of two overflow interrupts, one for each channel






Figure 12.21 Count Timing in Internal Clock Operation




Figure 12.22 Count Timing in External Clock Operation

_		_
TCNT input clock		
TCNT _	N	_
- TGR	N	_
_		
Compare match signal —		_
TIOC pin		_

Figure 12.23 Output Compare Output Timing




Figure 12.24 Input Capture Input Signal Timing

# (4) Timing for Counter Clearing by Compare Match/Input Capture

Figure 12.25 shows the timing when counter clearing on compare match is specified, an 12.26 shows the timing when counter clearing on input capture is specified.




Figure 12.25 Counter Clear Timing (Compare Match)

# Figure 12.26 Counter Clear Timing (Input Capture)

# 12.7.2 Interrupt Signal Timing

# (1) TGF Flag Setting Timing in Case of Compare Match

Figure 12.27 shows the timing for setting of the TGF flag in TSR on compare match, and interrupt request signal timing.




Figure 12.27 TGI Interrupt Timing (Compare Match)

RENESAS




Figure 12.28 TGI Interrupt Timing (Input Capture)

# (3) TCFV Flag Setting Timing

Figure 12.29 shows the timing for setting of the TCFV flag in TSR on overflow, and TC interrupt request signal timing.




Figure 12.29 TCIV Interrupt Setting Timing




Figure 12.30 Timing for Status Flag Clearing by CPU

# 12.8 Usage Notes

#### 12.8.1 Module Standby Function Setting

TPU operation can be disabled or enabled using the clock stop register. The initial setting the TPU to operate. Register access is enabled by clearing the module standby function. I details, refer to section 6.4, Module Standby Function.

# 12.8.2 Input Clock Restrictions

The input clock pulse width must be at least 1.5 states in the case of single-edge detection least 2.5 states in the case of both-edge detection. The TPU will not operate properly at n pulse widths.

Rev. 4.00 Aug 23, 2006 Page 270 of 594



N: TGR set value

# 12.8.4 Contention between TCNT Write and Clear Operation

If the counter clear signal is generated in the T2 state of a TCNT write cycle, TCNT clear priority and the TCNT write is not performed.

Figure 12.31 shows the timing in this case.




Figure 12.31 Contention between TCNT Write and Clear Operation




Figure 12.32 Contention between TCNT Write and Increment Operation

ф	
Address	TGR address
Write signal	
Compare match signal	Inhibited
TCNT	N N+1
TGR	N X M
	TGR write data

Figure 12.33 Contention between TGR Write and Compare Match




Figure 12.34 Contention between TGR Read and Input Capture




Figure 12.35 Contention between TGR Write and Input Capture




Figure 12.36 Contention between Overflow and Counter Clearing




Figure 12.37 Contention between TCNT Write and Overflow

#### 12.8.11 Multiplexing of I/O Pins

The TIOCA1 I/O pin is multiplexed with the TCLKA input pin, the TIOCB1 I/O pin with TCLKB input pin, and the TIOCA2 I/O pin with the TCLKC input pin. When an extern input, compare match output should not be performed from a multiplexed pin.

#### 12.8.12 Interrupts when Module Standby Function is Used

If the module standby function is used when an interrupt has been requested, it will not to clear the CPU interrupt source. Interrupts should therefore be disabled before using the standby function.



Rev. 4.00 Aug 23, 2006 Pag

Rev. 4.00 Aug 23, 2006 Page 278 of 594



clocks ( $\phi$ ) or subclocks ( $\phi_{\text{SUID}}$ ).

the masked ROM version.)

- Can be used as two-channel independent 8-bit event counter or single-channel indep bit event counter. Event/clock input is enabled when IRQAEC goes high or event counter PWM output
- (IECPWM) goes high.
  - Both edge sensing can be used for IRQAEC or event counter PWM output (IECPWI interrupts. When the asynchronous counter is not used, they can be used as independ interrupts. • When an event counter PWM is used, event clock input enabling/disabling can be co
  - a constant cycle. Selection of four clock sources
  - Three internal clocks ( $\phi/2$ ,  $\phi/4$ , or  $\phi/8$ ) or external event can be selected.
  - Both edge counting is possible for the AEVL and AEVH pins.

  - Counter resetting and halting of the count-up function can be controlled by software
    - Automatic interrupt generation on detection of an event counter overflow
  - Use of module standby mode enables this module to be placed in standby mode inde
  - when not used. (For details, refer to section 6.4, Module Standby Function.) The IRQAEC pin can select the on-chip oscillator and the system clock oscillator du reset, though this function does not apply to a reset by the watchdog timer. (Support




Figure 13.1 Block Diagram of Asynchronous Event Counter

Function

# 13.2 Input/Output Pins

Table 13.1 shows the pin configuration of the asynchronous event counter.

**Abbreviation** 

**Table 13.1 Pin Configuration** 

Name

	Name	Appleviation	1/0	Tullction
	Asynchronous event input H	AEVH	Input	Event input pin for input to event count
	Asynchronous event input L	AEVL	Input	Event input pin for input to event count
	Event input enable	IRQAEC	Input	Input pin for interrupt enabling event in
	interrupt input			Input pin to select the on-chip oscillato system clock oscillator (supported only masked ROM version)

I/O

Rev. 4.00 Aug 23, 2006 Page 280 of 594



• Event counter L (ECL)

# 13.3.1 Event Counter PWM Compare Register (ECPWCR)

ECPWCR sets the one conversion period of the event counter PWM waveform.

Always read or write to this register in word size.

		Initial		
Bit	Bit Name	Value	R/W	Description
15	ECPWCR15	1	R/W	One Conversion Period of Event Counter PW
14	ECPWCR14	1	R/W	Waveform
13	ECPWCR13	1	R/W	When the ECPWME bit in AEGSR is 1, the evenumer PWM is operating and therefore ECP
12	ECPWCR12	1	R/W	should not be modified.
11	ECPWCR11	1	R/W	When changing the conversion period, the ev
10	ECPWCR10	1	R/W	counter PWM must be halted by clearing the
9	ECPWCR9	1	R/W	bit in AEGSR to 0 before modifying ECPWCR
8	ECPWCR8	1	R/W	
7	ECPWCR7	1	R/W	
6	ECPWCR6	1	R/W	
5	ECPWCR5	1	R/W	
4	ECPWCR4	1	R/W	
3	ECPWCR3	1	R/W	
2	ECPWCR2	1	R/W	
1	ECPWCR1	1	R/W	
0	ECPWCR0	1	R/W	



Rev. 4.00 Aug 23, 2006 Pag

	LOI IIDITIO	•	• •	_ counter PWM is operating and therefore ECP\
12	ECPWDR12	0	W	should not be modified.
11	ECPWDR11	0	W	When changing the conversion cycle, the ever
10	ECPWDR10	0	W	<ul> <li>PWM must be halted by clearing the ECPWMI</li> <li>AEGSR to 0 before modifying ECPWDR.</li> </ul>
9	ECPWDR9	0	W	• •
8	ECPWDR8	0	W	<del>-</del>
7	ECPWDR7	0	W	<del>-</del>
6	ECPWDR6	0	W	_
5	ECPWDR5	0	W	_
4	ECPWDR4	0	W	<del>-</del>
3	ECPWDR3	0	W	<del>-</del>
2	ECPWDR2	0	W	_

W

W

REJ09B0093-0400

Rev. 4.00 Aug 23, 2006 Page 282 of 594

1

0

ECPWDR1

ECPWDR0

0

0

RENESAS

5	ALEGS1	0	R/W	AEC Edge Select L
4	ALEGS0	0	R/W	Select rising, falling, or both edge sensing for pin.
				00: Falling edge on AEVL pin is sensed
				01: Rising edge on AEVL pin is sensed
				10: Both edges on AEVL pin are sensed
				11: Setting prohibited
3	AIEGS1	0	R/W	IRQAEC Edge Select
2	AIEGS0	0	R/W	Select rising, falling, or both edge sensing for IRQAEC pin.

R/W

UI. KISING edge on AEVIT pin is sensed 10: Both edges on AEVH pin are sensed

00: Falling edge on IRQAEC pin is sensed 01: Rising edge on IRQAEC pin is sensed 10: Both edges on IRQAEC pin are sensed

Controls operation of event counter PWM and

0: AEC PWM halted, IRQAEC selected

11: Setting prohibited

11: Setting prohibited

of IRQAEC.

**Event Counter PWM Enable** 

1: AEC PWM enabled, IRQAEC not selected 0 0 R/W Reserved should not be set to 1.

ECPWME 0

1

			11: φ/8
ACKL1	0	R/W	AEC Clock Select L
ACKL0	0	R/W	Select the clock used by ECL.
			00: AEVL pin input
			01: φ/2
			10: φ/4
			11: φ/8
PWCK2	0	R/W	Event Counter PWM Clock Select
PWCK1	0	R/W	Select the event counter PWM clock.
PWCK0	0	R/W	000: φ/2
			001: φ/4
			010: φ/8
			011: φ/16
			1X0: φ/32
			1X1
_	0	R/W	Reserved

10: φ/4

[Legend] X: Don't care.

5

3

0

This bit can be read from or written to. However

should not be set to 1.

Rev. 4.00 Aug 23, 2006 Page 284 of 594

				This is a status flag indicating that ECL has ov [Setting condition]  When ECL overflows from H'FF to H'00 while
				to 1
				[Clearing condition]
				When this bit is written to 0 after reading OVL
5	_	0	R/W	Reserved
				Although this bit is readable/writable, it should set to 1.
4	CH2	0	R/W	Channel Select
				Selects how ECH and ECL event counters are
				ECH and ECL are used together as a single     16-bit event counter
				ECH and ECL are used as two-channel 8-b counter
3	CUEH	0	R/W	Count-Up Enable H
				Enables event clock input to ECH.
				<ol> <li>ECH event clock input is disabled (ECH valetained)</li> </ol>

6

OVL

0

R/W\*

[Clearing condition]

Counter Overflow L

When this bit is written to 0 after reading OVH

1: ECH event clock input is enabled

REJ09

Rev. 4.00 Aug 23, 2006 Pag

				<ol> <li>ECH reset is cleared and count-up functio enabled</li> </ol>	n
0	CRCL	0	R/W	Counter Reset Control L	
				Controls resetting of ECL.	

0: ECL is reset

1: ECL reset is cleared and count-up function is Note: \* Only 0 can be written to clear the flag.

5	ECHS	U	K	ECH can be cleared to H'00 by clearing CRC
4	ECH4	0	R	ESSCR to 0.
3	ECH3	0	R	
2	ECH2	0	R	<del></del>
1	ECH1	0	R	<del></del>
0	ECH0	0	R	<del></del>

### 13.3.7 **Event Counter L (ECL)**

ECL is an 8-bit read-only up-counter that operates as an independent 8-bit event counter also operates as the upper 8-bit up-counter of a 16-bit event counter configured in comb with ECH.

Bit	Bit Name	Initial Value	R/W	Description
7	ECL7	0	R	Either the external asynchronous event AEVL
6	ECL6	0	R	─∮/4, or ∮/8 can be selected as the input clock —ECL can be cleared to H'00 by clearing CRCl
5	ECL5	0	R	to 0.
4	ECL4	0	R	_
3	ECL3	0	R	
2	ECL2	0	R	
1	ECL1	0	R	
0	ECL0	0	R	_

low or IECPWM is low, the input clock is not input to the counter, which therefore does operate. Figure 13.2 shows the software procedure when ECH and ECL are used as a 16-counter.




Figure 13.2 Software Procedure when Using ECH and ECL as 16-Bit Event Co

As CH2 is cleared to 0 by a reset, ECH and ECL operate as a 16-bit event counter after a

and as ACKL1 and ACKL0 are cleared to B'00, the operating clock is asynchronous ever from the AEVL pin (using falling edge sensing).

When the next clock is input after the count value reaches H'FF in both ECH and ECL, ECL overflow from H'FFFF to H'0000, the OVH flag is set to 1 in ECCSR, the ECH and count values each return to H'00, and counting up is restarted. When an overflow occurs, IRREC bit is set to 1 in IRR2. If the IENEC bit in IENR2 is 1 at this time, an interrupt resent to the CPU.

RENESAS

low or IECPWM is low, the input clock is not input to the counter, which therefore does operate. Figure 13.3 shows the software procedure when ECH and ECL are used as 8-bi counters.




Figure 13.3 Software Procedure when Using ECH and ECL as 8-Bit Event Co

When the next clock is input after the ECH count value reaches H'FF, ECH overflows, t flag is set to 1 in ECCSR, the ECH count value returns to H'00, and counting up is resta Similarly, when the next clock is input after the ECL count value reaches H'FF, ECL over the OVL flag is set to 1 in ECCSR, the ECL count value returns to H'00, and counting u restarted. When an overflow occurs, the IRREC bit is set to 1 in IRR2. If the IENEC bit is 1 at this time, an interrupt request is sent to the CPU.

Rising, falling, or both edge sensing can be selected for the IRQAEC input pin with bits and AIAGS0 in AEGSR.

### 13.4.4 Event Counter PWM Operation

When the ECPWME bit in AEGSR is 1, the ECH and ECL input clocks are enabled when counter PWM output (IECPWM) is high. When IECPWM is low, the input clocks are no the counters, and so ECH and ECL do not count. ECH and ECL count operations can the controlled cyclically from outside by controlling event counter PWM. In this case, ECH a cannot be controlled individually.

IECPWM can also operate as an interrupt source.

Interrupt enabling is controlled by IENEC2 in IENR1. When an IECPWM interrupt is ge IRR1 interrupt request flag IRREC2 is set to 1. If IENEC2 in IENR1 is set to 1 at this tim interrupt request is sent to the CPU.

Rising, falling, or both edge detection can be selected for IECPWM interrupt sensing wit AIAGS1 and AIAGS0 in AEGSR.

Figure 13.4 and table 13.2 show examples of event counter PWM operation.




Figure 13.4 Event Counter Operation Waveform

Rev. 4.00 Aug 23, 2006 Page 290 of 594

REJ09B0093-0400



φ/8	2 µs				11.71975 ms	62.5 ms
ф/16	4 µs				23.43975 ms	125.0 ms
φ/32	8 µs				46.87975 ms	250.0 ms
φ/64	16 µs				93.75975 ms	500.0 ms
Note:	* toff minimum	width				
10.45	0 4 6	C1 1 T	4 10	11 /5: 1		

D'5859

# 13.4.5

1 µs

φ/4

# **Operation of Clock Input Enable/Disable Function**

D'31249

The clock input to the event counter can be controlled by the IRQAEC pin when ECPW AEGSR is 0, and by the event counter PWM output, IECPWM when ECPWME in AEG As this function forcibly terminates the clock input by each signal, a maximum error of will occur depending on the IRQAEC or IECPWM timing. Figure 13.5 shows an examp operation.




Figure 13.5 Example of Clock Control Operation



Rev. 4.00 Aug 23, 2006 Pag

REJ09

31.25 ms

5.85975 ms

25.3

50.7 101

203

406

ECL	Reset	Functions	Functions	Functions*1*2	Functions <sup>2</sup>	Functions*2	Functions*1*2
IRQAEC	Reset	Functions	Functions	Retained*3	Functions	Functions	Retained*3
Event counter PWM	Reset	Functions	Functions	Retained	Retained	Retained	Retained

Notes: 1. When an asynchronous external event is input, the counter increments. However interrupt request is issued when the counter overflows.

2. Functions when asynchronous external events are selected; halted and retained otherwise.

Functions Functions\*<sup>1</sup>\*<sup>2</sup> Functions\*<sup>2</sup> Functions\*<sup>2</sup> Functions\*<sup>1</sup>\*<sup>2</sup>

- 3. Clock control by IRQAEC operates, but interrupts do not.
- 4. As the clock is stopped in module standby mode, IRQAEC has no effect.

ECH

Reset Functions

**Table 13.4 Maximum Clock Frequency** 

Mode		Maximum Clock Freq Input to AEVH/AEVL
Active (high-speed), sleep (high-speed)		10 MHz
Active (medium-speed), sleep (medium-speed)	$(\phi_{OSC}/8)$	2 · f <sub>osc</sub>
	$(\phi_{\rm osc}/16)$	f <sub>osc</sub>
	$(\phi_{\rm OSC}/32)$	1/2 · f <sub>osc</sub>
	$(\phi_{\rm osc}/64)$	1/4 · f <sub>osc</sub>
Watch, subactive, subsleep, standby	$(\phi_{W}/2)$	1000 kHz
	$(\phi_{\scriptscriptstyle W}/4)$	500 kHz
$\phi_{W} = 32.768 \text{ kHz or } 38.4 \text{ kHz}$	$(\phi_{\scriptscriptstyle W}/8)$	250 kHz

second, or set both CUEH and CRCH to 1 at same time before clock input. When A operating on 16-bit mode, do not change CUEH. Otherwise, ECH will be miscounte 4. When ECPWME in AEGSR is 1, the event counter PWM is operating and therefore

3. When AEC uses with 16-bit mode, set CUEH in ECCSR to 1 first, set CRCH in ECC

- and ECPWDR should not be modified.

  When changing the data, clear the ECPWME bit in AEGSR to 0 (halt the event cour before modifying these registers.
- 5. The event counter PWM data register and event counter PWM compare register must that event counter PWM data register < event counter PWM compare register. If the do not satisfy this condition, do not set ECPWME to 1 in AEGSR.



Rev. 4.00 Aug 23, 2006 Pag REJ09

Rev. 4.00 Aug 23, 2006 Page 294 of 594 REJ09B0093-0400



The WDT features are described below.

- Selectable from nine counter input clocks
  - Eight internal clock sources ( $\phi/64$ ,  $\phi/128$ ,  $\phi/256$ ,  $\phi/512$ ,  $\phi/1024$ ,  $\phi/2048$ ,  $\phi/4096$ , and or the WDT on-chip oscillator can be selected as the timer-counter clock.
- Watchdog timer mode
- If the counter overflows, this LSI is internally reset.
- Interval timer mode

  If the counter overflows, an interval timer interrupt is generated.
- Use of module standby mode enables this module to be placed in standby mode indewhen not used. (For details, refer to section 6.4, Module Standby Function.)

Figure 14.1 shows a block diagram of the WDT.



TCSRWD2: Timer control/status register WD2
TCWD: Timer counter WD
TMWD: Timer mode register WD
PSS: Prescaler S

Figure 14.1 Block Diagram of Watchdog Timer

# 14.2 Register Descriptions

The watchdog timer has the following registers.

- Timer control/status register WD1 (TCSRWD1)
- Timer control/status register WD2 (TCSRWD2)
- Timer counter WD (TCWD)
- Timer mode register WD (TMWD)

Rev. 4.00 Aug 23, 2006 Page 296 of 594

REJ09B0093-0400

RENESAS

				TCWD can be written when the TCWE bit is s
				When writing data to this bit, the write value for must be 0.
5	B4WI	1	R/W	Bit 4 Write Inhibit
				The TCSRWE bit can be written only when th value of the B4WI bit is 0. This bit is always re
4	TCSRWE	0	R/W	Timer Control/Status Register WD Write Enat
				The WDON and WRST bits can be written wh TCSRWE bit is set to 1.
				When writing data to this bit, the write value for must be 0.

R/W

R/W

6

3

**TCWE** 

B2WI

0

1

This bit is always read as 1.

Timer Counter WD Write Enable

Bit 2 Write Inhibit

The WDON bit can be written only when the vof the B2WI bit is 0. This bit is always read as

1	B0WI	1	R/W	Bit 0 Write Inhibit
				The WRST bit can be written only when the wr of the B0WI bit is 0. This bit is always read as
0	WRST	0	R/W	Watchdog Timer Reset
				[Setting condition]
				When TCWD overflows and an internal reset s generated
				[Clearing conditions]
				Reset by RES pin

When 0 is written to the WDON bit and 0 to B2WI bit while the TCSRWE bit is 1

When 0 is written to the WRST bit and 0 to
 B0WI bit while the TCSRWE bit is 1

Poto: \*When transitioning to the watch made or standby made while the main internal do

Note: \*When transitioning to the watch mode or standby mode while the main internal clo selected (CKS3 = 1) using timer mode register WD (TMWD), make sure to clear W 0 to halt operation of TCWD.

REJ09B0093-0400

Rev. 4.00 Aug 23, 2006 Page 298 of 594

			•
			[Clearing condition]
			<ul> <li>When TCSRWD2 is read when OVF = 1, written to OVF*<sup>4</sup></li> </ul>
6	B5WI	1	R/(W)* <sup>2</sup> Bit 5 Write Inhibit
			The WT/ $\overline{\text{IT}}$ bit can be written only when the w of the B5WI bit is 0. This bit is always read as
5	WT/IT	0	R/(W)* <sup>3</sup> Timer Mode Select
			Selects whether the WDT is used as a watcher or interval timer.
			0: Watchdog timer mode
			1: Interval timer mode

R/(W)\*2 Bit 3 Write Inhibit

R/(W)\*3 Overflow Interrupt Enable

interval timer mode.

0: Disables an overflow interrupt1: Enables an overflow interrupt

[Setting condition]

When TCWD overflows (changes from H'FF to When internal reset request generation is self-watchdog timer mode, this bit is cleared autoriby the internal reset after it has been set.

The IEOVF bit can be written only when the v of the B3WI bit is 0. This bit is always read as

Enables or disables an overflow interrupt requ

1

0

4

3

B3WI

**IEOVF** 

REJ09

Rev. 4.00 Aug 23, 2006 Pag

Rev. 4.00 Aug 23, 2006 Page 300 of 594

REJ09B0093-0400



2	CKS2	1	R/W	Select the clock to be input to TCWD.
1	CKS1	1	R/W	1000: Internal clock: counts on φ/64
0	CKS0	1	R/W	1001: Internal clock: counts on φ/128
				1010: Internal clock: counts on φ/256
				1011: Internal clock: counts on φ/512
				1100: Internal clock: counts on φ/1024
				1101: Internal clock: counts on φ/2048
				1110: Internal clock: counts on φ/4096
				1111: Internal clock: counts on φ/8192
				0XXX: WDT on-chip oscillator
				For the WDT on-chip oscillator overflow period section 24, Electrical Characteristics.
				In active (medium-speed) mode or sleep (me speed) mode, the setting of B'0XXX and intermode is disabled.

Value

All 1

1

R/W

R/W

Bit

3

7 to 4

**Bit Name** 

CKS3



**Description** 

Clock Select 3 to 0

These bits are always read as 1.

Rev. 4.00 Aug 23, 2006 Pag

REJ09

Reserved

reset signal is output for a period of  $256 \phi_{osc}$  clock cycles. TCWD is a writable counter, at value is set in TCWD, the count-up starts from that value. An overflow period in the range 256 input clock cycles can therefore be set, according to the TCWD set value.

Figure 14.2 shows an example of watchdog timer operation.




Figure 14.2 Example of Watchdog Timer Operation




Figure 14.3 Interval Timer Mode Operation

# 14.3.3 Timing of Overflow Flag (OVF) Setting

Figure 14.4 shows the timing of the OVF flag setting. The OVF flag in TCSRWD2 is set TCNT overflows. At the same time, a reset signal is output in watchdog timer mode and interval timer interrupt is generated in interval timer mode.




Figure 14.4 Timing of OVF Flag Setting



Rev. 4.00 Aug 23, 2006 Pag

If the mode is switched between watchdog timer and interval timer, while the WDT is operrors could occur in the incrementation. Software must stop the watchdog timer (by clear WDON bit to 0) before switching the mode.

# 14.5.2 Module Standby Mode Control

The WDCKSTP bit in CKSTPR2 is valid when the WDON bit in the timer control/status 1 (TCSRWD1) is cleared to 0. The WDCKSTP bit can be cleared to 0 while the WDON to 1 (while the watchdog timer is operating). However, the watchdog timer does not enterstandby mode but continues operating. When the WDON bit is cleared to 0 by software a watchdog timer stops operating, the WDCKSTP bit is valid at the same time and the watchdog timer enters module standby mode.

Rev. 4.00 Aug 23, 2006 Page 304 of 594 REJ09B0093-0400

RENESAS

#### 15.1 **Features**

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability

The transmitter and receiver are mutually independent, enabling transmission and re be executed simultaneously.

Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected
- On-chip baud rate generator, internal clock, or external clock can be selected as a tra clock source.
- Six interrupt sources

Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, a error.

 Use of module standby mode enables this module to be placed in standby mode inde when not used. (For details, refer to section 6.4, Module Standby Function.)

### Asynchronous mode

- Data length: 7, 8, or 5 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RXD32 pin level directly in the a framing error

Note: When using serial communication interface 3 in the masked ROM version, do n on-chip oscillator.

			RDR3_1	H'FF9D
			RSR3_1	_
			TSR3_1	_
			IrCR	H'FFA7
Channel 2	SCI3_2	SCK32	SMR3_2	H'FFA8
		RXD32	BRR3_2	H'FFA9
		TXD32	SCR3_2	H'FFAA
			TDR3_2	H'FFAB
			SSR3_2	H'FFAC
			RDR3_2	H'FFAD
			RSR3_2	_
			TSR3_2	_

TDR3\_1

SSR3\_1

H'FF9B

H'FF9C

Notes: 1. Pin names SCK3, RXD3, and TXD3 are used in the text for all channels, omitt channel designation.

In the text, channel description is omitted for registers and bits.

Rev. 4.00 Aug 23, 2006 Page 306 of 594 REJ09B0093-0400






Figure 15.1 (1) Block Diagram of SCI3\_1




Figure 15.1 (2) Block Diagram of SCI3\_2

input	RXD32		
SCI3 transmit data output	TXD31, TXD32	Output	SCI3 transmit data output

# 15.3 Register Descriptions

The SCI3 has the following registers for each channel.

- Receive shift register 3 (RSR3)\*
- Receive data register 3 (RDR3)\*
- Transmit shift register 3 (TSR3)\*
- Transmit data register 3 (TDR3)\*
- Serial mode register 3 (SMR3)\*
- Serial control register 3 (SCR3)\*
- Serial status register 3 (SSR3)\*
- Bit rate register 3 (BRR3)\*
- Serial port control register (SPCR)
- IrDA control register (IrCR)

Note: \* These register names are abbreviated to RSR, RDR, TSR, TDR, SMR, SCR, BRR in the text.

operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR once. RDR cannot be written to by the CPU. RDR is initialized to H'00.

RDR is initialized to H'00 by a reset or in standby mode, watch mode, or module standby

## 15.3.3 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the stransfers transmit data from TDR to TSR automatically, then sends the data that starts from LSB to the TXD31 or TXD32 pin. Data transfer from TDR to TSR is not performed if no been written to TDR (if the TDRE bit in SSR is set to 1). TSR cannot be directly accessed

### 15.3.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for transmission. When the SCI3 detects that TSI empty, it transfers the transmit data written in TDR to TSR and starts transmission. The obuffered structure of TDR and TSR enables continuous serial transmission. If the next tradata has already been written to TDR during transmission of one-frame data, the SCI3 trathe written data to TSR to continue transmission. To achieve reliable serial transmission, transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1. TD

TDR is initialized to H'FF by a reset or in standby mode, watch mode, or module standby



initialized to H'FF.

CPU.

				1: Clocked synchronous mode
6	CHR	0	R/W	Character Length (enabled only in asynchron mode)
				0: Selects 8 or 5 bits as the data length.
				1: Selects 7 or 5 bits as the data length.
				When 7-bit data is selected. the MSB (bit 7) in

not transmitted. To select 5 bits as the data le
1 to both the PE and MP bits. The three most
significant bits (bits 7, 6, and 5) in TDR are no
transmitted. In clocked synchronous mode, th
length is fixed to 8 bits regardless of the CHR
setting.

5 PE 0 R/W Parity Enable (enabled only in asynchronous
When this bit is set to 1, the parity bit is added
transmit data before transmission, and the par

REJ09

checked in reception. In clocked synchronous parity bit addition and checking is not perform

regardless of the PE bit setting.

it is an odd numb out to confirm tha data plus the pa
ing is disabled in thronous mode, t
in asynchronous
ransmission.
op bit is checked, bit. If the second
r

character.

5-Bit Communication

an even number.

is 0, it is treated as the start bit of the next tran

When this bit is set to 1, the 5-bit communication format is enabled. When writing 1 to this bit, al write 1 to bit 5 (RE) at the same time. In addition must be written to bit 3 (MPIE) in the serial cor register (SCR) before writing 1 to this bit.

0

R/W

RENESAS

REJ09B0093-0400

2

Rev. 4.00 Aug 23, 2006 Page 312 of 594

MP

speed/high-speed) mode and sleep (mediumspeed/high-speed) mode  $\phi$ w/2 clock is set. In mode and subsleep mode, ow clock is set. The enabled only, when  $\phi w/2$  is selected for the C operating clock.

> For the relationship between the bit rate regis and the baud rate, see section 15.3.8, Bit Rat Register (BRR). n is the decimal representati value of n in BRR (see section 15.3.8, Bit Rat Register (BRR)).

request is enabled. TXI (TXI32) can be release

detected in clocked synchronous mode. Be su carry out the SMR settings to decide the recep

Note that the RDRF, FER, PER, and OER flag are not affected when bit RE is cleared to 0, ar

format before setting bit RE to 1.

clearing the TDRE it or TI bit to 0.

Rev. 4.00 Aug 23, 2006 Page 314 of 594 RENESAS

their previous state

functions as an I/O port)
01: Internal baud rate generator (Outputs a cl same frequency as the bit rate from the S SCK32 pin)
<ol> <li>External clock (Inputs a clock with a freque times the bit rate from the SCK31 or SCK</li> </ol>
11: Reserved
Clocked synchronous mode:
00: Internal clock (SCK31 or SCK32 pin funct clock output)
01: Reserved

00: Internal baud rate generator (SCK31 or S

10: External clock (SCK31 or SCK32 pin fund

clock input) 11: Reserved

REJ09

Rev. 4.00 Aug 23, 2006 Pag

				[Setting conditions]
				• When the TE bit in SCR is 0
				When data is transferred from TDR to TSR
				[Clearing conditions]
				When 0 is written to TDRE after reading TD
				When the transmit data is written to TDR
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates that the received data is stored in RD
				[Setting condition]
				When serial reception ends normally and red data is transferred from RSR to RDR
				[Clearing conditions]
				• When 0 is written to RDRF after reading RI
				When data is read from RDR
				If an error is detected in reception, or if the RE SCR has been cleared to 0, RDR and bit RDR affected and retain their previous state.
				Note that if data reception is completed while be is still set to 1, an overrun error (OER) will occur

the receive data will be lost.

continued with bit OER set to 1, and in clocked synchronous mode, transmission cannot be o either. 4 **FER** 0 R/(W)\* Framing Error [Setting condition] When a framing error occurs in reception

[Clearing condition] When 0 is written to FER after reading FE When bit RE in SCR is cleared to 0, bit FER i affected and retains its previous state. Note that, in 2-stop-bit mode, only the first sto checked for a value of 1, and the second stop checked. When a framing error occurs, the re

Rev. 4.00 Aug 23, 2006 Pag

REJ09

data it held before the overrun error occurred received after the error is lost. Reception can

data is transferred to RDR but bit RDRF is no

reception is possible when bit FER is set to 1

			still transferred to RDR, but bit RDRF is no
			Reception cannot be continued with bit PE
			1. In clocked synchronous mode, neither
			transmission nor reception is possible when
			PER is set to 1.
TEND	1	R	Transmit End
			[Setting conditions]
			When the TE bit in SCR is 0
			• When TDRE = 1 at transmission of the last
			1-byte serial transmit character
			[Clearing conditions]
			When 0 is written to TDRE after readingTD
			When the transmit data is written to TDR
MPBR	0	R	Reserved

This bit is read-only and reserved. It cannot be

0	MPBT	0	R/W	Reserved
				The write value should always be 0.

Note: Only 0 can be written to clear the flag.

2

Rev. 4.00 Aug 23, 2006 Page 318 of 594 RENESAS REJ09B0093-0400



### [Asynchronous Mode]

Active (medium-speed/high-speed) or sleep (medium-speed/high-speed)

$$N = \frac{OSC}{32 \times 2^{2n} \times B} - 1$$

Error (%) = 
$$\frac{B \text{ (bit rate obtained from n, N, } \phi) - R \text{ (bit rate in left-hand column in table 15}}{R \text{ (bit rate in left-hand column in table 15.3)}}$$

Subactive or subsleep

$$N = \frac{OSC}{64 \times 2^{2n} \times B} - 1$$

[Legend] B: Bit rate (bit/s)

> N: BRR setting for baud rate generator ( $0 \le N \le 255$ )

OSC:  $\phi_{OSC}$  value (Hz)

Baud rate generator input clock number (n = 0, 2, or 3) n: (The relation between n and the clock is shown in table 15.3)

600	_	_	_	0	0	0.00	0	103	0.16	0	108
1200	_	_	_	_	_	_	0	51	0.16	0	54
2400	_	_	_	_	_	_	0	25	0.16	0	26
4800	_	_	_	_	_	_	0	12	0.16	0	13
9600	_	_	_	_	_	_	_	_	_	0	6
19200	_	_	_	_	_	_	_	_	_	_	_
31250	_	_	_	_	_	_	0	1	0.00	_	_
38400	_	_	_	_	_	_	_	_	_	_	_

Rev. 4.00 Aug 23, 2006 Page 320 of 594

600	3	1	0.00	0	155	0.16	3	2	0.00	0
1200	3	0	0.00	0	77	0.16	2	5	0.00	0
2400	2	1	0.00	0	38	0.16	2	2	0.00	0
4800	2	0	0.00	0	19	-2.34	0	23	0.00	0
9600	0	7	0.00	0	9	-2.34	0	11	0.00	0
19200	0	3	0.00	0	4	-2.34	0	5	0.00	_
31250	_	_	_	0	2	0.00	_	_	_	0
38400	0	1	0.00	_	_	_	0	2	0.00	_

600	3	3	0.00	0	255	1.73	3	4	-2.34	3	4
1200	3	1	0.00	0	129	0.16	0	155	0.16	2	9
2400	3	0	0.00	0	64	0.16	0	77	0.16	2	4
4800	2	1	0.00	0	32	-1.36	0	38	0.16	0	39
9600	2	0	0.00	2	0	1.73	0	19	-2.34	0	19
19200	0	7	0.00	0	7	1.73	0	9	-2.34	0	9
31250	0	4	-1.70	0	4	0.00	0	5	0.00	0	5
38400	0	3	0.00	0	3	1.73	0	4	-2.34	0	4

Rev. 4.00 Aug 23, 2006 Page 322 of 594

600	3	5	0.00	2	25	0.16	3	7	0.00	2
1200	3	2	0.00	2	12	0.16	3	3	0.00	2
2400	2	5	0.00	0	103	0.16	3	1	0.00	0
4800	2	2	0.00	0	51	0.16	3	0	0.00	0
9600	0	23	0.00	0	25	0.16	2	1	0.00	0
19200	0	11	0.00	0	12	0.16	2	0	0.00	0
31250	_	_	_	0	7	0.00	0	9	-1.70	0
38400	0	5	0.00	_	_	_	0	7	0.00	0
Table 1	5.4	Relat	ion hetw <i>e</i>	en n a	nd Clo	ck				

			SMR Setting
n	Clock	CKS1	CKS0
0	ф	0	0
0	$\phi_W/2*^1/\phi_W*^2$	0	1
2	ф/16	1	0
3	ф/64	1	1

Notes: 1.  $\phi_w/2$  clock in active (medium-speed/high-speed) mode and sleep (medium-sp

speed) mode 2.  $\phi_w$  clock in subactive mode and subsleep mode



In subactive or subsleep mode, the SCI3 can be operated only when CPU clo

Rev. 4.00 Aug 23, 2006 Pag RENESAS

REJ09

3.6864	115200	0	0
4	125000	0	0
4.9152	153595	0	0
5	156250	0	0
6	187500	0	0
6.144	192000	0	0
7.3728	230400	0	0
8	250000	0	0
9.8304	307200	0	0
10	312500	0	0

Note: \* When CKS1 = 0 and CKS0 = 1 in SMR

Rev. 4.00 Aug 23, 2006 Page 324 of 594

2.5k	—	—	_	_
5k	_	_	_	_
10k	_	_	_	_
25k	_	_	_	_
50k	_	_	_	_
100k	_	_	_	_
250k		_	_	
500k	_		_	

1M Note: \*

Continuous transmission/reception is not possible.

RENESAS

REJ09

0

0

0

0

0

0

0\*

199

99

49

19

9

4

1

0\*

0.0

0.0

0.0

0.0

0.0

0.0

0.0

0.0

10k			0	99	0.00		0	199	0.00
25k			0	39	0.00		0	79	0.00
50k			0	19	0.00		0	39	0.00
100k			0	9	0.00		0	19	0.00
250k			0	3	0.00		0	7	0.00
500k			0	1	0.00		0	3	0.00
1M			0*	0*	0.00*		0	1	0.00
Note:	*	Contin	uous	transn	nission/r	ecepti	on is	not pos	sible.
	Th	م برماییم	oot :	~ DDD	io airron	by the	falle	ovina fo	rmulai

The value set in BRR is given by the following formula:

$$N = \frac{OSC}{4 \times 2^{2n} \times B} - 1$$

2

0

24

199

0.00

0.00

2

2

Active (medium-speed/high-speed) or sleep (medium-speed/high-speed)

49

24

0.00

0.00

2

2

2

0

0

0

0

0

62

30

15

99

49

24

9

4

-0.7

0.8

-2.3

0.00

0.00

0.00

0.00

0.0

 $N = \frac{OSC}{8 \times 2^{2n} \times B} - 1$ 

2.5k

5k

BRR setting for baud rate generator ( $0 \le N \le 255$ ) N:

OSC:  $\phi_{osc}$  value (Hz)

Rev. 4.00 Aug 23, 2006 Page 326 of 594

Baud rate generator input clock number (n = 0, 2, or 3) n:

(The relation between n and the clock is shown in table 15.7.)

2. φ<sub>w</sub> clock in subactive or subsleep mode In subactive or subsleep mode, the SCI3\_1 and SCI3\_2 can be operated only CPU clock is  $\phi_w/2$ .

#### **Serial Port Control Register (SPCR)** 15.3.9

SPCR selects the functions of the TXD32 and TXD31 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	_	1	_	Reserved
6	_	1	_	These bits are always read as 1 and cannot be modified.
5	SPC32	0	R/W	P32/TXD33 Pin Function Switch
				Selects whether pin P32/TXD32 is used as P3 TXD32.
				0: P32 I/O pin
				1: TXD32 output pin
				Set the TE32 bit in SCR32 after setting this b
4	SPC31	0	R/W	P42/TXD31 Pin Function Switch
				Selects whether pin P42/TXD31 is used as P

TXD31. 0: P42 I/O pin 1: TXD31 output pin

REJ09

Set the TE bit in SCR after setting this bit to 1

				0: Output data of RXD32 pin is not inverted.
				1: Output data of RXD32 pin is inverted.
1	SCINV1	0	R/W	TXD31 Pin Output Data Inversion Switch
				Selects whether the polarity of output data of the TXD31 pin is inverted or not.
				0: Output data of TXD31 pin is not inverted.
				1: Output data of TXD31 pin is inverted.
0	SCINV0	0	R/W	RXD31 Pin Input Data Inversion Switch
				Selects whether the polarity of input data of the

1: Input data of RXD31 pin is inverted. Note: When the serial port control register is modified, the data being input or output up point is inverted immediately after the modification, and an invalid data change is i output. When modifying the serial port control register, modification must be made in which data changes are invalidated.

pin is inverted or not.

0: Input data of RXD31 pin is not inverted.

RENESAS

REJ09B0093-0400

Rev. 4.00 Aug 23, 2006 Page 328 of 594

				1: TXD31/IrTXD or RXD31/IrRXD pin function IrTXD or IrRXD
6	IrCKS2	0	R/W	IrDA Clock Select
5	IrCKS1	0	R/W	If the IrDA function is enabled, these bits set to
4	IrCKS0	0	R/W	pulse width when encoding the IrTXD output
				000: Bit rate × 3/16
				001: φ/2
				010: φ/4

Reserved

modified.

These bits are always read as 0 and cannot be

Rev. 4.00 Aug 23, 2006 Pag

REJ09

011: φ/8
100: φ/16
101: Setting prohibited
11x: Setting prohibited

[Legend] x: Don't care.

3 to 0

SMR as shown in table 15.9.




Figure 15.2 Data Format in Asynchronous Communication

Rev. 4.00 Aug 23, 2006 Page 330 of 594

REJ09B0093-0400

RENESAS




Figure 15.3 Relationship between Output Clock and Transfer Data Phas (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)

Rev. 4.00 Aug 23, 2006 Pag

0	1	0	0	START	8-bit data	1		Р	STOP	-
0	1	0	1	START	8-bit data	1		Р	STOP	STOP
0	1	1	0	START	1 1 1 1	STOP	 			1
0	1	1	1	START	5-bit data	STOP STOP				
1	0	0	0	START	7-bit data		STOP			
1	0	0	1	START	7-bit data	-	STOP	STOP		1
1	0	1	0		Setting prohibited					
1	0	1	1		Setting pro	!	! !			
1	1	0	0	START	7-bit data	i	Р	STOP		
1	1	0	1	START	7-bit data	1	Р	STOP	STOP	
1	1	1	0	START	5-bit data					
1	1	1	1	START	5-bit data	P STOP	STOP			

[Legend]

START: Start bit
STOP: Stop bit
P: Parity bit
MPB: Multiprocessor bit

Rev. 4.00 Aug 23, 2006 Page 332 of 594

REJ09B0093-0400



				1			
			1	0	_		Yes
				1	_		
	0	1	0	0		Setting	
				1		prohibited	
			1	0	_	5-bit data	No
				1			
	1		0	0		Setting	
				1	_	prohibited	
			1	0		5-bit data	Yes
				1			
1	*	0	*	*	Clocked synchronous mode	8-bit data	No
[Lege	end] *: l	Don't ca	re.				

1	0	0	Clocked	Internal	Outputs serial clock
•	1	0	synchronous mode	External	Inputs serial clock
0	1	1	Reserved (Do no	ot specify these o	combinations)
1	0	1			
1	1	1			






Figure 15.4 Sample SCI3 Initialization Flowchart

completed.

- 3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
- 4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, ar serial transmission of the next frame is started.
- 5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then t state" is entered, in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a interrupt request is generated.
- 6. Figure 15.6 shows a sample flowchart for transmission in asynchronous mode.





Figure 15.5 Example SCI3 Operation in Transmission in Asynchronous Mo (8-Bit Data, Parity, One Stop Bit)



transmission, after setting PCR and PDR to 0, clear the SPC31 (SPC32) bit in SPCR and the TE in SCR to 0.

Figure 15.6 Sample Serial Transmission Flowchart (Asynchronous Mode

- Stop bit check
  - The SCI3 checks that the stop bit is 1. If two stop bits are used, only the first is check
- Status check The SCI3 checks that bit RDRF is set to 0, indicating that the receive data can be tran
- from RSR to RDR. 2. If an overrun error occurs (when reception of the next data is completed while the RD
- is still set to 1), the OER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this ERI31 (ERI32) interrupt request is generated. Receive data is not transferred to RDR.
- 3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferr RDR. If the RIE bit in SCR is set to 1 at this time, an ERI31 (ERI32) interrupt reques generated.
- 4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 and data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI31 (ER interrupt request is generated.
- 5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive da transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI31 (RXI32) in request is generated. Continuous reception is possible because the RXI31 (RXI32) int routine reads the receive data transferred to RDR before reception of the next receive

Rev. 4.00 Aug 23, 2006 Page 338 of 594

been completed.

## Figure 15.7 Example SCI3 Operation in Reception in Asynchronous Mod (8-Bit Data, Parity, One Stop Bit)

**Receive Data** 

Table 15.11 shows the states of the SSR status flags and receive data handling when a receive data. If a receive error is detected, the RDRF flag retains its state before receduata. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clo OER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 15.8 shows a saflowchart for serial data reception.

Table 15.11 SSR Status Flags and Receive Data Handling

**PER** 

1

#### SSR Status Flag

**FER** 

1

**OER** 

1

RDRF\*

1

1		U	U	LUST	Overruit error
0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overrun error + fram
1	1	0	1	Lost	Overrun error + parit
0	0	1	1	Transferred to RDR	Framing error + parit

Loct

Note: \* The RDRF flag retains the state it had before data reception. However, note is read after an overrun error has occurred in a frame because reading of the data in the previous frame was delayed, the RDRF flag will be cleared to 0.

Lost

Overrup error

Overrun error + frami

REJ09

parity error




Figure 15.8 Sample Serial Data Reception Flowchart (Asynchronous Mode)




Figure 15.8 Sample Serial Data Reception Flowchart (Asynchronous Mode

buffered structure, so data can be read or written during transmission or reception, enablis continuous data transfer.




Figure 15.9 Data Format in Clocked Synchronous Communication

#### 15.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK31 (SCK32) pin can be selected, according to the the COM bit in SMR and CKE0 and CKE1 bits in SCR. When the SCI3 is operated on at clock, the serial clock is output from the SCK31 (SCK32) pin. Eight serial clock pulses a in the transfer of one character, and when no transfer is performed the clock is fixed high

#### 15.5.2 SCI3 Initialization

Before transmitting and receiving data, the SCI3 should be initialized as described in a saflowchart in figure 15.4.

Rev. 4.00 Aug 23, 2006 Page 342 of 594

REJ09B0093-0400



external clock has been specified. Serial data is transmitted sequentially from the LS from the TXD31 (TXD32) pin.

- 4. The SCI checks the TDRE flag at the timing for sending the MSB (bit 7).

  5. If the TDRE flag is closered to 0, data is transformed from TDR to TSR, and social to 0.
- 5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transferred from the next frame is started.
- 6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag me the output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI3 is generated.
- 7. The SCK31 (SCK32) pin is fixed high.

Figure 15.11 shows a sample flowchart for serial data transmission. Even if the TDRE f cleared to 0, transmission will not start while a receive error flag (OER, FER, or PER) is

Make sure that the receive error flags are cleared to 0 before starting transmission.




Figure 15.10 Example of SCI3 Operation in Transmission in Clocked Synchrono



Rev. 4.00 Aug 23, 2006 Pag





Figure 15.11 Sample Serial Transmission Flowchart (Clocked Synchronous M

- and the RDRF flag remains to be set to 1.

  4. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive of
- 4. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive of transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI31 (RXI32) request is generated.



(RDRF = 1)

Figure 15.12 Example of SCI3 Reception Operation in Clocked Synchronous




Figure 15.13 Sample Serial Reception Flowchart (Clocked Synchronous Moo




Figure 15.14 Sample Flowchart of Simultaneous Serial Transmit and Receive Option (Clocked Synchronous Mode)



Rev. 4.00 Aug 23, 2006 Pag

of 9000 dps, which can be induffed as required. The IDA interface provided by this LSI incorporate the capability of automatic modification of the transfer rate; the transfer rate modified through programming.




Figure 15.15 IrDA Block Diagram

#### 15.6.1 **Transmission**

During transmission, the output signals from the SCI (UART frames) are converted to IR using the IrDA interface (see figure 15.16).

For serial data of level 0, a high-level pulse having a width of 3/16 of the bit rate (1-bit in output (initial setting). The high-level pulse can be selected using the IrCKS2 to IrCKS0 IrCR.

The high-level pulse width is defined to be 1.41  $\mu$ s at minimum and  $(3/16 + 2.5\%) \times \text{bit r}$  $(3/16 \times \text{bit rate}) + 1.08 \,\mu\text{s}$  at maximum. For example, when the frequency of system cloc MHz, a high-level pulse width of at least 1.41 µs to 1.6 µs can be specified.

For serial data of level 1, no pulses are output.

Rev. 4.00 Aug 23, 2006 Page 348 of 594 REJ09B0093-0400





Figure 15.16 IrDA Transmission and Reception

### 15.6.2 Reception

During reception, IR frames are converted to UART frames using the IrDA interface be inputting to the SCI3\_1.

Data of level 0 is output each time a high-level pulse is detected and data of level 1 is on no pulse is detected in a bit cycle. If a pulse has a high-level width of less than  $1.41~\mu s$ , minimum width allowed, the pulse is recognized as level 0.



Rev. 4.00 Aug 23, 2006 Pag

2	010	010	010	010
2.097152	010	010	010	010
2.4576	010	010	010	010
3	011	011	011	011
3.6864	011	011	011	011
4.9152	011	011	011	011
5	011	011	011	011
6	100	100	100	100
6.144	100	100	100	100
7.3728	100	100	100	100
8	100	100	100	100
9.8304	100	100	100	100
10	100	100	100	100



Each interrupt request can be enabled or disabled by means of bits TIE and RIE in SCR
When the TDRE bit in SSR is set to 1, a TXI31 (TXI32) interrupt is requested. When the
bit in SSR is set to 1, a TEI31 (TEI32) interrupt is requested. These two interrupts are g

Setting TEND in SSR

Setting OER, FER, and PER in SSR

TEI

**ERI** 

The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR is set to transferring the transmit data to TDR, a TXI31 (TXI32) interrupt request is generated ev transmit data is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the in SCR is set to 1 before transferring the transmit data to TDR, a TEI31 (TEI32) interru is generated even if the transmit data has not been sent. It is possible to make use of the these interrupt requests efficiently by transferring the transmit data to TDR in the interru

When the RDRF bit in SSR is set to 1, an RXI31 (RXI32) interrupt is requested, and if a OER, PER, and FER is set to 1, an ERI31 (ERI32) interrupt is requested. These two interrequests are generated during reception.

To prevent the generation of these interrupt requests (TXI31 and TEI31), set the enable and TEIE) that correspond to these interrupt requests to 1, after transferring the transmit

The SCI3 can carry out continuous reception using an RXI31 (RXI32) and continuous transmission using a TXI31 (TXI32). These interrupts are shown in table 15.14.

Transmission End

during transmission.

TDR.


Receive Error



(TXI32)	TIE	(on completion of the previous transmission) and the transmit data placed in TDR is transferred to TSR, bit TDRE is set to 1. If bit TIE is set to 1 at this time, a TXI31 (TXI32) is enabled and an interrupt is requested. (See figure 15.17 (b).)	routine writes the next tra data to TDR and clears b to 0. Continuous transmis be performed by repeatin above operations until the transferred to TSR has be transmitted.
TEI31 (TEI32)	TEND TEIE	When the last bit of the character in TSR is transmitted, if bit TDRE is set to 1, bit TEND is set to 1. If bit TEIE is set to 1 at this time, a TEI31 (TEI32) is enabled and an interrupt is requested. (See figure 15.17 (c).)	A TEI31 (TEI32) indicates next transmit data has no written to TDR when the the transmit character in transmitted.

REJ09B0093-0400

Rev. 4.00 Aug 23, 2006 Page 352 of 594



## Figure 15.17 (b) TDRE Setting and TXI Interrupt




Figure 15.17 (c) TEND Setting and TEI Interrupt

Regardless of the value of TE, when the SPCR31 (SPCR32) bit in SPCR is cleared to 0, to TXD31 (TXD32) pin is used as an I/O port whose direction (input or output) and level are determined by PCR and PDR. This can be used to set the TXD31 (TXD32) pin to mark so level) or send a break during serial data transmission. To maintain the communication line state (1) until SPCR31 (SPCR32) in SPCR is set to 1, set both PCR and PDR to 1. As SP (SPCR32) in SPCR is cleared to 0 at this point, the TXD31 (TXD32) pin becomes an I/O 1 is output from the TXD31 (TXD32) pin. To send a break during serial transmission, fir PCR to 1 and PDR to 0, and then clear SPCR31 (SPCR32) and TE to 0. If TE is cleared to immediately after SPCR31 (SPCR32) is cleared to 0, the transmitter is initialized regardle current transmission state after TE is cleared, and when SPCR31 (SPCR32) is cleared to TXD31 (TXD32) pin becomes an I/O port and 0 is output from it.

# 15.8.3 Receive Error Flags and Transmit Operations (Clocked Synchronous Mod

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to 1, the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is to 0.

RENESAS

2N N ... Formula (1)

Where N: Ratio of bit rate to clock (N = 16)

D: Clock duty (D = 0.5 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = formula (1), the reception margin can be given by the formula.

$$M = \{0.5 - 1/(2 \times 16)\} \times 100 [\%] = 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allow system design.




Figure 15.18 Receive Data Sampling Timing in Asynchronous Mode

CKE1 and CKE0 in SCR to 1 and 0, respectively.

In this case, bit COM in SMR should be left 1. The above prevents the SCK31 (SCK32) being used as a general input/output pin. To avoid an intermediate level of voltage from applied to the SCK31 (SCK32) pin, the line connected to the SCK31 (SCK32) pin should pulled up to the  $V_{\rm CC}$  level via a resistor, or supplied with output from an external device.

# (2) When SCK31 (SCK32) Function is Switched from Clock Output to General Input/Output

When stopping data transfer,

- Issue one instruction to clear bits TE and RE to 0 and to set bits CKE1 and CKE0 in S and 0, respectively.
- 2. Clear bit COM in SMR to 0
- 3. Clear bits CKE1 and CKE0 in SCR to 0. Note that special care is also needed here to intermediate level of voltage from being applied to the SCK31 (SCK32) pin.

#### 15.8.6 Relation between Writing to TDR and Bit TDRE

Bit TDRE in the serial status register (SSR) is a status flag that indicates that data for seritransmission has not been prepared in TDR. When data is written to TDR, bit TDRE is cl 0 automatically. When the SCI3 transfers data from TDR to TSR, bit TDRE is set to 1.

Data can be written to TDR irrespective of the state of bit TDRE, but if new data is writted TDR while bit TDRE is cleared to 0, the data previously stored in TDR will be lost if it has been transferred to TSR. Accordingly, to ensure that serial transmission is performed depreviously should first check that bit TDRE is set to 1, then write the transmit data to TDR only



two or more times).

REJ09B0093-0400




Figure 15.19 Relation between RDR Read Timing and Data

In this case, only a single RDR read operation (not two or more) should be performed at checking that bit RDRF is set to 1. If two or more reads are performed, the data read the should be transferred to RAM, etc., and the RAM contents used. Also, ensure that there sufficient margin in an RDR read operation before reception of the next frame is complete precise in terms of timing, the RDR read should be completed before bit 7 is transferred synchronous mode, or before the STOP bit is transferred in asynchronous mode.

#### 15.8.8 Transmit and Receive Operations when Making State Transition

Make sure that transmit and receive operations have completely finished before carrying transition processing.



Rev. 4.00 Aug 23, 2006 Pag REJ09 Version).

Rev. 4.00 Aug 23, 2006 Page 358 of 594

REJ09B0093-0400



- selected as a clock source.
- Receive error detection: Overrun errors detected
- Four interrupt sources

Transmit-end, transmit-data-empty, receive-data-full, and overrun error

- Full-duplex communication capability
- Buffering is used in both the transmitter and the receiver, enabling continuous transr and continuous reception of serial data.
- When the on-chip emulator debugger etc. is not used, the SCI4 is available for the use
- Use of module standby mode enables this module to be placed in standby mode inde when not used. (For details, refer to section 6.4, Module Standby Function.)




Figure 16.1 Block Diagram of SCI4

# 16.2 Input/Output Pins

Table 16.1 shows the SCI4 pin configuration.

**Table 16.1 Pin Configuration** 

Pin Name	Abbreviation	I/O	Function
SCI4 clock	SCK4	I/O	SCI4 clock input/output
SCI4 data input	SI4	Input	SCI4 receive data input
SCI4 data output	SO4	Output	SCI4 transmit data output

Rev. 4.00 Aug 23, 2006 Page 360 of 594



# 16.3.1 Serial Control Register 4 (SCR4)

SCR4 enables or disables interrupt requests and controls SCI4 transfer operations.

		Initial		
Bit	Bit Name	Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				Enables or disables a transmit data empty into (TXI) request when serial transmit data is tran from TDR4 to SR4 and the TDRE flag in SCS to 1. TXI can be cleared by clearing the TDRE SCSR4 to 0 after the flag is read as 1 or clear to 0.
				0: Transmit data empty interrupt (TXI) request
				1: Transmit data empty interrupt (TXI) request
6	RIE	0	R/W	Receive Interrupt Enable
				Enables or disables a receive data full interrupt request and receive error interrupt (ERI) requeserial receive data is transferred from SR4 to the RDRF flag in SCSR4 is set to 1. RXI and I be cleared by clearing the RDRF or ORER fla SCSR4 to 0 after the flag is read as 1 or clear to 0.
				Receive data full interrupt (RXI) request and error interrupt (ERI) request disabled
				Receive data full interrupt (RXI) request and error interrupt (ERI) request enabled

Sets the output level of the SO4 pin. When this read, the output level of the SO4 pin is read. The of the SO4 pin retains the value of the last bit of data after transmission is completed. However, is changed before or after transmission, the out of the SO4 pin can be changed. When the output of the SO4 pin is changed, the SOLP bit should cleared to 0 and the MOV instruction should be Note that this bit should not be changed during transmission because incorrect operation may
[When reading]
0: The output level of the SO4 pin is low.
1: The output level of the SO4 pin is high.
[When writing]
0: The output level of the SO4 pin is changed to
1: The output level of the SO4 pin is changed to

R/W

SOL Write Protect

be modified.

Controls change of the output level of the SO4 to the change of the SOL bit. When the output the SO4 pin is changed, the setting of SOL = 1 SOLP = 0 or SOL = 0 and SOLP = 0 is made b MOV instruction. This bit is always read as 1. 0: When writing, the output level is changed ac

1: When reading, this bit is always read as 1 ar

to the value of the SOL pin.

1

RENESAS

Rev. 4.00 Aug 23, 2006 Page 362 of 594

SOLP

3

1	TE	0	R/W	Transmit Enable
				Enables or disables start of the SCI4 serial transmission. When this bit is cleared to 0, the flag in SCSR4 is fixed to 1. When transmit dat written to TDR4 while this bit is set to 1, the T in SCSR4 is automatically cleared to 0 and se transmission is started.
				0: Transmission disabled (SO4 pin functions a
				1: Transmission enabled (SO4 pin functions a

R/W

0

0

RE

pin)

data pin)

Receive Enable

REJ09

1: Internal sequencer is forcibly reset

Enables or disables start of the SCI4 serial re Note that the RDRF and ORER flags in SCSF affected even if this bit is cleared to 0, and ret previous state. Serial data reception is started synchronous clock input is detected while this to 1 (when an external clock is selected). Whe internal clock is selected, the synchronous clo output and serial data reception is started. 0: Reception disabled (SI4 pin functions as I/0 1: Reception enabled (SI4 pin functions as re-

					ates that data is transferred from TDR4 to ext serial transmit data can be written to T
				[Settir	ng conditions]
				• W	hen the TE bit in SCR4 is 0
					hen data is transferred from TDR4 to SR4 ata can be written to TDR4
				[Clear	ring conditions]
				• W	hen 0 is written to TDRE after reading TD
				• W	hen data is written to TDR4
3	RDRF	0	R/(W)*	Recei	ive Data Full
				Indica	ates that the receive data is stored in RDF

[Setting condition] • When serial reception ends normally and re data is transferred from SR4 to RDR4 [Clearing conditions]

· When 0 is written to RDRF after reading RI

When data is read from RDR4

Rev. 4.00 Aug 23, 2006 Page 364 of 594

6

			[Setting condition]
			When the next serial reception is complete RDRF = 1
			[Clearing condition]
			When 0 is written to ORER after reading 0
TEND	0	R/(W)*	Transmit End
			Indicates that the TDRE flag has been set to transmission of the last bit of transmit data.
			[Setting condition]
			When TDRE = 1 at transmission of the last transmit data
			[Clearing conditions]
			When 0 is written to TEND after reading T
			When data is written to TDR4 with an inst
CKS3	1	R/W	Clock Source Select and Pin Function

continued either.

		least 4/φ.
Note:	*	Only 0 can be written to clear the flag.

0

0

R/W

R/W

R/W

3

2

0

CKS2

CKS1

CKS0

REJ09

Select the clock source to be supplied and se

input/output for the SCK4 pin. The prescaler of

ratio and transfer clock cycle when an interna

selected are shown in table 16.2. When an ex clock is selected, the external clock cycle sho

1	0	0	ф/16	3.2 μs
1	0	1	ф/8	1.6 μs
1	1	0	φ/4	0.8 μs
1	1	1	φ/2	_
0	0	0	_	
0	0	1	_	_
0	1	0	_	
0	1	1	_	_
1	0	0	_	_
1	0	1	_	_
1	1	0	_	_
1	1	1	_	_

1

1

φ/64

φ/32

12.8 μs

6.4 μs

25.6 μs

12.8 μs

6.4 μs

 $3.2 \, \mu s$ 

1.6 μs

0.8 μs

Internal

Internal clock

Internal clock

Internal

Internal

Internal

External

clock

I/O port (initia

clock

clock

clock

clock

SC

ou

SC

ou SC

ou

SC

ou

SC

ou

SC

ou

SC

pir

I/O por I/O por I/O por I/O por I/O por I/O por

RENESAS

REJ09B0093-0400

0

0

Rev. 4.00 Aug 23, 2006 Page 366 of 594

data, it transfers the received serial data from SR4 to RDR4, where it is stored. Then recoperation is completed. After this, SR4 is receive-enabled. RDR4 cannot be written to b RDR4 is initialized to H'00.

## **16.3.5** Shift Register 4 (SR4)

SR4 is a register that receives or transmits serial data. SR4 cannot be directly read from to by the CPU.

The eight internal clocks or an external clock can be selected as a transfer clock. When the external clock is selected, the SCK4 pin is a clock input pin. When the internal clock is set the SCK4 pin is a synchronous clock output pin. The synchronous clock is output eight p 1-character transmission or reception. While neither transmission nor reception is being performed, the signal is fixed high.

When the internal clock or external clock is not selected according to the combination of CKS3 to CKS0 bits in SCSR4, the SCK4 pin functions as an I/O port.

#### 16.4.2 Data Transfer Format

Figure 16.2 shows the SCI4 transfer format.




Figure 16.2 Data Transfer Format

In clocked synchronous communication, data on the communication line is output from the degree to the next falling edge of the synchronous clock. The data is guaranteed to be settled rising edge of the synchronous clock. One character starts with the LSB and ends with the After transmitting the MSB, the communication line retains the MSB level.

The SCI4 latches data at the rising edge of the synchronous clock on reception. The data format is fixed to 8-bit data. While transmission is stopped, the output level on the SO4 p changed by the SOL setting in SCR4.

Rev. 4.00 Aug 23, 2006 Page 368 of 594







Figure 16.3 Flowchart Example of SCI4 Initialization

Rev. 4.00 Aug 23, 2006 Pag



= 1 to confirm that TDR4 is ready. After that, write data in TDR4. Writing data in TDR4 clears the TDRE bit to 0 automatically.

Note: Hatching area indicates SCI internal operation.

Figure 16.4 Flowchart Example of Data Transmission

Rev. 4.00 Aug 23, 2006 Page 370 of 594



after transmitting the MSB (bit 7). At this time, when the TEIE bit in SCR4 is set to generated.

5. After the transmission, the output level on pin SCK4 is fixed high.

Note: Transmission cannot be performed when the error flag (ORER) which indicates reception status is set to 1. Before transmission, confirm that the ORER flag is c 0.

Figure 16.5 shows the example of transmission operation.




Figure 16.5 Transmit Operation Example






Figure 16.6 Flowchart Example of Data Reception

Rev. 4.00 Aug 23, 2006 Page 372 of 594



generated.

5. An overrun error is detected when the next data reception is completed with the RDI SCSR4 set to 1. The received data is not transferred from SR4 to RDR4.

Note: Reception cannot be performed when the error flag is set to 1. Before reception, that the ORER and RDRF flags are cleared to 0.

Figure 16.7 shows an operation example of reception.




Figure 16.7 Receive Operation Example






Figure 16.8 Flowchart Example of Simultaneous Transmission and Reception

RENESAS

Table 16.3 lists the descriptions of the interrupt sources.

**Table 16.3 SCI4 Interrupt Sources** 

Abbreviation	Condition	Interrupt Source
RXI	RIE = 1	Receive data full (RDRF)
TXI	TIE = 1	Transmit data empty (TDRE)
TEI	TEIE = 1	Transmit end (TEND)
ERI	RIE = 1	Receive error (ORER)

The interrupt requests can be enabled/disabled by the TIE and RIE bits in SCR4.

When the TDRE flag in SCSR4 is set to 1, a TXI is generated. When the TEND bit in S set to 1, a TEI is generated. These two interrupt requests are generated during transmiss.

The TDRE flag in SCSR4 is initialized to 1. Therefore, if a TXI request is enabled by set TIE bit in SCR4 to 1 before transmit data is transferred to TDR4, a TXI is generated ever transmit data is not ready.

If transmit data is transferred to TDR4 in the interrupt handling routine, these interrupt to can be effectively used.

To avoid the occurrence of the interrupt requests (TXI and TEI), clear the corresponding enable bits (TIE and TEIE) to 0 after transmit data is transferred to TDR4.

When the RDRF bit in SCSR4 is set to 1, an RXI is generated. When the ORER flag is ERI is generated. These two interrupt requests are generated during reception.



with TDRE = 0, the previous data is lost unless the previous data has been transferred to Accordingly, to ensure transmission, writing transmit data to TDR4 must be performed o confirming that the TDRE flag has been set to 1. (Do not write more than once.)

## 16.6.2 Receive Error Flag and Transmission

While the receive error flag (ORER) is set to 1, transmission cannot be started even if the flag is cleared to 0. To start transmission, the ORER flag must be cleared to 0.

Note that the ORER flag cannot be cleared to 0 even if the RE bit is cleared to 0.

## 16.6.3 Relationship between Reading RDR4 and RDRF

0 at the end of a frame, the reception is completed without error. When the RDRF flag is it indicates that an overrun has occurred.

Since reading RDR4 clears the RDRF flag to 0 automatically, if RDR4 is read twice or m

The SCI4 always checks the RDRF flag status during reception. When the RDRF flag is

data is read with the RDRF flag cleared to 0. In this case, when the timing of the read operatches that of the data reception of the next frame, the read data may be the next frame Figure 16.9 shows this operation.

RENESAS

### Figure 16.9 Relationship between Reading RDR4 and RDRF

In this case, RDR4 must be read only once after confirming RDRF = 1. If reading RDR4 more, store the read data in the RAM, and use the stored data. In addition, there should margin from the timing of reading RDR4 to completion of the next frame reception. (Re RDR4 should be completed before the bit 7 transfer.)

#### SCK4 Output Waveform when Internal Clock of $\phi/2$ is Selected 16.6.4

When the internal clock of  $\phi/2$  is selected by the CKS3 to CKS0 bits in SCSR4 and contransmission or reception is performed, one pulse of high period is lengthened after eigh the clock has been output as shown in figure 16.10.




Figure 16.10 Transfer Format when Internal Clock of  $\phi/2$  is Selected



Rev. 4.00 Aug 23, 2006 Pag

Rev. 4.00 Aug 23, 2006 Page 378 of 594



A conversion period of  $131,072/\phi$  with a minimum modulation width of  $8/\phi$ , a converge period of  $65,536/\phi$  with a minimum modulation width of  $4/\phi$ , a conversion period of with a minimum modulation width of  $2/\phi$ , or a conversion period of  $16,384/\phi$  with a modulation width of  $1/\phi$ , can be selected.

- Pulse division method for less ripple
- Use of module standby mode enables this module to be placed in standby mode indewhen not used. (For details, refer to section 6.4, Module Standby Function.)
- The standard PWM or pulse-division type PWM can be selected by software.




Figure 17.1 Block Diagram of 14-Bit PWM

# 17.3 Register Descriptions

The 14-bit PWM has the following registers.

- PWM1 control register (PWCR1)
- PWM1 data register (PWDR1)
- PWM2 control register (PWCR2)
- PWM2 data register (PWDR2)

## 17.3.1 PWM Control Register (PWCR)

PWCR selects the input clocks and selects whether the standard PWM or pulse-division t PWM is used.

		Initial		
Bit	Bit Name	Value	R/W	Description
7 to 3	_	All 1	_	Reserved
				These bits are always read as 1 and cannot be modified.
2	PWCRm2	0	W	PWM Output Waveform Select
				Selects whether the standard PWM waveform division type PWM waveform is output.
				0: Pulse-division type PWM waveform is output
				1: Standard PWM waveform is output

Rev. 4.00 Aug 23, 2006 Page 380 of 594



- 10: The input clock is  $\phi/8$  ( $t\phi^* = 8/\phi$ )
  - A conversion period is 65,536/\(\phi\), with a modulation width of 4/6

minimum modulation width of 8/6

- 11: The input clock is  $\phi/16$  ( $t\phi^* = 16/\phi$ )
  - A conversion period is 131,072/φ, with

Note: to: Period of PWM clock input m = 2 or 1

#### 17.3.2 **PWM Data Register (PWDR)**

PWDR is a 14-bit write-only register. PWDR indicates high level width in one PWM w cycle when the pulse-division type PWM is selected.

When data is written to the lower 14 bits of PWDR, the contents are latched in the PWM

waveform generator and the PWM waveform generation data is updated.

The initial value of PWDR is 0, and it is always read as H'FFFF.

Always write to this register in word size.




Figure 17.2 Example of Pulse-Division Type PWM Using Division by Four

## 17.4.2 Pulse-Division Type PWM Setting Method

When using the pulse-division type PWM, set the registers in this sequence:

1. Set the PWM1 or PWM2 bit in PMR9 (corresponding to the PWM channel used) to 1

the P90/PWM1 or P91/PWM2 pin to function as a PWM pin.

- 2. Set PWCR to define one conversion period.
- Set the output waveform data in PWDR. When the data is written to PWDR, the contlatched in the PWM waveform generator, and the PWM waveform generation data is

### 17.4.3 Pulse-Div ision Type PWM Operating

Rev. 4.00 Aug 23, 2006 Page 382 of 594

One conversion period consists of 64 pulses, as shown in figure 17.3. The total high-leve during this period ( $T_{\rm H}$ ) corresponds to the data in PWDR. Table 17.2 shows this relation.

RENESAS

One Conversion

Table 17.2 Correspondence Between PWCR, PWRD, and Output Waveform

		One Conversion	I u	L,, ,, _
PWCRm1	PWCRm0	Period [tcyc]	[tcyc]	[tcy
0	0	16384	(PWDRm+64) * 1	256
0	1	32768	(PWDRm+64) * 2	512
1	0	65536	(PWDRm+64) * 4	1024
1	1	131072	(PWDRm+64) * 8	2048

Note: m = 2, 1

#### 17.4.4 **Setting for Standard PWM Operation**

**PWCRm Setting Value** 

When using the standard PWM, set the registers in this sequence:

- P90/PWM1 or P91/PWM2 pin to function as a PWM pin.
- 2. Set PWCRm2 to 1 to select the standard PWM waveform. (m = 2 or 1)
- 3. Set the event counter PWM in the asynchronous event counter. For the setting method description of the event counter PWM operation in the asynchronous event counter.

1. Set the PWM1 or PWM2 bit in PMR9 (according to the PWM channel used) to 1 to

4. The PWM pin outputs the PWM waveform set by the event counter.

Note: When the standard waveform is used, 16-bit counter operation, 8-bit counter operation, and IRQAEC operation for the asynchronous event counter are not available be PWM for the asynchronous event counter is used.

When the IECPWM signal of the asynchronous event counter goes high, ECH a increment. However, when the signal goes low, these counters stop. (For details

section 13.4, Operation.)



Write-enabled

## 17.6 Usage Notes

#### 17.6.1 Timing of Effect on PWM Waveform After Writing to PWDR

If PWDR is rewritten during PWM waveform output, the effects on the PWM waveform follows, depending on the timing of the write operation:

- (1) Write performed during low-level output. New setting takes effect from next pulse.
- (2) Write performed during low-level output.
  - a. Duty increased.
     New setting takes effect immediately after write.
  - b. Duty decreased.
    - High width at time of write exceeds PWDR high width after write.
       High-level output for one pulse period.
    - High width at time of write does not exceed PWDR high width after write.
       New setting takes effect immediately after write.

Rev. 4.00 Aug 23, 2006 Page 384 of 594



- High-speed conversion: 12.4 μs per channel (at 5-MHz operation)
  - Sample and hold function
  - Conversion start method
    - A/D conversion can be started by software and external trigger.
  - Interrupt source

An A/D conversion end interrupt request can be generated.

• Use of module standby mode enables this module to be placed in standby mode indewhen not used. (For details, refer to section 6.4, Module Standby Function.)




Figure 18.1 Block Diagram of A/D Converter



7 triding iripat piri o	71110	трас	7 thatog input pino
Analog input pin 1	AN1	Input	
Analog input pin 2	AN2	Input	
Analog input pin 3	AN3	Input	
Analog input pin 4	AN4	Input	
Analog input pin 5	AN5	Input	
Analog input pin 6	AN6	Input	
Analog input pin 7	AN7	Input	
External trigger input pin	ADTRG	Input	External trigger input that cont A/D conversion start.

# 18.3 Register Descriptions

The A/D converter has the following registers.

- A/D result register (ADRR)
- A/D mode register (AMR)
- A/D start register (ADSR)

### 18.3.1 A/D Result Register (ADRR)

ADRR is a 16-bit read-only register that stores the results of A/D conversion. The upper the data are stored in ADRR. ADRR can be read by the CPU at any time, but the ADRR during A/D conversion is undefined. After A/D conversion is completed, the conversion stored as 10-bit data, and this data is retained until the next conversion operation starts. value of ADRR is undefined.

Always read this register in word size.



				**
6	TRGE	0	R/W	External Trigger Select
				Enables or disables the A/D conversion start by external trigger input.
				<ol> <li>Disables the A/D conversion start by the extended trigger input.</li> </ol>
				1: Starts A/D conversion at the rising or falling the ADTRG pin
				The edge of the $\overline{\text{ADTRG}}$ pin is selected by the ADTRGNEG bit in IEGR.
5	_	1	_	Reserved
4	_	1	_	These bits are always read as 1 and cannot be modified.
3	CH3	0	R/W	Channel Select 3 to 0
2	CH2	0	R/W	Select the analog input channel.
1	CH1	0	R/W	00xx: No channel selected
0	CH0	0	R/W	0100: AN0
				0101: AN1
				0110: AN2
				0111: AN3
				1000: AN4
				1001: AN5
				1010: AN6
				1011: AN7
				11xx: Using prohibited
				The channel selection should be made while the

bit is cleared to 0.

4))

[Legend] x: Don't care.

REJ09B0093-0400

Rev. 4.00 Aug 23, 2006 Page 388 of 594

RENESAS

# 18.4 Operation

The A/D converter operates by successive approximation with 10-bit resolution. When a the conversion time or analog input channel, in order to prevent incorrect operation, firs bit ADSF to 0 in ADSR.

#### 18.4.1 A/D Conversion

- A/D conversion is started from the selected channel when the ADSF bit in ADSR is according to software.
- 2. When A/D conversion is completed, the result is transferred to the A/D result regist
- On completion of conversion, the IRRAD flag in IRR2 is set to 1. If the IENAD bit is set to 1 at this time, an A/D conversion end interrupt request is generated.
- 4. The ADSF bit remains set to 1 during A/D conversion. When A/D conversion ends ADSF bit is automatically cleared to 0 and the A/D converter enters the wait state.



the ADTRG pin, reset should be cleared while the 0-fixed or 1-fixed signal is the TEST pin. Then the ADTSTCHG bit should be set to 1 after the TEST sig fixed.




Figure 18.2 External Trigger Input Timing

#### Operating States of A/D Converter 18.4.3

Table 18.2 shows the operating states of the A/D converter.

Table 18.2 Operating States of A/D Converter

Mode Mode	Reset	Active	Sleep	Watch	Sub- active	Sub- sleep	Standby
AMR	Reset	Functions	Functions	Retained	Retained	Retained	Retained
ADSR	Reset	Functions	Functions	Retained	Retained	Retained	Retained
ADRR	Petained*	Functions	Functions	Petained	Retained	Petained	Retained

Note: Undefined at a power-on reset.

Rev. 4.00 Aug 23, 2006 Page 390 of 594 RENESAS

- Bit IENAD = 1, so an A/D conversion end interrupt is requested.
- The A/D interrupt handling routine starts. 4.
- The A/D conversion result is read and processed. 5.
- The A/D interrupt handling routine ends. 6.

If bit ADSF is set to 1 again afterward, A/D conversion starts and steps 2 through 6 take Figures 18.4 and 18.5 show flowcharts of procedures for using the A/D converter.




Figure 18.3 Example of A/D Conversion Operation

Rev. 4.00 Aug 23, 2006 Page 392 of 594






Figure 18.4 Flowchart of Procedure for Using A/D Converter (Polling by Soft




Figure 18.5 Flowchart of Procedure for Using A/D Converter (Interrupts U



Rev. 4.00 Aug 23, 2006 Pag

when the digital output changes from the minimum voltage value 0000000000 to 000 (see figure 18.7). Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion charac

Nonlinearity error

The error with respect to the ideal A/D conversion characteristics between zero voltage

Absolute accuracy

when the digital output changes from 11111111110 to 11111111111 (see figure 18.7).

scale error, quantization error, and nonlinearity error.

full-scale voltage. Does not include offset error, full-scale error, or quantization error.

The deviation between the digital value and the analog input value. Includes offset en





Rev. 4.00 Aug 23, 2006 Page 394 of 594




Figure 18.6 A/D Conversion Accuracy Definitions (1)




Figure 18.7 A/D Conversion Accuracy Definitions (2)



Rev. 4.00 Aug 23, 2006 Pag

this case, it may not be possible to follow an analog signal with a large differential coeffi (e.g.,  $5 \text{ mV/}\mu s$  or greater) (see figure 18.8).

When converting a high-speed analog signal, a low-impedance buffer should be inserted.

## 18.7.2 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversaffect absolute accuracy. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or acantennas on the mounting board.




Figure 18.8 Example of Analog Input Circuit

cleared to 0 in CKSTPR1.



Rev. 4.00 Aug 23, 2006 Pag

Rev. 4.00 Aug 23, 2006 Page 398 of 594

REJ09B0093-0400



1/2	32 SEG	
1/3	32 SEG	
1/4	32 SEG	
LCD RAM capacity		
8 bits × 16 bytes (128 bits)		

With 1/2 duty, parallel connection of COM1 to COM2, and of COM3 to COM4, car

This power circuit can constantly supply 3 V to LCD drive power supply without us

32 SEG

Word access to LCD RAM

LCDSG02A 000120040500

Static

• The segment output pins can be used as ports.

SEG32 to SEG1 pins can be used as ports in groups of four.

Common output pins not used because of the duty cycle can be used for common do

buffering (parallel connection).

In static mode, parallel connection of COM1 to COM2, COM3, and COM4 can be u • Choice of 11 frame frequencies

- A or B waveform selectable by software
- On-chip power supply split-resistor
- Display possible in operating modes other than standby mode
- On-chip 3-V constant-voltage power supply circuit
- voltage. • Output of the 3-V constant-voltage power supply circuit adjustable
- Use of module standby mode enables this module to be placed in standby mode inde when not used. (For details, refer to section 6.4, Module Standby Function.)






Figure 19.1 Block Diagram of LCD Controller/Driver

pins			Pins can be used in parallel with station 1/2 duty
LCD power supply pins	V1, V2, V3	_	Used when a bypass capacitor is con- externally, and when an external pow- circuit is used
LCD step-up capacitance pins	C1, C2	_	Capacitance pins for stepping up the power supply

# 19.3 Register Descriptions

The LCD controller/driver has the following registers.

- LCD port control register (LPCR)
- LCD control register (LCR)
- LCD control register 2 (LCR2)
- LCD trimming register (LTRMR)
- BGR control register (BGRMR)
- LCDRAM

increase the common drive power when not al common pins are used because of the duty se For details, see table 19.2.

4	_	_	W	Reserved
				Only 0 can be written to this bit.
3	SGS3	0	R/W	Segment Driver Select 3 to 0
2	SGS2	0	R/W	Select the segment drivers to be used.
1	SGS1	0	R/W	For details, see table 19.3.
0	SGS0	0	R/W	
		•		

Table 19.2 Duty Cycle and Common Function Selection

Duty

DTS1	DTS0	CMX	Cycle	Common Drivers	Notes*
0	0	0	Static	COM1	Leave COM4, COM3, and COM2 in ope state
		1	_	COM4 to COM1	COM4, COM3, and COM2 output the sa waveform as COM1
	1	0	1/2 duty	COM2 to COM1	Leave COM4 and COM3 in open drain s
		1	_	COM4 to COM1	COM4 outputs the same waveform as CCOM2 outputs the same waveform as CCOM2 outputs the same waveform as CCOM2.
1	0	0	1/3 duty	COM3 to COM1	Leave COM4 in open drain state
		1	<del>_</del>	COM4 to COM1	Leave COM4 in open drain state
	1	0	1/4 duty	COM4 to COM1	_



COM4 is Vcc. If the setting of SGS3 to SGS0 is other than B'0000, the power supply voltage

Note: \* If SGS3 to SGS0 are set to B'0000, the power supply voltage level of PA0 to PA3 and COM

PA0 to PA3 and COM1 to COM4 is the LCD drive power supply voltage level.

Bit 7:

Bit 6:

Bit 5:

1		

Bit

7

0

0

1

0

0

1

0

1

0

1

0

1

Port

Port

SEG

SEG

SEG

SEG

SEG

SEG

SEG

SEG

Port

SEG

SEG

SEG

SEG

SEG

SEG

SEG

SEG

Port

R/W

SEG

**SEG** 

SEG

SEG

SEG

SEG

SEG

SEG

Port

Port

**Description** 

Reserved

SEG

SEG

SEG

SEG

SEG

SEG

SEG

Port

Port

Port

SEG

**SEG** 

SEG

SEG

SEG

SEG

Port

Port

Port

Port

This bit is always read as 1 and cannot be mo

SEG

**SEG** 

**SEG** 

SEG

SEG

Port

Port

Port

Port

Port

SEG SEG

SEG

SEG

Port

Port

Port

Port

Port

Port

#### 19.3.2 LCD Control Register (LCR)

**Bit Name** 

LCR controls LCD drive power supply and display data, and selects the frame frequenc

6	PSW	0	R/W	LCD Drive Power Supply Control
				Can be used to turn off the LCD drive power swhen LCD display is not required in power-door when an external power supply is used. WhACT bit is cleared to 0 or in standby mode, the drive power supply is turned off regardless of of this bit.
				0: LCD drive power supply is turned off

Initial

Value

1



Rev. 4.00 Aug 23, 2006 Pag

REJ09

1: LCD drive power supply is turned on

				Specifies whether the LCD RAM contents are or blank data is displayed regardless of the LCI contents.
				0: Blank data is displayed
				1: LCD RAM data is displayed
3	CKS3	0	R/W	Frame Frequency Select 3 to 0
2	CKS2	0	R/W	Select the operating clock and the frame freque
1	CKS1	0	R/W	However, in subactive mode, watch mode, and
0	CKS0	0	R/W	subsleep mode, the system clock ( $\phi$ ) is halted. Therefore display operations are not performed the clocks from $\phi$ /2 to $\phi$ /256 is selected. If LCD is required in these modes, $\phi_w$ , $\phi_w$ /2, or $\phi_w$ /4 muselected as the operating clock.
				For details, see table 19.4.

Rev. 4.00 Aug 23, 2006 Page 404 of 594



		1	ф/16	244 Hz	30.5 F
1	0	0	ф/32	122 Hz	_
		1	φ/64	61 Hz	_
	1	0	φ/128	30.5 Hz	_
		1	φ/256	_	_

[Legend]

X: Don't care

- Notes: 1. When 1/3 duty is selected, the frame frequency is 4/3 times the value shown.
  - 2. This is the frame frequency when  $\phi_{\text{w}}$  = 32.768 kHz.
  - 3. This is the frame frequency in active (medium-speed,  $\varphi_{osc}/8)$  mode when  $\varphi_{osc}$

#### LCD Control Register 2 (LCR2) 19.3.3

LCR2 controls switching between the A waveform and B waveform, selection of the ste for the 3-V constant-voltage circuit, connection with the LCD power-supply split resistor turning on or off 3-V constant-voltage power supply.

				CKS0 bits in LCR into 4 or 8.
				0: Divided into 4
				1: Divided into 8
5	CHG	0	R/W	Connection Control of LCD Power-Supply Split
				Selects whether an LCD power-supply split res disconnected or connected from or to LCD driv supply.
				0: Disconnected
				1: Connected
4	SUPS	0	R/W	3-V Constant-Voltage Power Supply Control
				Can be used to turn off the 3-V constant-voltag supply when LCD display is not required in pov mode, or when an external power supply is use

obtained by dividing the clock selected by the (

the BGRSTPN bit in BGRMR is cleared to 0 or standby mode, the 3-V constant-voltage power turned off regardless of the setting of this bit.

0: 3-V constant-voltage power supply is turned

1: 3-V constant-voltage power supply is turned

Only 0 can be written to these bits.

W

RENESAS

Reserved

REJ09B0093-0400

Rev. 4.00 Aug 23, 2006 Page 406 of 594

3 to 0

4	TRMO	0	R/VV	3 V. Following values* indicate the voltage of pin. Set this register so that the voltage on the should be 3 V.
				0000: ±0 V 1000: 0.48 V
				0001: -0.06 V 1001: 0.42 V
				0010: -0.12 V 1010: 0.36 V
				0011: -0.15 V 1011: 0.30 V
				0100: -0.21 V 1100: 0.24 V
				0101: -0.24 V 1101: 0.18 V
				0110: -0.30 V 1110: 0.12 V
				0111: -0.33 V 1111: 0.06 V
3	_	1	_	Reserved

RENESAS

REJ09

Rev. 4.00 Aug 23, 2006 Pag

This bit is always read as 1 and cannot be mo

010: 0.18 V 011: 0.27 V 100: -0.36 V 101: -0.27 V 110: -0.18 V 111: -0.09 V

Notes: Setting Method for LCD Trimming Register (LTRMR)

Assuming the following definitions,

V1 initial state voltage: A

LTRMR register TRM3 to TRM0: B

CTRM2 to CTRM0: C

rough guidelines for the voltages after trimming are as follows:

V1 voltage = A + B + C

V2 voltage =  $(A + B + C) \times 2/3$ 

V3 voltage = (A + B + C) / 3

After monitoring voltage A, set B and C so the V1 voltage is 3 V.

These are approximate values and are not guaranteed. Therefore these value be used as reference values.

Rev. 4.00 Aug 23, 2006 Page 408 of 594

REJ09B0093-0400



				0: Band-gap reference circuit halts
				1: Band-gap reference circuit operates
6 to 3	_	All 1	_	Reserved
				These bits are always read as 1 and cannot b modified.
2 to 0	_	All 0	R/W	Reserved
				This bit is always read as 0, and only 0 can be it.

When 1/2 duty is used, interconnect pins V2 and V3 as shown in figure 19.2.




Figure 19.2 Handling of LCD Drive Power Supply when Using 1/2 Duty

### (b) Large-Panel Display

driving a panel which requires a current more than the current value calculated by the onpower supply split-resistor and voltage of the LCD power supply. If the display lacks sha
when using a large panel, refer to section 19.4.5, Boosting LCD Drive Power Supply and
Adjustment. When static or 1/2 duty is selected, the common output drive capability can
increased. Set CMX to 1 when selecting the duty cycle. In this mode, with a static duty cy
COM4 to COM1 output the same waveform, and with 1/2 duty the COM1 waveform is of
from pins COM2 and COM1, and the COM2 waveform is output from pins COM4 and C

As the impedance of the on-chip power supply split-resistor is large, it may not be suitable

## (c) LCD Drive Power Supply Setting

With this LSI, there are two ways of providing LCD power: by using the on-chip power scircuit, or by using an external power supply circuit.

Rev. 4.00 Aug 23, 2006 Page 410 of 594

REJ09B0093-0400



The segment drivers to be used can be selected with bits 5055 to 5050.

#### (c) Frame Frequency Selection

The frame frequency can be selected by setting bits CKS3 to CKS0. The frame frequence be selected in accordance with the LCD panel specification. For the clock selection methods watch mode, subactive mode, and subsleep mode, see section 19.4.4, Operation in Power Modes.

#### (d) A or B Waveform Selection

Either the A or B waveform can be selected as the LCD waveform to be used by means LCDAB.

## (e) LCD Drive Power Supply Selection

When an external power supply circuit is used, turn the LCD drive power supply off wit bit.






Figure 19.3 LCD RAM Map (1/4 Duty)




Figure 19.4 LCD RAM Map (1/3 Duty)




Figure 19.5 LCD RAM Map (1/2 Duty)




Figure 19.6 LCD RAM Map (Static Mode)

Rev. 4.00 Aug 23, 2006 Page 414 of 594

REJ09B0093-0400

RENESAS




Figure 19.7 Output Waveforms for Each Duty Cycle (A Waveform)




Figure 19.8 Output Waveforms for Each Duty Cycle (B Waveform)

		Segment output
1/4 0	duty	Common output
		Segment output
M:	LCE	alternation signal

Common output

#### 19.4.3 3-V Constant-Voltage Power Supply Circuit

This LSI incorporates a 3-V constant-voltage power supply circuit consisting of a band reference circuit (BGR), a triple step-up circuit, etc. This allows the 3 V constant voltag

V٥

V2

V3

V2

٧Z

V3

V2

V3

pins. (See figure 19.9.)

and generating 3 V constant voltage, triple  $V_{\text{\tiny LCD3}}$ , at the V1 pin.

LCD driver independently of Vcc.

Before activating a step-up circuit, LCD controller/driver operates and set the duty cycle function of the LCD driver or I/O, display data, frame frequencies, etc. Insert a capacita μF between the C1 pin and C2 pin, and connect a capacitance of 0.1 μF to each of V1, V

VΤ

V1

VSS

**VSS** 

V 22

V1

VSS

V1

After this setting, setting the BGRSTPN bit in the BGR control register (BGRMR) to 1 the band gap reference circuit, generating 1 V constant voltage (V<sub>1,003</sub>) at the V3 pin. Fur selecting the step-up circuit clock of the LCD control register 2 (LCR2) and setting the to 1 activates the triple step-up circuit, generating 2 V constant voltage, twice V<sub>LCD</sub>, at the




Figure 19.9 Capacitance Connection when Using 3-V Constant-Voltage Power Supply Circuit

#### 19.4.4 Operation in Power-Down Modes

In this LSI, the LCD controller/driver can be operated even in the power-down modes. To operating state of the LCD controller/driver in the power-down modes is summarized in 19.6.

In subactive mode, watch mode, and subsleep mode, the system clock oscillator stops, an therefore, unless  $\phi_w$ ,  $\phi_w/2$ , or  $\phi_w/4$  has been selected by bits CKS3 to CKS0, the clock will supplied and display will halt. The subclock can be turned on or off by setting the 32KST the SUB32K control register (SUB32CR). When it is turned off, display will halt. Since the possibility that a direct current will be applied to the LCD panel in this case, it is essential ensure that the subclock is turned on and  $\phi_w$ ,  $\phi_w/2$ , or  $\phi_w/4$  is selected.

In active (medium-speed) mode, the system clock is switched, and therefore bits CKS3 to must be modified to ensure that the frame frequency does not change.

Rev. 4.00 Aug 23, 2006 Page 418 of 594

REJ09B0093-0400



- clock.
  - 4. The clock supplied to the LCD stops.
  - 5. When the 32KSTOP bit in SUB32CR is set to 1, the subclock  $\phi_w$  halts and disoperation halts.

## 19.4.5 Boosting LCD Drive Power Supply and Fine Adjustment

When a large panel is driven, the on-chip power supply capacity may be insufficient. In the power supply impedance must be reduced. This can be done by connecting bypass c of around 0.1 to 0.3  $\mu$ F to pins V1 to V3, as shown in figure 19.10, or by adding a split rexternally. The voltage on the V1 pin can further be adjusted by connecting a variable re(VR) between the  $V_{cc}$  and V1 pins.




Figure 19.10 Connection of External Split Resistor

## 19.5 Usage Notes

## 19.5.1 Pin Processing when No LCD Controller/Driver Is Used

- (1) V1, V2, V3 Connect to GND. In this case, CHG in LCR2 should not be changed from its initial va (LCD power-supply split resistor disconnected).
- (2) C1, C2 Leave open.

### 19.5.2 Pin Processing when No 3 V Constant Voltage Circuit Is Used

Leave pins C1 and C2 open.

Rev. 4.00 Aug 23, 2006 Page 420 of 594

REJ09B0093-0400



- Continuous transmission/reception
  - Since the shift register, transmit data register, and receive data register are independent each other, the continuous transmission/reception can be performed.
- Use of module standby mode enables this module to be placed in standby mode inde when not used. (For details, refer to section 6.4, Module Standby Function.)

If transmission/reception is not yet possible, set the SCL to low until preparations ar

Two pins, SCL and SDA pins, function as CMOS outputs in normal operation (when

#### I<sup>2</sup>C bus format

- Start and stop conditions generated automatically in master mode
- Selection of acknowledge output levels when receiving
- Automatic loading of acknowledge bit when transmitting
- Bit synchronization/wait function

In master mode, the state of SCL is monitored per bit, and the timing is synchronized

completed.

automatically.

Six interrupt sources

Transmit data empty (including slave-address match), transmit end, receive data full

slave-address match), arbitration lost, NACK detection, and stop condition detection Direct bus drive

port/serial function is selected) and NMOS outputs when the bus drive function is se

## Clocked synchronous format

Four interrupt sources

IFIIC10A 000020020200

Transmit-data-empty, transmit-end, receive-data-full, and overrun error






Figure 20.1 Block Diagram of I<sup>2</sup>C Bus Interface 2



Figure 20.2 External Circuit Connections of I/O Pins

## 20.2 Input/Output Pins

Table 20.1 summarizes the input/output pins used by the I<sup>2</sup>C bus interface 2.

**Table 20.1 Pin Configuration** 

Name	Abbreviation	I/O	Function
Serial clock pin	SCL	I/O	IIC serial clock input/output
Serial data pin	SDA	I/O	IIC serial data input/output

- I<sup>2</sup>C bus transmit data register (ICDRT)
  - I<sup>2</sup>C bus receive data register (ICDRR)
  - I<sup>2</sup>C bus shift register (ICDRS)

## 20.3.1 I<sup>2</sup>C Bus Control Register 1 (ICCR1)

ICCR1 enables or disables the  $I^2C$  bus interface 2, controls transmission or reception, and master or slave mode, transmission or reception, and transfer clock frequency in master  $I^2C$ 

Bit	Bit Name	Initial Value	R/W	Description
7	ICE	0	R/W	I2C Bus Interface Enable
				0: This module is halted. (SCL and SDA pins the port/serial function.)
				1: This bit is enabled for transfer operations. ( SDA pins are bus drive state.)
6	RCVD	0	R/W	Reception Disable
				This bit enables or disables the next operation TRS is 0 and ICDRR is read.
				0: Enables next reception
				1: Disables next reception

RENESAS

				eighth bit is 1, TRS is automatically set to 1. overrun error occurs in master mode with the synchronous serial format, MST is cleared to slave receive mode is entered.
				Operating modes are described below accord MST and TRS combination. When clocked sy serial format is selected and MST is 1, clock it
				00: Slave receive mode
				01: Slave transmit mode
				10: Master receive mode
				11: Master transmit mode
3	CKS3	0	R/W	Transfer Clock Select 3 to 0
2	CKS2	0	R/W	In master mode, set these bits according to the

R/W

R/W

0

0

1

0

CKS1

CKS0

REJ09

Rev. 4.00 Aug 23, 2006 Pag

necessary transfer rate (see table 20.2, Trans

In slave mode, these bits are used to secure

setup time in transmission mode. When CKS data setup time is 10 tcyc and when CKS3 =

setup time is 20 tcyc.

1			

0

1

0

1

0

1

0

1

0

1

0

1

0

1

0

1

φ/112

φ/128

φ/56

φ/80

φ/96

φ/128

φ/160

φ/200

φ/224

φ/256

17.9 kHz

15.6 kHz

35.7 kHz

25.0 kHz

20.8 kHz

15.6 kHz

12.5 kHz

10.0 kHz

8.9 kHz

7.8 kHz

44.6 kHz

39.1 kHz

89.3 kHz

62.5 kHz

52.1 kHz

39.1 kHz

31.3 kHz

25.0 kHz

22.3 kHz

19.5 kHz

89.3

78.1

179

125

104

78.1

62.5

50.0

44.6

39.1

RENESAS

REJ09B0093-0400

Rev. 4.00 Aug 23, 2006 Page 426 of 594

				to high under the condition of SCL = high, asset that the stop condition has been issued. Write BBSY and 0 to SCP to issue a start condition this procedure when also re-transmitting a state condition. Write 0 in BBSY and 0 in SCP to is condition. To issue start/stop conditions, use instruction.
6	SCP	1	R/W	Start/Stop Issue Condition Disable
				The SCP bit controls the issue of start/stop or master mode.
				To issue a start condition, write 1 in BBSY an SCP. A retransmit start condition is issued in way. To issue a stop condition, write 0 in BBS

R/W

When writing, SDA pin is changed to output (outputs high by external pull-up resistance)

1

5

**SDAO** 

RENESAS

data is not stored.

transfer.

SDA Output Value Control

REJ09

SCP. This bit is always read as 1. If 1 is written

This bit is used with SDAOP when modifying level of SDA. This bit should not be manipula

When writing, SDA pin is changed to output

0: When reading, SDA pin outputs low.

1: When reading, SDA pin outputs high.

format, this bit has no meaning. With the I2C format, this bit is set to 1 when the SDA level from high to low under the condition of SCL = assuming that the start condition has been is bit is cleared to 0 when the SDA level change

2		1	_	Reserved
				This bit is always read as 1, and cannot be mo
1	IICRST	0	R/W	IIC Control Part Reset
				This bit resets the control part except for I2C real of this bit is set to 1 when hang-up occurs beca communication failure during I2C operation, I2

part can be reset without setting ports and initi registers.

O — 1 — Reserved

This bit is always read as 1, and cannot be me

0 — 1 — Reserved

This bit is always read as 1, and cannot be mo

Rev. 4.00 Aug 23, 2006 Page 428 of 594

-		-		
				In master mode with the I2C bus format, this whether to insert a wait after data transfer exacknowledge bit. When WAIT is set to 1, after the clock for the final data bit, low period is extwo transfer clocks. If WAIT is cleared to 0, data acknowledge bits are transferred consecutive wait inserted.
				The setting of this bit is invalid in slave mode I2C bus format or with the clocked synchrono format.
5, 4	_	All 1	_	Reserved
				These bits are always read as 1, and cannot modified.
3	BCWP	1	R/W	BC Write Protect
				This bit controls the BC2 to BC0 modification modifying BC2 to BC0, this bit should be clea and use the MOV instruction. In clock synchroserial mode, BC should not be modified.
				0: When writing, values of BC2 to BC0 are se
				1: When reading, 1 is always read.
				When writing, settings of BC2 to BC0 are inva

R/W

WAIT

0

Set this bit to 0 when the I2C bus format is us

Wait Insertion Bit

RENESAS

Rev. 4.00 Aug 23, 2006 Pag

the clock synchron not be modified.	the clock synchronous serial format, these bits not be modified.		
I2C Bus Format	Clock Synchronous Seri		
000: 9 bits	000: 8 bits		
001: 2 bits	001: 1 bits		
010: 3 bits	010: 2 bits		
011: 4 bits	011: 3 bits		
100: 5 bits	100: 4 bits		
101: 6 bits	101: 5 bits		
110: 7 bits	110: 6 bits		
 111: 8 bits	111: 7 bits		

RENESAS

				This bit enables or disables the transmit end in (TEI) at the rising of the ninth clock while the in ICSR is 1. TEI can be canceled by clearing bit or the TEIE bit to 0.
				0: Transmit end interrupt request (TEI) is disa
				1: Transmit end interrupt request (TEI) is ena
5	RIE	0	R/W	Receive Interrupt Enable
				This bit enables or disables the receive data f interrupt request (RXI) and the overrun error i request (ERI) with the clocked synchronous for when a receive data is transferred from ICDR ICDRR and the RDRF bit in ICSR is set to 1.

R/W

6

TEIE

0

disabled.

enabled.

1: Transmit data empty interrupt request (TXI

be canceled by clearing the RDRF or RIE bit 0: Receive data full interrupt request (RXI) an

error interrupt request (ERI) with the clocked

Rev. 4.00 Aug 23, 2006 Pag

synchronous format are disabled.

synchronous format are enabled.

Transmit End Interrupt Enable

3	STIE	0	R/W	Stop Condition Detection Interrupt Enable
				<ol><li>Stop condition detection interrupt request (S disabled.</li></ol>
				<ol> <li>Stop condition detection interrupt request (S enabled.</li> </ol>
2	ACKE	0	R/W	Acknowledge Bit Judgment Select
				0: The value of the receive acknowledge bit is and continuous transfer is performed.
				1: If the receive acknowledge bit is 1, continuo transfer is halted.
1	ACKBR	0	R	Receive Acknowledge
				In transmit mode, this bit stores the acknowled that are returned by the receive device. This bit be modified.
				0: Receive acknowledge = 0
				1: Receive acknowledge = 1
0	ACKBT	0	R/W	Transmit Acknowledge
				In receive mode, this bit specifies the bit to be

the acknowledge timing.

0: 0 is sent at the acknowledge timing.1: 1 is sent at the acknowledge timing.

Rev. 4.00 Aug 23, 2006 Page 432 of 594

				slave mode
				[Clearing conditions]
				When 0 is written in TDRE after reading TDF
				When data is written to ICDRT with an instru
6	TEND	0	R/W	Transmit End
				[Setting conditions]
				<ul> <li>When the ninth clock of SCL rises with the I<sup>2</sup> format while the TDRE flag is 1</li> </ul>
				<ul> <li>When the final bit of transmit frame is sent w clock synchronous serial format</li> </ul>
				[Clearing conditions]
				When 0 is written in TEND after reading TEN
				When data is written to ICDRT with an instru
5	RDRF	0	R/W	Receive Data Register Full
				[Setting condition]
				<ul> <li>When a receive data is transferred from ICD ICDRR</li> </ul>
				[Clearing conditions]

When TRS is set

been issued

• When a start condition (including re-transfer

• When transmit mode is entered from receive

REJ09

When 0 is written in RDRF after reading RDWhen ICDRR is read with an instruction

- a frame transfer in master mode · When a stop condition is detected after the fir slave address and SAR match following a ger
  - and detection of a start condition in slave modern

When a stop condition is detected after comp

- [Clearing condition]
- When 0 is written to STOP after reading 1
- R/W Arbitration Lost Flag/Overrun Error Flag

This flag indicates that arbitration was lost in mas

with the I2C bus format and that the final bit has b

received while RDRF = 1 with the clocked synchi

When two or more master devices attempt to seiz

bus at nearly the same time, if the I2C bus interfadetects data differing from the data it sent, it sets to indicate that the bus has been taken by another

[Setting conditions] If the internal SDA and SDA pin disagree at the

- SCL in master transmit mode When the SDA pin outputs high in master mo
- a start condition is detected When the final bit is received with the clocked
- [Clearing condition]
- When 0 is written in AL/OVE after reading AL

synchronous format while RDRF = 1

2

AL/OVE

0

				receive mede.
				[Clearing condition]
				<ul> <li>When 0 is written in AAS after reading AAS=</li> </ul>
)	ADZ	0	R/W	General Call Address Recognition Flag
				This bit is valid in I <sup>2</sup> C bus format slave receive m

[Setting condition]
 When the general call address is detected in receive mode
 [Clearing conditions]
 When 0 is written in ADZ after reading ADZ=

## 20.3.6 Slave Address Register (SAR)

0

SAR selects the communication format and sets the slave address. When the chip is in s

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	SVA6 to	All 0	R/W	Slave Address 6 to 0
	SVA0			These bits set a unique address in bits SVAI differing form the addresses of other slave d connected to the I <sup>2</sup> C bus.
0	FS	0	R/W	Format Select
				0: I <sup>2</sup> C bus format is selected.
				1: Clocked synchronous serial format is sele

with the I<sup>2</sup>C bus format, if the upper 7 bits of SAR match the upper 7 bits of the first fra

received after a start condition, the chip operates as the slave device.

ICDRR is an 8-bit register that stores the receive data. When data of one byte is received transfers the receive data from ICDRS to ICDRR and the next data can be received. ICDI receive-only register, therefore the CPU cannot write to this register. The initial value of is HFF.

# 20.3.9 I<sup>2</sup>C Bus Shift Register (ICDRS)

ICDRS is a register that is used to transfer/receive data. In transmission, data is transferred ICDRT to ICDRS and the data is sent from the SDA pin. In reception, data is transferred ICDRS to ICDRR after data of one byte is received. This register cannot be read directly CPU.

Rev. 4.00 Aug 23, 2006 Page 436 of 594






Figure 20.3 I<sup>2</sup>C Bus Formats




Figure 20.4 I<sup>2</sup>C Bus Timing

\_\_\_\_\_\_ **F** ------

In master transmit mode, the master device outputs the transmit clock and transmit data, a slave device returns an acknowledge signal. For master transmit mode operation timing, a figures 20.5 and 20.6. The transmission procedure and operations in master transmit mode described below.

- 1. Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 to bits in ICCR1 to 1. (Initial setting)
- 2. Read the BBSY flag in ICCR2 to confirm that the bus is free. Set the MST and TRS to ICCR1 to select master transmit mode. Then, write 1 to BBSY and 0 to SCP using Mainstruction. (Start condition issued) This generates the start condition.
- After confirming that TDRE in ICSR has been set, write the transmit data (the first by show the slave address and R/W) to ICDRT. At this time, TDRE is automatically clean
- and data is transferred from ICDRT to ICDRS. TDRE is set again.
  4. When transmission of one byte data is completed while TDRE is 1, TEND in ICSR is at the rise of the 9th transmit clock pulse. Read the ACKBR bit in ICIER, and confirm slave device has been selected. Then, write second byte data to ICDRT. When ACKB the slave device has not been acknowledged, so issue the stop condition. To issue the
- transmit data is prepared or the stop condition is issued.

  5. The transmit data after the second byte is written to ICDRT every time TDRE is set.
  - 6. Write the number of bytes to be transmitted to ICDRT. Wait until TEND is set (the enbyte data transmission) while TDRE is 1, or wait for NACK (NACKF in ICSR = 1) for receive device while ACKE in ICIER is 1. Then, issue the stop condition to clear TEN

condition, write 0 to BBSY and SCP using MOV instruction. SCL is fixed low until t

NACKF.

7. When the STOP bit in ICSR is set to 1, the operation returns to the slave receive mod






Figure 20.5 Master Transmit Mode Operation Timing (1)




Figure 20.6 Master Transmit Mode Operation Timing (2)

and data received, in synchronization with the internal clock. The master device output level specified by ACKBT in ICIER to SDA, at the 9th receive clock pulse. 3. After the reception of first frame data is completed, the RDRF bit in ICST is set to 1 a

of 9th receive clock pulse. At this time, the receive data is read by reading ICDRR, ar

4. The continuous reception is performed by reading ICDRR every time RDRF is set. If receive clock pulse falls after reading ICDRR by the other processing while RDRF is

is cleared to 0.

- fixed low until ICDRR is read. 5. If next frame is the last receive data, set the RCVD bit in ICCR1 and set the ACKBT ICIER. to 1 before reading ICDRR. This enables the issuance of the stop condition af
- next reception. 6. When the RDRF bit is set to 1 at rise of the 9th receive clock pulse, and clearing the S in ICSR issue the stage condition.
- 7. When the STOP bit in ICSR is set to 1, read ICDRR. Then clear the RCVD bit to 0.
- 8. Clear the MST bit in ICCR1 and then, the operation returns to the slave receive mode

RENESAS

REJ09B0093-0400

Rev. 4.00 Aug 23, 2006 Page 440 of 594




Figure 20.7 Master Receive Mode Operation Timing (1)




Figure 20.8 Master Receive Mode Operation Timing (2)

2. When the slave address matches in the first frame following detection of the start co the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise clock pulse. At this time, if the 8th bit data  $(R/\overline{W})$  is 1, the TRS and ICSR bits in IC set to 1, and the mode changes to slave transmit mode automatically. The continuous

transmission is performed by writing transmit data to ICDRT every time TDRE is se

- 3. If TDRE is set after writing last transmit data to ICDRT, wait until TEND in ICSR i with TDRE = 1. When TEND is set, clear TEND.
- 4. Clear TRS for the end processing, and read ICDRR (dummy read). SCL is free.
- 5. Clear TDRE.






Figure 20.9 Slave Transmit Mode Operation Timing (1)




Figure 20.10 Slave Transmit Mode Operation Timing (2)


### 20.4.5 Slave Receive Operation

In slave receive mode, the master device outputs the transmit clock and transmit data, at slave device returns an acknowledge signal. For slave receive mode operation timing, r figures 20.11 and 20.12. The reception procedure and operations in slave receive mode described below.

- Set the ICE bit in ICCR1 to 1. Set the MLS and WAIT bits in ICMR and the CKS3 bits in ICCR1 to 1. (Initial setting) Set the MST and TRS bits in ICCR1 to select sla mode, and wait until the slave address matches.
- 2. When the slave address matches in the first frame following detection of the start co the slave device outputs the level specified by ACKBT in ICIER to SDA, at the rise clock pulse. At the same time, RDRF in ICSR is set to read ICDRR (dummy read). (read data show the slave address and R/W, it is not used.)



Rev. 4.00 Aug 23, 2006 Pag






Figure 20.12 Slave Receive Mode Operation Timing (2)

D

Rev. 4.00 Aug 23, 2006 Page 446 of 594 REJ09B0093-0400



of the SCL clock is guaranteed. The MLS bit in ICMR sets the order of data transfer, in MSB first or LSB first. The output level of SDA can be changed during the transfer wai SDAO bit in ICCR2.




Figure 20.13 Clocked Synchronous Serial Transfer Format



transferred from ICDRT to ICDRS, and TDRE is set automatically. The continuous transmission is performed by writing data to ICDRT every time TDRE is set. When c from transmit mode to receive mode, clear TRS while TDRE is 1.




Figure 20.14 Transmit Mode Operation Timing



continually output. The continuous reception is performed by reading ICDRR every RDRF is set. When the 8th clock is risen while RDRF is 1, the overrun is detected at AL/OVE in ICSR is set. At this time, the previous reception data is retained in ICDF

4. To stop receiving when MST = 1, set RCVD in ICCR1 to 1, then read ICDRR. Ther fixed high after receiving the next byte data.




Figure 20.15 Receive Mode Operation Timing




Figure 20.16 Block Diagram of Noise Conceler

## 20.4.8 Example of Use

Flowcharts in respective modes that use the  $I^2C$  bus interface are shown in figures 20.17






Figure 20.17 Sample Flowchart for Master Transmit Mode




Figure 20.18 Sample Flowchart for Master Receive Mode

Rev. 4.00 Aug 23, 2006 Page 452 of 594






Figure 20.19 Sample Flowchart for Slave Transmit Mode




Figure 20.20 Sample Flowchart for Slave Receive Mode

Transmit Data Empty	TXI	(TDRE=1) • (TIE=1)
Transmit End	TEI	(TEND=1) · (TEIE=1)
Receive Data Full	RXI	(RDRF=1) ⋅ (RIE=1)
STOP Recognition	STPI	(STOP=1) · (STIE=1)
NACK Receive	NAKI	{(NACKF=1)+(AL=1)} •
Arbitration Lost/Overrun	_	(NAKIE=1)

When interrupt conditions described in table 20.3 are 1 and the I bit in CCR is 0, the CP executes interrupt exception processing. Interrupt sources should be cleared in the exception processing. TDRE and TEND are automatically cleared to 0 by writing the transmit data ICDRT. RDRF are automatically cleared to 0 by reading ICDRR. TDRE is set to 1 agai same time when transmit data is written to ICDRT. When TDRE is cleared to 0, then an data of one byte may be transmitted.

0

0

0

0

0

0

0

0

×

X

0

Figure 20.21 shows the timing of the bit synchronous circuit and table 20.4 shows the tim SCL output changes from low to Hi-Z then SCL is monitored.




Figure 20.21 Timing of Bit Synchronous Circuit

Table 20.4 Time for Monitoring SCL

CKS3	CKS2	Time for Monitoring SCL	
0	0	7.5 tcyc	
	1	19.5 tcyc	
1	0	17.5 tcyc	
	1	41.5 tcyc	

Rev. 4.00 Aug 23, 2006 Page 456 of 594



during the eighth clock.

2. The WAIT bit in the I2C bus mode register (ICMR) must be held 0.

If the WAIT bit is set to 1, when a slave device holds the SCL signal low more than transfer clock cycle during the eighth clock, the high level period of the ninth clock shorter than a given period.

Rev. 4.00 Aug 23, 2006 Page 458 of 594 REJ09B0093-0400

RENESAS




Figure 21.1 Power-On Reset Circuit

If the  $\overline{RES}$  pin rising time is t, the capacitance ( $C_{\overline{RES}}$ ) connected to the  $\overline{RES}$  pin can be co using the formula below. For information about the on-chip resistor (Rp), see section 24, Characteristics. The power supply rising time should not exceed half the  $\overline{RES}$  rising time  $\overline{RES}$  rising time (t) should also equal or exceed the oscillation stabilization time (trc).

$$C_{\overline{RES}} = \frac{t}{Rp}$$
 (t > trc, t > t\_vtr × 2)

Note: Adjust the capacitor connected to the  $\overline{RES}$  pin so that  $t_vtr \times 2$  exceeds the oscill stabilization time.

Note that the power supply voltage (Vcc) must fall below Vpor = 100 mV and rise after of the RES pin is removed. To remove charge on the RES pin, it is recommended that the dishould be placed near Vcc. If the power supply voltage (Vcc) rises from the point above power-on reset may not occur.

Figure 21.2 Power-On Reset Circuit Operation Timing



Rev. 4.00 Aug 23, 2006 Pag

Rev. 4.00 Aug 23, 2006 Page 462 of 594 REJ09B0093-0400






Figure 22.1 Block Diagram of Address Break

Rev. 4.00 Aug 23, 2006 Pag

ABRKCR2 sets address break conditions.

Bit	Bit Name	Initial Value	R/W	Description
7	RTINTE2	1	R/W	RTE Interrupt Enable
				When this bit is 0, the interrupt immediately aft executing RTE is masked and then one instruct be executed. When this bit is 1, the interrupt is masked.
6	CSEL21	0	R/W	Condition Select 1 and 0
5	CSEL20	0	R/W	These bits set address break conditions.
				00: Instruction execution cycle (no data compa
				01: CPU data read cycle
				10: CPU data write cycle
				11: CPU data read/write cycle
4	ACMP22	0	R/W	Address Compare Condition Select 2 to 0
3	ACMP21	0	R/W	These bits set the comparison condition betwe
2	ACMP20	0	R/W	address set in BAR2 and the internal address I
				000: Compares 16-bit addresses
				001: Compares upper 12-bit addresses
				010: Compares upper 8-bit addresses
				011: Compares upper 4-bit addresses
				1xx: Setting prohibited

Rev. 4.00 Aug 23, 2006 Page 464 of 594 RENESAS

x: Don't care. [Legend]

I/O register with

16-bit data bus width\*2

When an address break is set in the data read cycle or data write cycle, the data bus used depend on the combination of the byte/word access and address. Table 22.1 shows the a data bus used. When an I/O register space with an 8-bit data bus width is accessed in wo byte access is generated twice. For details on data widths of each register, see section 23 Register Addresses (Address Order).

Table 22.1 Access and Data Bus Used

	Word	Access	Byte Access		
	Even Address	Odd Address	Even Address	Odd /	
ROM space	Upper 8 bits	Lower 8 bits	Upper 8 bits	Uppe	
RAM space	Upper 8 bits	Lower 8 bits	Upper 8 bits	Uppe	
I/O register with 8-bit data bus width	Upper 8 bits	Upper 8 bits	Upper 8 bits	Uppei	
I/O register with 16-bit data bus width* <sup>1</sup>	Upper 8 bits	Lower 8 bits	_	_	

Notes: 1. Registers whose addresses do not range from H'FF96 and H'FF97, and H'FF H'FFBB with 16-bit data bus width.

Upper 8 bits

2. Registers whose addresses range from H'FF96 and H'FF97, and H'FFB8 to I

Lower 8 bits



Upper 8 bits

Uppe

				When 0 is written after ABIF=1 is read
6	ABIE2	0	R/W	Address Break Interrupt Enable
				When this bit is 1, an address break interrupt renabled.
5 to 0	_	All 1	_	Reserved
				These bits are always read as 1.

#### 22.1.3 Break Address Registers 2 (BAR2H, BAR2L)

BAR2H and BAR2L are 16-bit read/write registers that set the address for generating an break interrupt. When setting the address break condition to the instruction execution eye first byte address of the instruction. The initial value of this register is H'FFFF.

#### 22.1.4 Break Data Registers 2 (BDR2H, BDR2L)

BDR2H and BDR2L are 16-bit read/write registers that set the data for generating an add break interrupt. BDR2H is compared with the upper 8-bit data bus. BDR2L is compared lower 8-bit data bus. When memory or registers are accessed by byte, the upper 8-bit data used for even and odd addresses in the data transmission. Therefore, comparison data mu in BDR2H for byte access. For word access, the data bus used depends on the address. Se 22.1.1, Address Break Control Register 2 (ABRKCR2), for details. The initial value of the

Rev. 4.00 Aug 23, 2006 Page 466 of 594

register is undefined.




Figure 22.2 Address Break Interrupt Operation Example (1)




Figure 22.2 Address Break Interrupt Operation Example (2)

## 22.3 Operating States of Address Break

The operating states of the address break are shown in table 22.2.

Table 22.2 Operating States of Address Break

Operating					Sub-	Sub-		N
Mode	Reset	Active	Sleep	Watch	active	sleep	Standby	5
ABRKCR2	Reset	Functions	Retained	Retained	Functions	Retained	Retained	F
ABRKSR2	Reset	Functions	Retained	Retained	Functions	Retained	Retained	F
BAR2H	Reset	Functions	Retained	Retained	Functions	Retained	Retained	F
BAR2L	Reset	Functions	Retained	Retained	Functions	Retained	Retained	F
BDR2H	Retained*	Functions	Retained	Retained	Functions	Retained	Retained	F
BDR2L	Retained*	Functions	Retained	Retained	Functions	Retained	Retained	F

Note: \* Undefined at a power-on reset

Rev. 4.00 Aug 23, 2006 Page 468 of 594 REJ09B0093-0400



- The number of access states is indicated.
  - 2. Register bits
    - Bit configurations of the registers are described in the same order as the register add
      - Reserved bits are indicated by in the bit name column.
    - When registers consist of 16 bits, bits are described from the MSB side.
  - 3. Register states in each operating mode
  - Register states are described in the same order as the register addresses.
  - The register states described here are for the basic operating modes. If there is a spec for an on-chip peripheral module, refer to the section on that on-chip peripheral mod

Flash memory control register 2	FLMCR2	8	H'F021	ROM	8
Flash memory power control register	FLPWCR	8	H'F022	ROM	8
Erase block register1	EBR1	8	H'F023	ROM	8
Flash memory enable register	FENR	8	H'F02B	ROM	8
Timer start register	TSTR	8	H'F030	TPU	8
Timer synchro register	TSYR	8	H'F031	TPU	8
Timer control register_1	TCR_1	8	H'F040	TPU_1	8
Timer mode register_1	TMDR_1	8	H'F041	TPU_1	8
Timer I/O control register_1	TIOR_1	8	H'F042	TPU_1	8
Timer interrupt enable register_1	TIER_1	8	H'F044	TPU_1	8
Timer status register_1	TSR_1	8	H'F045	TPU_1	8
Timer counter_1	TCNT_1	16	H'F046	TPU_1	16
Timer general register A_1	TGRA_1	16	H'F048	TPU_1	16
Timer general register B_1	TGRB_1	16	H'F04A	TPU_1	16
Timer control register_2	TCR_2	8	H'F050	TPU_2	8
Timer mode register_2	TMDR_2	8	H'F051	TPU_2	8
Timer I/O control register_2	TIOR_2	8	H'F052	TPU_2	8
Timer interrupt enable register_2	TIER_2	8	H'F054	TPU_2	8
Timer status register_2	TSR_2	8	H'F055	TPU_2	8

TDR4

RDR4

FLMCR1

8

8

8

TCNT\_2 Timer counter\_2 16

Rev. 4.00 Aug 23, 2006 Page 470 of 594 RENESAS



H'F056

SCI4

SCI4

ROM

TPU\_2

16

8

8

8

H'F00E

H'F00F

H'F020

Transmit data register 4

Receive data register 4

Flash memory control register 1

l <sup>2</sup> C bus mode register	ICMR	8	H'F07A
I <sup>2</sup> C bus interrupt enable register	ICIER	8	H'F07B
I <sup>2</sup> C bus status register	ICSR	8	H'F07C
Slave address register	SAR	8	H'F07D
I <sup>2</sup> C bus transmit data register	ICDRT	8	H'F07E
I <sup>2</sup> C bus receive data register	ICDRR	8	H'F07F
Interrupt priority register A	IPRA	8	H'F080
Interrupt priority register B	IPRB	8	H'F081
Interrupt priority register C	IPRC	8	H'F082
Interrupt priority register D	IPRD	8	H'F083
Interrupt priority register E	IPRE	8	H'F084
Address break control register 2	ABRKCR2	8	H'F096
Address break status register 2	ABRKSR2	8	H'F097

RWKDR

RTCCR1

RTCCR2

SUB32CR

**RTCCSR** 

ICCR1

ICCR2

8

8

8

8

8

8

8

Day-of-week data register

RTC control register 1

RTC control register 2

SUB32k control register

I<sup>2</sup>C bus control register 1

I<sup>2</sup>C bus control register 2

Clock source select register





Rev. 4.00 Aug 23, 2006 Pag

**RTC** 

RTC

RTC

RTC

IIC2

IIC2

IIC2

IIC2

IIC2

IIC2

IIC2

IIC2

Interrupts

Interrupts

Interrupts

Interrupts

Interrupts

Address

Address

break

break

Clock pulse

generator

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

REJ09

H'F06B

H'F06C

H'F06D

H'F06E

H'F06F

H'F078

H'F079

Event counter H	ECH	8	H'FF96
Event counter L	ECL	8	H'FF97
Serial mode register 3_1	SMR3_1	8	H'FF98
Bit rate register 3_1	BRR3_1	8	H'FF99
Serial control register 3_1	SCR3_1	8	H'FF9A
Transmit data register 3_1	TDR3_1	8	H'FF9B
Serial status register 3_1	SSR3_1	8	H'FF9C
Receive data register 3_1	RDR3_1	8	H'FF9D
LCD port control register	LPCR	8	H'FFA0
LCD control register	LCR	8	H'FFA1
LCD control register 2	LCR2	8	H'FFA2
LCD trimming register	LTRMR	8	H'FFA3
BGR control register	BGRMR	8	H'FFA4
IrDA control register	IrCR	8	H'FFA7
Serial mode register 3_2	SMR3_2	8	H'FFA8



8

AEC\*1

AEC\*1

SCI3

AEC\*1

AEC\*1

AEC\*1

AEC\*1

AEC\*1

SCI3\_1

SCI3\_1

SCI3 1

SCI3\_1

SCI3\_1

SCI3\_1

LCD\*3

LCD\*3

LCD\*3

LCD\*3

LCD\*3

SCI3\_2

SCI3\_2

IrDA

H'FFA9

Interrupts

H'FF8C

H'FF8E

H'FF90

H'FF91

H'FF92

H'FF94

H'FF95

ECPWCR 16

16

8

8

8

8

8

**ECPWDR** 

WEGR

SPCR

**AEGSR** 

**ECCR** 

**ECCSR** 

BRR3\_2

16

16

8

8

8

8

8

8/16

8/16

8

8

8

8

8

8

8

8

8

8

8

8

8

8

Bit rate register 3\_2

REJ09B0093-0400

Event counter PWM compare

Wakeup edge select register

Input pin edge select register

Event counter control register

Event counter control/status register

Serial port control register

Event counter PWM data register

register

	_	-	-		
8-bit timer counter FL	TCFL	8	H'FFB9	Timer F	8/16
Output compare register FH	OCRFH	8	H'FFBA	Timer F	8/16
Output compare register FL	OCRFL	8	H'FFBB	Timer F	8/16
A/D result register	ADRR	16	H'FFBC	A/D converter	16
A/D mode register	AMR	8	H'FFBE	A/D converter	8
A/D start register	ADSR	8	H'FFBF	A/D converter	8
Port mode register 1	PMR1	8	H'FFC0	I/O ports	8
Oscillator Control Register	OSCCR	8	H'FFC1	Clock pulse generator	8
Port mode register 3	PMR3	8	H'FFC2	I/O ports	8
Port mode register 4	PMR4	8	H'FFC3	I/O ports	8
Port mode register 5	PMR5	8	H'FFC4	I/O ports	8
Port mode register 9	PMR9	8	H'FFC8	I/O ports	8
Port mode register B	PMRB	8	H'FFCA	I/O ports	8
PWM2 control register	PWCR22	8	H'FFCD	14-bit PWM	8
PWM2 data register	PWDR2	16	H'FFCE	14-bit PWM	16

PWCR1

PWDR1

TCWD

**TCRF** 

**TCSRF** 

TCFH

8

8

8

8

Timer counter WD

Timer control register F

8-bit timer counter FH

PWM1 control register

PWM1 data register

Timer control/status register F

8

14-bit PWM 16 14-bit PWM

Rev. 4.00 Aug 23, 2006 Pag

H'FFD2 14-bit PWM

WDT\*2

Timer F

Timer F

Timer F

8

8

8

8/16

H'FFB3

H'FFB6

H'FFB7

H'FFB8

8 16

Port control register 3	PCR3	8
Port control register 4	PCR4	8
Port control register 5	PCR5	8
Port control register 6	PCR6	8
Port control register 7	PCR7	8
Port control register 8	PCR8	8
Port control register 9	PCR9	8
Port control register A	PCRA	8
System control register 1	SYSCR1	8
System control register 2	SYSCR2	8
IRQ edge select register	IEGR	8
Interrupt enable register 1	IENR1	8
Interrupt enable register 2	IENR2	8
Interrupt mask register	INTM	8

PDR9

PDRA

**PDRB** 

PUCR1

PUCR3

PUCR5

PUCR6

PCR1

8

8

8

8

8

8

8

8

H'FFDC

**H'FFDD** 

**H'FFDE** 

H'FFE0

H'FFE1

H'FFE2

H'FFE3

H'FFE4

H'FFE6

H'FFE7

H'FFE8 H'FFE9

H'FFEA

**H'FFEB** 

**H'FFEC** 

H'FFED

H'FFF0

H'FFF1

H'FFF2

H'FFF3

H'FFF4

H'FFF5

I/O ports

System

System

Interrupts

Interrupts

Interrupts

Interrupts

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8

8



Port data register 9

Port data register A

Port data register B

Port pull-up control register 1

Port pull-up control register 3

Port pull-up control register 5

Port pull-up control register 6

Port control register 1

3. LCD: LCD controller/driver

RENESAS

Rev. 4.00 Aug 23, 2006 Pag

FLMCR2	FLER	_	_	_	_	
FLPWCR	PDWND	_	_	_	_	
EBR1	_	EB6	EB5	EB4	EB3	EB2
FENR	FLSHE	_	_	_	_	
TSTR	_	_	_	_	_	CST2
TSYR	_	_	_	_	_	SYNC2
TCR_1	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2
TMDR_1	_	_	_	_	_	_
TIOR_1	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2
TIER_1	_	_	_	TCIEV	_	
TSR_1_	_	_	_	TCFV	_	_
TCNT_1	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2
TGRA_1	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2
TGRB_1	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2
TCR_2	_	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2
TMDR_2	_	_	_	_	_	_
TIOR_2	IOB3	IOB2	IOB1	IOB0	IOA3	IOA2
TIER_2		_		TCIEV	_	
TSR_2	_	_	_	TCFV	_	_

SWE

ESU

PSU

ΕV

PV

Ε

EB1

CST1

SYNC1

TPSC1

MD1

IOA1

**TGIEB** 

**TGFB** 

Bit9

Bit1

Bit9

Bit1

Bit9

Bit1

MD1

IOA1

**TGIEB** 

**TGFB** 

TPSC1

Ρ

EB0

TPSC0

MD0

IOA0

**TGIEA** 

TGFA

Bit8

Bit0

Bit8

Bit0

Bit8

Bit0

TPSC0

MD0

IOA0

**TGIEA** 

TGFA

FLMCR1

REJ09B0093-0400

BSY		HR11	HR10	HR03	HR02	HR01	HR00
BSY					WK2	WK1	WK0
RUN	12/24	PM	RST				
FOIE	WKIE	DYIE	HRIE	MNIE	1SEIE	05SEIE	025SEIE
32KSTOP	, <u> </u>	_	_	_	_	_	_
_	RCS6	RCS5	SUB32K	RCS3	RCS2	RCS1	RCS0
ICE	RCVD	MST	TRS	CKS3	CKS2	CKS1	CKS0
BBSY	SCP	SDAO	SDAOP	SCLO		IICRST	
MLS	WAIT			BCWP	BC2	BC1	BC0
TIE	TEIE	RIE	NAKIE	STIE	ACKE	ACKBR	ACKBT
TDRE	TEND	RDRF	NACKF	STOP	AL/OVE	AAS	ADZ
SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS
ICDRT7	ICDRT6	ICDRT5	ICDRT4	ICDRT3	ICDRT2	ICDRT1	ICDRT0
ICDRR7	ICDRR6	ICDRR5	ICDRR4	ICDRR3	ICDRR2	ICDRR1	ICDRR0
IPRA7	IPRA6	IPRA5	IPRA4	IPRA3	IPRA2	IPRA1	IPRA0
IPRB7	IPRB6	IPRB5	IPRB4	IPRB3	IPRB2	IPRB1	IPRB0
	BSY RUN FOIE 32KSTOP ICE BBSY MLS TIE TDRE SVA6 ICDRT7 ICDRR7	BSY — RUN 12/24 FOIE WKIE  32KSTOP — RCS6 ICE RCVD BBSY SCP MLS WAIT TIE TEIE TDRE TEND SVA6 SVA5 ICDRT7 ICDRT6 ICDRR7 ICDRR6	BSY — — — — RUN 12/24 PM FOIE WKIE DYIE 32KSTOP — — RCS6 RCS5 ICE RCVD MST BBSY SCP SDAO MLS WAIT — TIE TEIE RIE TDRE TEND RDRF SVA6 SVA5 SVA4 ICDRT7 ICDRT6 ICDRR5 IPRA7 IPRA6 IPRA5	BSY — — — — — — RUN 12/24 PM RST FOIE WKIE DYIE HRIE  32KSTOP — — — — — — — — — — — — — — — — — — —	BSY — — — — — — — — — — — — — — — — — — —	BSY — — — — — — WK2 RUN 12/24 PM RST — — — FOIE WKIE DYIE HRIE MNIE 1SEIE 32KSTOP — — — — — — — — — — —  — RCS6 RCS5 SUB32K RCS3 RCS2 ICE RCVD MST TRS CKS3 CKS2 BBSY SCP SDAO SDAOP SCLO — — — — — — BCWP BC2 TIE TEIE RIE NAKIE STIE ACKE TDRE TEND RDRF NACKF STOP AL/OVE SVA6 SVA5 SVA4 SVA3 SVA2 SVA1 ICDRT7 ICDRT6 ICDRT5 ICDRT4 ICDRT3 ICDRT2 IPRA7 IPRA6 IPRA5 IPRA4 IPRA3 IPRA2	BSY         —         —         —         —         WK2         WK1           RUN         12/24         PM         RST         —         —         —           FOIE         WKIE         DYIE         HRIE         MNIE         1SEIE         05SEIE           32KSTOP         —         —         —         —         —         —           —         RCS6         RCS5         SUB32K         RCS3         RCS2         RCS1           ICE         RCVD         MST         TRS         CKS3         CKS2         CKS1           BBSY         SCP         SDAO         SDAOP         SCLO         —         IICRST           MLS         WAIT         —         —         BCWP         BC2         BC1           TIE         TEIE         RIE         NAKIE         STIE         ACKE         ACKBR           TDRE         TEND         RDRF         NACKF         STOP         AL/OVE         AAS           SVA6         SVA5         SVA4         SVA3         SVA2         SVA1         SVA0           ICDRT7         ICDRT6         ICDRT5         ICDRT4         ICDRT3         ICDRT2         ICDRT1      <

MN10

MN02

MN03

MN01

MN00

**RMINDR** 

**IPRC** 

IPRD

**IPRE** 

IPRC7

IPRD7

IPRE7

IPRC6

IPRD6

IPRE6

IPRC5

IPRD5

IPRE5

BSY

MN12

MN11

IPRC4

IPRD4

IPRE4

IPRC3

IPRD3

IPRC2

IPRD2

IPRC1

IPRD1

Rev. 4.00 Aug 23, 2006 Pag

IPRC0

IPRD0

ECPWDR	ECPWDR15	ECPWDR14	ECPWDR13	ECPWDR12	ECPWDR11	ECPWDR10	ECPWDR9	ECPWDR8
	ECPWDR7	ECPWDR6	ECPWDR5	ECPWDR4	ECPWDR3	ECPWDR2	ECPWDR1	ECPWDR0
WEGR	WKEGS7	WKEGS6	WKEGS5	WKEGS4	WKEGS3	WKEGS2	WKEGS1	WKEGS0
SPCR	_	_	SPC32	SPC31	SCINV3	SCINV2	SCINV1	SCINV0
AEGSR	AHEGS1	AHEGS0	ALEGS1	ALEGS0	AIEGS1	AIEGS0	ECPWME	_
ECCR	ACKH1	ACKH0	ACKL1	ACKL0	PWCK2	PWCK1	PWCK0	_
ECCSR	OVH	OVL	_	CH2	CUEH	CUEL	CRCH	CRCL
ECH	ECH7	ECH6	ECH5	ECH4	ECH3	ECH2	ECH1	ECH0

ECL4

BRR4

TDR4

**FER** 

PM

RE

ECL3

STOP

BRR3

MPIE

TDR3

PER

ECL2

BRR2

TEIE

TDR2

**TEND** 

RDR2

SGS2

CKS2

CTRM2

BTRM2

MP

ECL1

CKS1

BRR1

CKE1

TDR1

**MPBR** 

RDR1

SGS1

CKS1

CTRM1

BTRM1

ECL0

CKS0

BRR0

CKE0

TDR0

**MPBT** 

RDR0

SGS0

CKS0

CTRM0

BTRM0

RDR3\_1 RDR7 RDR6 RDR5 RDR4 RDR3 **LPCR** DTS1 DTS0 CMX SGS3 **LCR PSW** ACT DISP CKS3 LCR2 **LCDAB HCKS** CHG **SUPS LTRMR** TRM3 TRM2 TRM1 TRM0 **BGRMR** BGRSTPN -**IrCR** IrE IrCKS2 IrCKS1 IrCKS0

ECL6

CHR

BRR6

TDR6

**RDRF** 

RIE

ECL5

BRR5

TDR5

**OER** 

PΕ

ΤE

ECL7

COM

BRR7

TDR7

**TDRE** 

TIE

**ECL** 

SMR3\_1

BRR3\_1

SCR<sub>3</sub> 1

TDR3\_1 SSR3\_1

RENESAS

TCWD	TCW7	TCW6	TCW5	TCW4	TCW3	TCW2	TCW1	TCW0
TCRF	TOLH	CKSH2	CKSH1	CKSH0	TOLL	CKSL2	CKSL1	CKSL0
TCSRF	OVFH	CMFH	OVIEH	CCLRH	OVFL	CMFL	OVIEL	CCLRL
TCFH	TCFH7	TCFH6	TCFH5	TCFH4	TCFH3	TCFH2	TCFH1	TCFH0
TCFL	TCFL7	TCFL6	TCFL5	TCFL4	TCFL3	TCFL2	TCFL1	TCFL0
OCRFH	OCRFH7	OCRFH6	OCRFH5	OCRFH4	OCRFH3	OCRFH2	OCRFH1	OCRFHO
OCRFL	OCRFL7	OCRFL6	OCRFL5	OCRFL4	OCRFL3	OCRFL2	OCRFL1	OCRFL0
ADRR	ADR9	ADR8	ADR7	ADR6	ADR5	ADR4	ADR3	ADR2
	ADR1	ADR0	_	_	_	_	_	
AMR	CKS	TRGE	_	_	CH3	CH2	CH1	CH0
ADSR	ADSF	_	_	_	_	_	_	_
PMR1	_	_	_	_	_	_	AEVL	AEVH
OSCCR	_	_	_	_	_	IRQAECF	OSCF	_
PMR3	_	_	_	_	_	_	_	TMOW
PMR4	_	_	_	_	_	TMOFH	TMOFL	TMIF

WKP4

ADTSTCHG —

WKP3

WKP2

IRQ4

IRQ3

B3WI

**IEOVF** 

TCSRWD2

PMR5

PMR9

**PMRB** 

WKP7

WKP6

WKP5

OVF

B5WI

 $WT/\overline{IT}$ 

Rev. 4.00 Aug 23, 2006 Pag

WKP1

PWM2

IRQ1

PWM1

IRQ0

CR37 PU CR57 PU CR67 PU PC R37 PC	CR16 PCR36 — CR56 PCR66 PCR36 — R36 — R56 PCR56 PCR56 PCR36 —	- UCR55 UCR65 CR15 - - CR55	PB4 PUCR14 PUCR54 PUCR64 PCR14	PUCR53 PUCR63 PCR13 —	PB2 PUCR12	PUCR51 PUCR61 PCR11 PCR31 PCR41
CR37 PU CR57 PU CR67 PU PC R37 PC R57 PC	CR36 — CR56 P CR66 P R16 P R36 — R56 P	- UCR55 UCR65 CR15 - - CR55	PUCR54 PUCR64 PCR14 —	PUCR53 PUCR63 PCR13 —	PUCR52 PUCR62 PCR12 PCR32 PCR42	PUCR51 PUCR61 PCR11 PCR31 PCR41
CR57 PU CR67 PU PC R37 PC	CR56 P CR66 P R16 P R36 — R56 P	UCR55 UCR65 CR15 - CR55	PUCR64 PCR14 —	PUCR63 PCR13 —	PUCR62 PCR12 PCR32 PCR42	PUCR61 PCR11 PCR31 PCR41
CR67 PU PC R37 PC — R57 PC	CR66 PI R16 Pi R36 — R56 Pi	UCR65 CR15 - - CR55	PUCR64 PCR14 —	PUCR63 PCR13 —	PUCR62 PCR12 PCR32 PCR42	PUCR61 PCR11 PCR31 PCR41
PC R37 PC — R57 PC	R16 P0	CR15 - - CR55	PCR14	PCR13 —	PCR12 PCR32 PCR42	PCR11 PCR31 PCR41
R37 PC — R57 PC	R36 — R56 P	- - CR55			PCR32 PCR42	PCR31 PCR41
— R57 PC	R56 P			— —	PCR42	PCR41
			PCR54	— DCD52		
			PCR54	DCDE2	DCDE2	
R67 PC	Dec D			PCR53	PCR52	PCR51
	KOO F	CR65	PCR64	PCR63	PCR62	PCR61
R77 PC	R76 P	CR75	PCR74	PCR73	PCR72	PCR71
R87 PC	R86 P	CR85	PCR84	PCR83	PCR82	PCR81
_	_	-	_	PCR93	PCR92	PCR91
_	_	-	_	PCRA3	PCRA2	PCRA1
BY ST	S2 S	TS1	STS0	LSON	TMA3	MA1
_		_	NESEL	DTON	MSON	SA1
			_			
	BY ST	BY STS2 S	BY STS2 STS1			



P42

P52

P62

P72

P82

P92

PA2

P41

P51

P61

P71

P81

P91

PA1

P40

P50

P60

P70

P80

P90

PA0

PB0

PUCR10 PUCR30

PUCR50

PUCR60

PCR10

PCR30

PCR40

PCR50

PCR60

PCR70

PCR80

PCR90

PCRA0

MA0

SA0

PDR4

PDR5

PDR6

PDR7

PDR8

PDR9 **PDRA**  P57

P67

P77

P87

P56

P66

P76

P86

P55

P65

P75

P85

P54

P64

P74

P84

P53

P63

P73

P83

P93

PA3

Notes: 1. AEC: Asynchronous event counter

- 2. WDT: Watchdog timer

bit is reserved.

3. LCD: LCD controller/driver 4. This bit is available only for the flash memory version. In the masked ROM ve



FLPWCR	Initialized	_	_	_	_	_	_
EBR1	Initialized	_	_	_	_	_	Initialized
FENR	Initialized	_	_	_	_	_	_
TSTR	Initialized	_	_	_	_	_	_
TSYR	Initialized	_	_	_	_	_	_
TCR_1	Initialized	_	_	_	_	_	_
TMDR_1	Initialized	_	_	_	_	_	_
TIOR_1	Initialized	_	_	_	_	_	_
TIER_1	Initialized	_	_	_	_	_	_
TSR_1_	Initialized	_	_	_	_	_	_
TCNT_1	Initialized	_	_	_	_	_	_
TGRA_1	Initialized	_	_	_	_	_	_
TGRB_1	Initialized		_	_	_	_	_
TCR_2	Initialized	_	_	_	_	_	_
TMDR_2	Initialized	_	_	_	_	_	_
TIOR_2	Initialized	_	_	_	_	_	_
TIER_2	Initialized	_	_	_	_	_	_
TSR_2	Initialized	_	_	_	_	_	_
TCNT_2	Initialized	_	_	_	_	_	_
TGRA_2	Initialized	_	_	_	_	_	_
TGRB_2	Initialized	_	_	_	_	_	_



								ge
RTCCSR	Initialized	_	_	_	_	_	_	R1
ICCR1	Initialized	_	_	_	_	_		IIC
ICCR2	Initialized	_	_	_	_	_		
ICMR	Initialized	_	_	_	_	_	_	
ICIER	Initialized	_	_	_	_	_	_	
ICSR	Initialized	_	_	_	_	_	_	
SAR	Initialized	_	_	_	_	_	_	
ICDRT	Initialized	_	_	_	_	_	_	
ICDRR	Initialized	_	_	_	_	_	_	
IPRA	Initialized	_	_	_	_	_	_	Int
IPRB	Initialized	_	_	_	_	_	_	
IPRC	Initialized	_	_	_	_	_	_	
IPRD	Initialized	_	_	_	_	_	_	
IPRE	Initialized	_	_	_	_	_	_	
ABRKCR2	Initialized	_	_	_	_	_	_	Ac
ABRKSR2	Initialized	_	_	_	_	_	_	
BAR2H	Initialized	_	_	_	_	_	_	
BAR2L	Initialized	_	_	_	_	_	_	
BDR2H	_	_	_	_	_	_	_	
BDR2L	_	_	_	_	_	_	_	
ECPWCR	Initialized	_	_		_	_	_	AE

ECPWDR

Initialized



SCR3_1	Initialized	_	_	Initialized	_		Initialized	
TDR3_1	Initialized	_	_	Initialized	_		Initialized	
SSR3_1	Initialized	_	_	Initialized	_		Initialized	
RDR3_1	Initialized	_	_	Initialized	_	_	Initialized	
LPCR	Initialized	_	_	_	_		_	LCD
LCR	Initialized	_	_	_	_		_	
LCR2	Initialized	_	_	_	_		_	
LTRMR	Initialized	_	_	_	_	_	_	
BGRMR	Initialized	_	_	_	_		_	_
IrCR	Initialized	_	_	Initialized	_	_	Initialized	IrDA
SMR3_2	Initialized	_	_	Initialized	_		Initialized	SCI
BRR3_2	Initialized	_	_	Initialized	_		Initialized	_
SCR3_2	Initialized	_	_	Initialized	_	_	Initialized	
TDR3_2	Initialized	_	_	Initialized	_		Initialized	_
SSR3_2	Initialized	_	_	Initialized	_		Initialized	_
RDR3_2	Initialized	_	_	Initialized	_	_	Initialized	_
TMWD	Initialized	_	_	_	_		_	WD.
TCSRWD1	Initialized	_	_	_	_	_	_	_

Initialized —

Initialized

Rev. 4.00 Aug 23, 2006 Page 484 of 594

Initialized

Initialized

TCSRWD2

TCWD

BRR3\_1

Initialized

RENESAS

ADSR	Initialized	_	_		_	_	_	
PMR1	Initialized	_	_	_		_	_	I/
PMR3	Initialized	_	_	_	_	_	_	
PMR4	Initialized	_	_	_	_	_	_	
PMR5	Initialized	_	_	_		_	_	
PMR9	Initialized	_	_	_	_	_	_	
PMRB	Initialized	_	_	_	_	_	_	
PWCR2	Initialized	_	_	_	_	_	_	1
PWDR2	Initialized	_	_	_	_	_		
PWCR1	Initialized	_	_	_	_	_	_	
PWDR1	Initialized	_	_	_	_	_	_	
PDR1	Initialized	_	_	_	_	_	_	I/
OSCCR	Initialized	_	_	_	_	_		C
								g
PDR3	Initialized	_	_	_	_	_	_	1/
PDR4	Initialized	_	_	_	_	_	_	
PDR5	Initialized	_	_	_	_	_	_	
PDR6	Initialized	_	_	_	_	_	_	
PDR7	Initialized	_	_	_	_	_	_	
PDR8	Initialized	_	_	_	_	_	_	
PDR9	Initialized	_	_	_	_	_	_	
PDRA	Initialized	_	_	_	_	_	_	

PDRB

Initialized



Rev. 4.00 Aug 23, 2006 Pag

PCR6	Initialized	_	_	_	_	_	_	
PCR7	Initialized	_	_	_	_	_	_	
PCR8	Initialized	_	_	_	_	_	_	
PCR9	Initialized	_	_	_	_	_	_	
PCRA	Initialized	_	_	_	_	_	_	
SYSCR1	Initialized	_	_	_	_	_	_	Sy
SYSCR2	Initialized	_	_	_	_	_	_	
IEGR	Initialized	_	_	_	_	_	_	Int
IENR1	Initialized	_	_	_	_	_	_	
IENR2	Initialized	_	_	_	_	_	_	
INTM	Initialized	_	_	_	_	_	_	
IRR1	Initialized	_	_	_	_	_	_	
IRR2	Initialized	_	_	_	_	_	_	
IWPR	Initialized	_	_	_	_	_	_	
CKSTPR1	Initialized	_	_	_	_	_	_	Sy
CKSTPR2	Initialized	_	_	_	_	_	_	
Notes: — is	s not initialize	-d						

- AEC: Asynchronous event counter
- WDT: Watchdog timer
- LCD: LCD controller/driver

Rev. 4.00 Aug 23, 2006 Page 486 of 594

REJ09B0093-0400



Input voltage	Other than port B	V <sub>in</sub>	-0.3 to V <sub>cc</sub> +0.3	V
	Port B	$AV_{in}$	-0.3 to AV <sub>cc</sub> +0.3	V
Operating temperature		$T_{opr}$	-20 to +75 (regular specifications)* <sup>2</sup>	°C
			-40 to +85 (wide-range specifications)* <sup>2</sup>	-
			+75 (products shipped as chips)*3	_
Storage tempera	ature	T <sub>stg</sub>	-55 to +125	°C
	• •		he chip if absolute maximum ratings the conditions specified in Electrical	

 $AV_{cc}$ 


-0.3 to +4.3

Exceeding these values can result in incorrect operation and reduced reliability 2. When the operating voltage (Vcc) for reading the flash memory is from 2.7 V the operating temperature (Ta) for programming/erasing ranges from -20 to -When the operating voltage (Vcc) for reading the flash memory is from 1.8 V the operating temperature (Ta) for programming/erasing ranges from -20 to -3. Power may be applied when the temperature is between -20 to +75°C.

Analog power supply voltage


REJ09

٧



- · Active (high-speed) mode
- Sleep (high-speed) mode
- · Refer to no.1 in the note.

[4-MHz version]



- Active (high-speed) modeSleep (high-speed) mode
  - · Refer to no.1 in the note.




· All operating mode

fW (kH;


- · Refer to no. 2 in the note.
- Notes: 1.The fosc values are those when a re
  - minimum value of fosc is 2 MHz.


    2. When a resonator is used, hold VC
    2.2 V to 3.6 V from power-on until the oscillation settling time has elapsed

is used: when an external clock is u




- · Active (medium-speed) mode
- Sleep (medium-speed) mode (except A/D converter)
- Refer to no.2 in the note.





- · Active (medium-speed) mode
- Sleep (medium-speed) mode (except A/D converter)
- · Refer to no.2 in the note.




- · Subactive mode
- Subsleep mode (except CPU)Watch mode (except CPU)
- Notes: 1. The value in parentheses is the minim
  - using a resonator, the minimum opera (φ ) is 2 MHz.

    2. The value in parentheses is the minim frequency when an external clock is in using a resonator, the minimum opera (φ ) is 31.25 kHz.

frequency when an external clock is in

- Refer to no.1 in the note.
  - to no.1 in the note. Refer to no.2 in the note.
  - [4-MHz version]



- · Active (high-speed) mode
- · Sleep (high-speed) mode
- · Refer to no.1 in the note.

· Active (medium-speed) mode

Sieep (medium-speed) mode

- Sleep (medium-speed) mode Refer to no.2 in the note.
- Notes: 1. The minimum operating frequency ( $\phi$ ) is 2 MHz when using a resonator; and 1 MHz when using an external clock.
  - 2. The minimum operating frequency (φ) is 31.25 kHz when using a resonator; and 15.625 kHz when using an external clock.



TMIF, ADTRG,				
SCK32, SCK31	,			
SCK4				
ĪRQ0, ĪRQ1, ĪF	RQ3	0.9V <sub>cc</sub>	_	AV <sub>cc</sub> + 0.3
RXD32, RXD31		0.8V <sub>cc</sub>	_	V <sub>cc</sub> + 0.3
OSC1		0.9V <sub>cc</sub>	_	V <sub>cc</sub> + 0.3
X1	V <sub>cc</sub> = 2.7 to 3.6 V	0.9V <sub>cc</sub>	_	V <sub>cc</sub> + 0.3
P10 to P16,		0.8V <sub>cc</sub>	_	V <sub>cc</sub> + 0.3
P30 to P32,				
P36, P37,				
P40 to P42,				
P50 to P57,				
P60 to P67,				
P70 to P77,				
P80 to P87,				
P90 to P93,				
PA0 to PA3,				
TCLKA, TCLKE	3,			
TCLKC, TIOCA	1,			
TIOCA2, TIOCE	31,			
TIOCB2, SCL,	SDA			
PB0 to PB7		0.8V <sub>cc</sub>	_	AV <sub>cc</sub> + 0.3

to WKP7, IRQ4, AEVL, AEVH,

IRQAEC

voltage



 $\rm 0.9 V_{cc}$ 

 $V_{cc}$  + 0.3

	OSC1		-0.3	_	0.1V <sub>cc</sub>	
	X1	$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$	-0.3	_	0.1V <sub>cc</sub>	<del></del>
	P10 to P16,		-0.3	_	0.2V <sub>cc</sub>	
	P30 to P32,					
	P36, P37,					
	P40 to P42,					
	P50 to P57,					
	P60 to P67,					
	P70 to P77,					
	P80 to P87,					
	P90 to P93,					
	PA0 to PA3,					
	TCLKA, TCLKB,					
	TCLKC, TIOCA1,					
	TIOCB1, TIOCA2,					
	TIOCB2, SCL,					
	SDA,					
	PB0 to PB7					
Output high V <sub>OH</sub> voltage	P10, P16, P30 to P32,	$-I_{OH} = 1.0 \text{ mA}$ $V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	V <sub>cc</sub> - 1.0	_	_	V
	P36, P37 P40 to P42,	-I <sub>OH</sub> = 0.1 mA	V <sub>cc</sub> - 0.3	_	_	
	P50 to P57,					
	P60 to P67,					
	P70 to P77,					
	P80 to P87,					
	PA0 to PA3					
	P90 to P93	$I_{OH} = 1.0 \text{ mA}$ $V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	V <sub>cc</sub> – 1.0	_	_	
		I <sub>OH</sub> = 0.1 mA	V <sub>cc</sub> - 0.3	_	_	

Rev. 4.00 Aug 23, 2006 Page 492 of 594 REJ09B0093-0400



		$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$				
		$I_{oL} = 10 \text{ mA},$ $V_{cc} = 2.2 \text{ to } 3.6 \text{ V}$	_	_	0.5	
		$I_{oL} = 8 \text{ mA}$ $V_{cc} = 1.8 \text{ to } 3.6 \text{ V}$	_	_	0.5	
	SCL, SDA	$V_{cc} = 2.0 \text{ to } 3.6 \text{ V}$ $I_{oL} = 3.0 \text{ mA}$	_	_	0.4	
		$V_{cc} = 1.8 \text{ to } 2.0 \text{ V}$ $I_{oL} = 3.0 \text{ mA}$	_	_	0.2V <sub>cc</sub>	
Input/output   I <sub>IL</sub>   leakage current	NMI*3, OSC1, X1, P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, IRQAEC, PA0 to PA3, P90 to P93	$V_{IN} = 0.5 \text{ V to}$ $V_{CC} - 0.5 \text{ V}$	_	_	1.0	μΑ
	PB0 to PB7	$V_{IN} = 0.5 \text{ V to}$ $AV_{CC} - 0.5 \text{ V}$	_	_	1.0	
Pull-up MOS —I <sub>p</sub> current	P10 to P16, P30, P36, P37, P50 to P57, P60 to P67	$V_{\rm CC} = 3.0 \text{ V},$ $V_{\rm IN} = 0 \text{ V}$	30	_	180	μА

			Active (high-speed) mode, $V_{cc} = 3.0 \text{ V},$ $f_{osc} = 10 \text{ MHz}$	_	6.6
	I <sub>OPE2</sub>	V <sub>cc</sub>	Active (medium- speed) mode, $V_{cc} = 1.8 \text{ V},$ $f_{osc} = 2 \text{ MHz},$ $\phi_{osc}/64$	_	0.4
			Active (medium- speed) mode, $V_{\rm cc} = 3.0 \text{ V},$ $f_{\rm osc} = 4 \text{ MHz},$ $\phi_{\rm osc}/64$	_	0.7
			Active (medium- speed) mode, $V_{\rm cc} = 3.0 \text{ V},$ $f_{\rm osc} = 10 \text{ MHz},$ $\phi_{\rm osc}/64$	_	1.1
Sleep mode current consumption	I <sub>SLEEP</sub>	V <sub>cc</sub>	$V_{cc}$ = 1.8 V, $f_{osc}$ = 2 MHz	_	0.7
			$V_{cc}$ = 3.0 V, $f_{osc}$ = 4 MHz	_	1.7
			V <sub>cc</sub> = 3.0 V, f <sub>osc</sub> = 10 MHz	_	3.5

 $V_{cc} = 3.0 \text{ V},$  $f_{\rm osc} = 4 \text{ MHz}$ 

10

1.8

5.0

mΑ

mΑ

Rev. 4.00 Aug 23, 2006 Page 494 of 594 RENESAS

REJ09B0093-0400

			$(\phi_{SUB} = \phi_{w}/2)$				
Watch mode current consumption	I <sub>watch</sub>	V <sub>cc</sub>	$V_{cc} = 1.8 \text{ V},$ $Ta = 25^{\circ}\text{C},$ $32\text{-kHz crystal}$ resonator, $LCD \text{ not used}$	_	0.4	_	μΑ
			V <sub>cc</sub> = 2.7 V, 32-kHz crystal resonator, LCD not used	_	2.0	6.0	
Standby mode current consumption	I <sub>STBY</sub>	V <sub>cc</sub>	V <sub>cc</sub> = 1.8 V, Ta = 25°C, 32-kHz crystal resonator not used	_	0.4	_	μА
			V <sub>cc</sub> = 3.0 V, Ta = 25°C, 32-kHz crystal resonator not used	_	0.6	_	
			32-kHz crystal resonator not used	_	1.0	5.0	
			V <sub>cc</sub> = 3.0 V, 32KSTOP = 1	_	0.3	_	
RAM data retaining voltage	V <sub>RAM</sub>	V <sub>cc</sub>		1.5	_	_	V
Allowable output low	I <sub>OL</sub>	Output pins except port 9		_	_	0.5	mA

LCD on, 32-KHZ

crystal resonator

mode current

consumption

current

(per pin)



Rev. 4.00 Aug 23, 2006 Pag

15.0

REJ09

RENESAS

P90 to P93

Notes: 1. Pin states during current measurement.

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator P	
Active (high-speed)	V <sub>cc</sub>	Only CPU operates	V <sub>cc</sub>	Halted	System clock	
mode (I <sub>OPE1</sub> )	_	On-chip WDT oscillator is off			crystal reson	
Active (medium-speed) mode $(I_{\scriptsize OPE2})$					Subclock ose Pin X1 = GN	
Sleep mode	V <sub>cc</sub>	Only on-chip timers operate	V <sub>cc</sub>	Halted	_	
		On-chip WDT oscillator is off				
Subactive mode	V <sub>cc</sub>	Only CPU operates	V <sub>cc</sub>	Halted	System clock	
		On-chip WDT oscillator is off			crystal reson	
Subsleep mode	V <sub>cc</sub>	Only on-chip timers operate, CPU stops	V <sub>cc</sub>	Halted	Subclock ose crystal reson	
		On-chip WDT oscillator is off				
Watch mode	V <sub>cc</sub>	Only time base operates, CPU stops	V <sub>cc</sub>	Halted	_	
		On-chip WDT oscillator is off				
Standby mode	V <sub>cc</sub>	CPU and timers both stop	V <sub>cc</sub>	Halted	System clock	
		On-chip WDT oscillator is off			crystal reson	
					Subclock os	

- 2. Excludes current in pull-up MOS transistors and output buffers.
  - 3. Used for the determination of user mode or boot mode when the reset is relea
  - 4. Except for the package for the TLP-85V.
  - 5. Only for 4-MHz version.



Pin X1 = GN (32KSTOP =

			00
OSC clock $(\phi_{osc})$ cycle time	t <sub>osc</sub>	OSC1, OSC2	$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$
			V <sub>cc</sub> = 1.8 to 3.6 V
System clock (φ) cycle time	t <sub>cyc</sub>		
Subclock oscillation frequency	f <sub>w</sub>	X1, X2	
Watch clock $(\phi_w)$ cycle time	t <sub>w</sub>	X1, X2	
Subclock $(\phi_{\text{SUB}})$ cycle time	t <sub>subcyc</sub>		
Instruction cycle time			
Oscillation stabilization time	t <sub>rc</sub>	OSC1, OSC2	Crystal resonator $(V_{cc} = 2.7 \text{ to } 3.6 \text{ V})$
			Crystal resonator $(V_{cc} = 2.2 \text{ to } 3.6 \text{ V})$
			Ceramic resonator (V <sub>cc</sub> = 2.2 to 3.6 V)
			Ceramic resonator (other than above)
			Other than above
		×1, ×2	$V_{cc} = 2.2 \text{ to } 3.6 \text{ V}$
			Other than above

OSC1, OSC2

 $\mathbf{f}_{\mathrm{osc}}$ 

System clock

oscillation frequency

 $V_{cc}$  = 2.7 to 3.6 V

 $V_{cc} = 1.8 \text{ to } 3.6 \text{ V}$ 

2.0

2.0

100

238

2

2



2.0

4

50

Rev. 4.00 Aug 23, 2006 Pag

45

2.0

10.0

4.2

500

500 (1000)

64

64

8

32.768

or 38.4

26.0

8.0

1.2

20

80

30.5 or —

(1000)

 $\mathsf{MHz}$ 

ns

 $t_{osc}$ 

μs

kHz

μs

 $t_{\rm w}$ 

 $\mathbf{t}_{_{\mathrm{cyc}}}$ 

3

ms

μs

ms

s

		X1		_	15.26 or 13.02	_	μs	-
External clock F time	t <sub>CPr</sub>	OSC1	$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$			10	ns	F
			$V_{cc} = 1.8 \text{ to } 3.6 \text{ V}$		_	24		
		X1		_	_	55.0		
External clock fall time	t <sub>CPf</sub>	OSC1	V <sub>cc</sub> = 2.7 to 3.6 V	_	_	10	ns	F
			V <sub>cc</sub> = 1.8 to 3.6 V	_	_	24		
		X1		_	_	55.0		
RES pin low width	t <sub>REL</sub>	RES		10	_	_	t <sub>cyc</sub>	F 2
Input pin high width	t <sub>iH</sub>	IRQ0, IRQ1, NMI, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIF, ADTRG		2	-	_	t <sub>cyc</sub> t <sub>subcyc</sub>	F
		AEVL, AEVH	V <sub>cc</sub> = 2.7 to 3.6 V	50	_	_	ns	_
			V <sub>cc</sub> = 1.8 to 3.6 V	110	_	_		
	t <sub>TCKWH</sub>	TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2	Single edge specified	1.5	_	_	t <sub>cyc</sub>	F
			Both edges specified	2.5	_	_		

V<sub>CC</sub> = 1.0 to 3.0 V 93

Rev. 4.00 Aug 23, 2006 Page 498 of 594 RENESAS

REJ09B0093-0400

TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2	specified				
	Both edges specified	2.5	-	_	_

- Notes: 1. Selected with the SA1 and SA0 bits in the system control register 2 (SYSCR2
  - 2. The value in parentheses is  $t_{\rm osc}$  (max.) when an external clock is used.
  - 3. For details on the power-on reset characteristics, refer to table 24.8 and figur

## **Table 24.4** Serial Interface Timing

 $V_{cc} = 1.8 \text{ V}$  to 3.6 V,  $AV_{cc} = 1.8 \text{ V}$  to 3.6 V,  $V_{ss} = AV_{ss} = 0.0 \text{ V}$ , unless otherwise special

					Value	s	
Item		Symbol	Test Condition	Min.	Тур.	Max.	Unit
Input clock cycle	Asynchronous	t <sub>scyc</sub>		4	_	_	t <sub>cyc</sub> or
	Clocked synchronous	_		6	_	_	t <sub>subcyc</sub>
Input clock pulse width		t <sub>sckw</sub>	0.4	0.4	_	0.6	t <sub>scyc</sub>
Transmit data delay time (clocked synchronous)		t <sub>TXD</sub>	_	_	_	1	t <sub>cyc</sub> or t <sub>subcyc</sub>
Receive data setup time (clocked synchronous)		t <sub>RXS</sub>		238	_	_	ns
			$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$	100	_		
Receive data hold time (clocked synchronous)		t <sub>RXH</sub>		238	_	_	ns
			$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$	100			



SCL and SDA input spike pulse removal time	t <sub>sp</sub>	_	_	1t <sub>cyc</sub>	ns
SDA input bus-free time	t <sub>BUF</sub>	5t <sub>cyc</sub>	_	_	ns
Start condition input hold time	t <sub>stah</sub>	3t <sub>cyc</sub>	_	_	ns
Retransmission start condition input setup time	t <sub>stas</sub>	3t <sub>cyc</sub>	_	_	ns
Setup time for stop condition input	t <sub>stos</sub>	3t <sub>cyc</sub>	_	_	ns
Data-input setup time	t <sub>sdas</sub>	1t <sub>cyc</sub> + 20	_	_	ns
Data-input hold time	t <sub>sdah</sub>	0	_	_	ns
Capacitive load of SCL and SDA	Cb	0	_	400	pF
SCL and SDA output fall time	t <sub>sr</sub>	_	_	300	ns

## 24.2.4 A/D Converter Characteristics

Table 24.6 lists the A/D converter characteristics.

Rev. 4.00 Aug 23, 2006 Page 500 of 594 REJ09B0093-0400

RENESAS

	$AI_{\mathtt{STOP2}}$	$AV_{cc}$			_	5	μΑ
Analog input capacitance	$C_{\scriptscriptstyleAIN}$	AN0 to AN7		_	_	15.0	pF
Allowable signal source impedance	R <sub>AIN</sub>			_	_	10.0	kΩ
Resolution (data length)				-	_	10	bits
Nonlinearity error			$AV_{cc} = 2.7 \text{ V to } 3.6 \text{ V}$ $V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}$	_	_	±3.5	LSB
			$AV_{cc} = 2.0 \text{ V to } 3.6 \text{ V}$ $V_{cc} = 2.0 \text{ V to } 3.6 \text{ V}$	_	_	±5.5	_
			Other than above	_	_	±7.5	
Quantization error				_	_	±0.5	LSB
Absolute accuracy			$AV_{cc} = 2.7 \text{ V to } 3.6 \text{ V}$ $V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}$	_	_	±4.0	LSB
			$AV_{cc} = 2.0 \text{ V to } 3.6 \text{ V}$ $V_{cc} = 2.0 \text{ V to } 3.6 \text{ V}$	_	_	±6.0	
			Other than above	_	_	±8.0	_
Conversion time			$AV_{cc} = 2.7 \text{ V to } 3.6 \text{ V}$ $V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}$	6.2	_	124	μs
			$AV_{cc} = 2.0 \text{ V to } 3.6 \text{ V}$ $V_{cc} = 2.0 \text{ V to } 3.6 \text{ V}$	14.7	_	124	
			Other than above	31	_	124	_

Notes: 1. Set  $AV_{cc} = V_{cc}$  when the A/D converter is not used.

- 2. Al<sub>STOP1</sub> is the current in active and sleep modes while the A/D converter is idle
- AI<sub>STOP2</sub> is the current at a reset and in standby, watch, subactive, and subsleep while the A/D converter is idle.
- 4. Conversion time = 31  $\mu$ s



Rev. 4.00 Aug 23, 2006 Pag

Common driver drop voltage	$V_{DC}$	COM1 to COM4	$I_D = 2 \mu A$ V1 = 2.7 V to 3.6 V	-
LCD power supply split-resistance	R <sub>LCD</sub>		Between V1 and $\mathrm{V}_{\mathrm{ss}}$	1.5
LCD display voltage	$V_{\scriptscriptstyle LCD}$	V1		2.2
V3 power supply voltage	$V_{\tiny LCD3}$	V3	Between V3 and $\mathrm{V}_{\mathrm{ss}}$	0.9
V2 power supply voltage	$V_{\tiny LCD2}$	V2	Between V2 and $\mathrm{V}_{\mathrm{ss}}$	-
V1 power supply voltage	V <sub>LCD1</sub>	V1	Between V1 and $V_{\rm ss}$	_

Vcc

circuit current 125 kHz consumption Notes: 1. The voltage drop from power supply pins V1, V2, V3, and V<sub>ss</sub> to each segment common pin.

5. Includes the current consumption of the band-gap reference circuit (BGR) (ope

Vcc = 3.0 V

Booster clock:

0.3

7.0

3.6

1.1

 $M\Omega$ 

٧

٧

٧

μΑ

3.0

1.0

2.0

20

 $(V_{LCD3} \times 2)$ 3.0

 $(V_{LCD3} \times 3)$ 

- 2. When the LCD display voltage is supplied from an external power source, ens the following relationship is maintained:  $V1 \ge V2 \ge V3 \ge V_{ss}$ . 3. The value when the LCD power supply split-resistor is separated and 3-V cons
- voltage power supply circuit is driven. 4. For details on the register (BGRMR) setting range when the voltage of the V3

3-V constant voltage

LCD power supply

to 1.0 V, refer to section 19.3.5, BGR Control Register (BGRMR).

Rev. 4.00 Aug 23, 2006 Page 502 of 594

Power supply rise time t_vtr				The Vcc rise time should be shorter than half the $\overline{\text{RES}}$ rise time.			
Reset count time	t_out		0.8	_	8.0	μs	
Count start time	t_cr		, ,	able by the va	lue of the exte	rnal capacitor	
On-chip pull-up resistance	Rp	Vcc = 3.0 V	60	100	_	kΩ	

Mın.

0.7Vcc

Typ.

0.8Vcc

Max.

0.9Vcc

Unit

٧

# 24.2.7 Watchdog Timer Characteristics

Symbol

V\_rst

lest Condition

### **Table 24.9 Watchdog Timer Characteristics**

Symbol

 $\mathbf{t}_{_{\mathrm{ovf}}}$ 

 $V_{cc} = 1.8 \text{ V to } 3.6 \text{ V}, \text{ AV}_{cc} = 1.8 \text{ V to } 3.6 \text{ V}, \text{ V}_{ss} = \text{AV}_{ss} = 0.0 \text{ V},$ 

$v_{cc} - 1.6 \text{ v to } 3.0 \text{ v}, Av_{cc} - 1.8 \text{ v to } 3.0 \text{ v}, v_{ss} - Av_{ss} - 0.0 \text{ v},$
Ta = -20 to $+75$ °C (regular specifications), $Ta = -40$ to $+85$ °C (wide-range specifications)
unless otherwise specified.

Item

Item

On-chip oscillator

overflow time

Reset voltage

**Applicable** 

Pins



**Test Condition** 

Min.

0.2

Rev. 4.00 Aug 23, 2006 Pag

**Values** 

Тур.

0.4

Max.

Unit

REJ09

s

wide range specifications, products simpped as empsy

#### Condition B:

 $AV_{cc} = 1.8 \text{ V}$  to 3.6 V,  $DV_{cc} = 2.2 \text{ V}$  to 3.6 V,  $V_{ss} = AV_{ss} = 0.0 \text{ V}$ ,  $V_{cc} = 1.8 \text{ V}$  to 3.6 V (voltage range in reading),  $V_{cc} = 3.0 \text{ V}$  to 3.6 V (operating voltage range in programming/Ta = -20 to +50°C (operating temperature range in programming/erasing: regular specific wide-range specifications)

			Test		Values	
Item		Symbol	Condition	Min.	Тур.	Max.
Programming tir	me (per 128 bytes)*1*2*4	t <sub>P</sub>		_	7	200
Erase time (per	block)*1*3*6	t <sub>e</sub>		_	100	1200
Maximum numb	er of reprogrammings	N <sub>wec</sub>		1000*8*11 10000*9		_
				100*8*12	10000*9	_
Data retention ti	me	t <sub>DRP</sub>		10*10	_	_
Programming	Wait time after SWE bit setting*1	Х		1	_	_
	Wait time after PSU bit setting*1	у		Min.     Ty       —     7       —     10 $1000^{*6}*^{11}$ 10 $100^{*6}*^{12}$ 10 $10^{*10}$ —       1     —       50     —       28     30       198     20	_	_
	Wait time after P bit setting*1*4	z1	1 ≤ n ≤ 6	28	30	32
		z2	7 ≤ n ≤ 1000	198	200	202
		z3	Additional- programming	8	10	12
	Wait time after P bit clear*1	α		5	_	_
	Wait time after PSU bit clear*1	β		5	_	_
	Wait time after PV bit setting*1	γ		4	_	_
	Wait time after dummy write*1	ε		2	_	_
	Wait time after PV bit clear*1	η		2	_	_
	Wait time after SWE bit clear*1	θ		100	_	_
	Maximum programming count*1*4*5	N		_	_	1000



2.	The programming time for 128 bytes. (Indicates the total time for which the F flash memory control register 1 (FLMCR1) is set. The program-verify time is included.)
3.	The time required to erase one block. (Indicates the total time for which the flash memory control register 1 (FLMCR1) is set. The erase-verify time is no included.)

Ν

Make the time settings in accordance with the program/erase algorithms.

Maximum erase count\*1\*6\*7

Notes: 1.

Programming time maximum value (t<sub>p</sub> (max.)) = wait time after P bit setting ( maximum number of programmings (N) Set the maximum number of programmings (N) according to the actual set v 5. z1, z2, and z3, so that it does not exceed the programming time maximum v (max.)). The wait time after P bit setting (z1, z2) should be changed as follow

according to the value of the number of programmings (n). Number of programmings (n)  $1 \le n \le 6$  $z1 = 30 \mu s$ 

 $7 \le n \le 1000$   $z2 = 200 \mu s$ 

Erase time maximum value ( $t_{\epsilon}$  (max.)) = wait time after E bit setting (z) × ma number of erases (N)

- Set the maximum number of erases (N) according to the actual set value of it does not exceed the erase time maximum value (t<sub>c</sub> (max.)).
  - The minimum number of times in which all characteristics are guaranteed fo reprogramming. (The guarantee covers the range from 1 to the minimum va Reference value at 25°C. (Guideline showing number of reprogrammings over
- functioning will be retained under normal circumstances.) 10. Data retention characteristics within the range indicated in the specifications
- the minimum value for reprogrammings.
- 11. Applies to an operating voltage range when reading data of 2.7 to 3.6 V.
  - 12. Applies to an operating voltage range when reading data of 1.8 to 3.6 V.
    - RENESAS



Rev. 4.00 Aug 23, 2006 Pag

120


Port B	$AV_{in}$	-0.3 to AV <sub>cc</sub> +0.3	V
Operating temperature	T <sub>opr</sub>	-20 to +75 (regular specifications)	°C
		-40 to +85 (wide-range specification	ons)
		+75 (products shipped a chips)*2	as
Storage temperature	$T_{stg}$	-55 to +125	°C
Notes: 1. Permanent damage may oc	cur to the chip	if absolute maximum ra	atings are ex

Normal operation should be under the conditions specified in Electrical Charac Exceeding these values can result in incorrect operation and reduced reliability

2. Power may be applied when the temperature is between -20 and +75°C.

Rev. 4.00 Aug 23, 2006 Page 506 of 594 REJ09B0093-0400





- · Active (high-speed) mode
- · Sleep (high-speed) mode
  - Refer to no.1 in the note.

- 1.8 2.7 3.6 Vcc (V)
- · All operating mode

. M


· Refer to no.2 in the note.

Notes: 1.The fosc values are those when a


minimum value of fosc is 1 MHz.

2. When a resonator is used, hold V 2.2 V to 3.6 V from power-on until oscillation settling time has elapse

is used; when an external clock is



- · Active (medium-speed) mode
- Sleep (medium-speed) mode (except A/D converter)
- · Refer to no.2 in the note.



- · Subactive mode
- · Subsleep mode (except CPU)
- · Watch mode (except CPU)
- Notes: 1. The value in parentheses is the minimur frequency when an external clock is inpu using a resonator, the minimum operatir (φ) is 2 MHz.
  - The value in parentheses is the minimur frequency when an external clock is inpu using a resonator, the minimum operatir (φ) is 31.25 kHz.

Notes: 1. The minimum operating frequency ( $\phi$ ) is 2 MHz when using a resonator; and 1 MHz when using an external clock.

2. The minimum operating frequency (φ) is 31.25 kHz when using a resonator; and 15.625 kHz when using an external clock.



AEVL, AEVH, TMIF, ADTRG, SCK32, SCK31				
ĪRQ0, ĪRQ1, ĪRQ3		0.9V <sub>cc</sub>	_	AV <sub>cc</sub> + 0.3
RXD32, RXD31		0.8V <sub>cc</sub>	_	V <sub>cc</sub> + 0.3
OSC1		0.9V <sub>cc</sub>	_	V <sub>cc</sub> + 0.3
X1	$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$	0.9V <sub>cc</sub>	_	V <sub>cc</sub> + 0.3
P10 to P16,		0.8V <sub>cc</sub>	_	V <sub>cc</sub> + 0.3
P30 to P32,				
P36, P37,				
P40 to P42,				
P50 to P57,				
P60 to P67,				
P70 to P77,				
P80 to P87,				
P90 to P93,				
PA0 to PA3,				
TCLKA, TCLKB,				
TCLKC, TIOCA1,				
TIOCA2, TIOCB1,				
TIOCB2, SCL, SDA				
PB0 to PB7		0.8V <sub>cc</sub>	_	AV <sub>cc</sub> + 0.3
IRQAEC		0.9V <sub>cc</sub>	_	V <sub>cc</sub> + 0.3

Rev. 4.00 Aug 23, 2006 Page 510 of 594 REJ09B0093-0400

voltage

WKP7, IRQ4,



on cc		X1	$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$	-0.3	_	0.1V <sub>cc</sub>	
Р36, Р37, Р40 to Р42, Р50 to Р57, Р60 to Р67, Р70 to Р77, Р80 to Р87, Р90 to Р93, РАО to РАЗ, ТСLКА, ТСLКВ, ТСLКС, ТІОСА1, ТІОСВ2, SCL, SDA, РВО to РВ7  Р30 to РВ7  Р30 to Р32, Р36, Р37, Р40 to Р42, Р50 to Р67, Р70 to Р77, Р80 to Р87, РАО to Р83  Р90 to Р93  -I <sub>OH</sub> = 1.0 mA  V <sub>CC</sub> - 1.0 — — V		P10 to P16,		-0.3	_	0.2V <sub>cc</sub>	
P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P93, PA0 to PA3, TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2, SCL, SDA, PB0 to PB7  Output high VoH voltage  P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87  P40 to P83  P90 to P93  -I <sub>oH</sub> = 1.0 mA V <sub>cc</sub> - 1.0 — — V		P30 to P32,					
P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P93, PA0 to PA3, TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2, SCL, SDA, PB0 to PB7  P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87 PA0 to P83  P90 to P93  -I <sub>oH</sub> = 1.0 mA V <sub>cc</sub> - 1.0 — — V		P36, P37,					
P60 to P67, P70 to P77, P80 to P87, P90 to P93, PA0 to PA3, TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2, SCL, SDA, P80 to P87  P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P83  P90 to P93  -I <sub>OH</sub> = 1.0 mA V <sub>cc</sub> - 1.0 —  V V <sub>cc</sub> - 1.0 —  V V <sub>cc</sub> - 1.0 —  V V <sub>cc</sub> - 1.0 —  P10 to P16, V <sub>cc</sub> - 1.0 mA		P40 to P42,					
P70 to P77, P80 to P87, P90 to P93, PA0 to PA3, TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2, SCL, SDA, PB0 to PB7  Output high V <sub>OH</sub> P10 to P16, Voltage P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3  P90 to P93  P90 to P93  P10 to P77 P80 to P87, PA0 to PA3 P90 to P93  P10 to P77 P80 to P87 P80 to P83 P90 to P93  P90 to P93  P10 to P77 P80 to P87 P80 to P83 P90 to P93  P90 to P90  P90 to P9		P50 to P57,					
P80 to P87, P90 to P93, PA0 to PA3, TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2, SCL, SDA, PB0 to PB7  Output high V <sub>OH</sub> P10 to P16, Voltage P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3  P90 to P93  P90 to P93  P10 to P30, P30, P30, P30, P30, P30, P30, P30,							
P90 to P93, PA0 to PA3, TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2, SCL, SDA, PB0 to PB7  Output high V <sub>OH</sub> P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3  P90 to P93  P90 to P93  P10 to P3, P40 to P42, P50 to P57,		P70 to P77,					
PA0 to PA3, TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2, SCL, SDA, PB0 to PB7  Output high V <sub>OH</sub> Voltage  P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3  P90 to P93  -I <sub>OH</sub> = 1.0 mA V <sub>CC</sub> - 1.0 — —  V		P80 to P87,					
TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2, SCL, SDA, PB0 to PB7  Output high V <sub>OH</sub> Voltage  P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3  P90 to P93  -I <sub>OH</sub> = 1.0 mA V <sub>CC</sub> - 1.0 — —  V		P90 to P93,					
TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2, SCL, SDA, PB0 to PB7  Output high V <sub>OH</sub> Voltage  P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3  P90 to P93  -I <sub>OH</sub> = 1.0 mA V <sub>CC</sub> - 1.0 — —  V							
TIOCB1, TIOCA2, TIOCB2, SCL, SDA, PB0 to PB7  Output high V <sub>OH</sub> P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P83 P90 to P93 -I <sub>OH</sub> = 1.0 mA V <sub>CC</sub> - 1.0							
TIOCB2, SCL, SDA, PB0 to PB7  Output high V <sub>OH</sub> P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3  P90 to P93 $-I_{OH} = 1.0 \text{ mA}$ $V_{cc} - 1.0$							
SDA, PB0 to PB7  Output high V <sub>OH</sub> P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P67, P70 to P77, P80 to P87, PA0 to PA3 $\begin{array}{c ccccccccccccccccccccccccccccccccccc$							
PB0 to PB7  Output high $V_{OH}$ P10 to P16, $-I_{OH} = 1.0 \text{ mA}$ $V_{cc} - 1.0  -  -      $							
Output high $V_{OH}$ P10 to P16, $-I_{OH} = 1.0 \text{ mA}$ $V_{CC} - 1.0  -  -      $							
voltage P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3 $\begin{array}{c} P_{00} = 2.7 \text{ to } 3.6 \text{ V} \\ \hline P_{00} = 2.7 \text{ to } 3.6 \text{ V} \\ \hline P_{00} = 0.1 \text{ mA} $		PB0 to PB7					
P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3  P90 to P93  -I <sub>oH</sub> = 0.1 mA  V <sub>cc</sub> - 0.3 —	Output high $V_{\text{OH}}$ voltage		011	V <sub>cc</sub> – 1.0	) —	_	V
P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, PA0 to PA3  P90 to P93  -I <sub>oH</sub> = 1.0 mA  V <sub>cc</sub> - 1.0 —			-l <sub>ou</sub> = 0.1 mA	V <sub>cc</sub> - 0.3	3 —	_	
P60 to P67, P70 to P77, P80 to P87, PA0 to PA3 $P90 \text{ to P93} \qquad -I_{\text{oH}} = 1.0 \text{ mA} \qquad V_{\text{cc}} - 1.0  \qquad$		,	OH	CC			
P70 to P77, P80 to P87, PA0 to PA3 P90 to P93 $-I_{oH} = 1.0 \text{ mA}$ $V_{cc} - 1.0$							
P80 to P87, PA0 to PA3   P90 to P93 $-I_{oH} = 1.0 \text{ mA}$ $V_{cc} - 1.0$							
PA0 to PA3  P90 to P93 $-I_{oH} = 1.0 \text{ mA}$ $V_{cc} - 1.0$							
P90 to P93 $-I_{oH} = 1.0 \text{ mA}$ $V_{cc} - 1.0$							
		PA0 to PA3					
$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$		P90 to P93		$V_{cc} - 1.0$	) —	_	
			$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$				

 $-I_{OH} = 0.1 \text{ mA}$ 

REJ09

V<sub>cc</sub> - 0.3 —

			V <sub>cc</sub> = 2.7 to 3.6 V				
			$I_{oL} = 10 \text{ mA}$ $V_{cc} = 2.2 \text{ to } 3.6 \text{ V}$	_	_	0.5	-
			$I_{OL} = 8.0 \text{ mA}$ $V_{CC} = 1.8 \text{ to } 3.6 \text{ V}$	_		0.5	
		SCL, SDA	$V_{cc} = 2.0 \text{ to } 3.6 \text{ V}$ $I_{oL} = 3.0 \text{ mA}$	_		0.4	V
			$V_{cc}$ = 1.8 to 2.0 V $I_{oL}$ = 3.0 mA	_	_	0.2V <sub>cc</sub>	
Input/output leakage current	I <sub>IL</sub>	NMI, OSC1, X1, P10 to P16, P30 to P32, P36, P37, P40 to P42, P50 to P57, P60 to P67, P70 to P77, P80 to P87, IRQAEC, PA0 to PA3, P90 to P93	$V_{\rm IN} = 0.5 \ V$ to $V_{\rm cc} - 0.5 \ V$	_		1.0	μΑ
		PB0 to PB7	$V_{IN} = 0.5 \text{ V to}$ $AV_{CC} - 0.5 \text{ V}$	_	_	1.0	
Pull-up MOS current	- <b>I</b> <sub>p</sub>	P10 to P16, P30, P36, P37, P50 to P57, P60 to P67	$V_{cc} = 3 V,$ $V_{iN} = 0 V$	30		180	μΑ
Input capacitance*3	C <sub>IN</sub>	All input pins except power supply pin	f = 1  MHz, $V_{IN} = 0 \text{ V},$ $Ta = 25^{\circ}\text{C}$	_	_	15.0	pF

Rev. 4.00 Aug 23, 2006 Page 512 of 594

REJ09B0093-0400

RENESAS

	I <sub>OPE2</sub>	V <sub>cc</sub>	Active (medium-speed) mode, $V_{\rm CC} = 1.8 \ V,$ $f_{\rm osc} = 2 \ MHz,$ $\phi_{\rm osc}/64$	_	0.2	_	mA
			Active (medium-speed) mode, $V_{\text{CC}} = 3.0 \text{ V}, \\ f_{\text{OSC}} = 4 \text{ MHz}, \\ \phi_{\text{osc}}/64$	_	0.4	_	
			Active (medium-speed) mode, $V_{cc} = 3.0 \text{ V}$ , $f_{osc} = 10 \text{ MHz}$ , $\phi_{osc}/64$	_	0.8	1.8	
Sleep mode current consumption	I <sub>SLEEP</sub>	V <sub>cc</sub>	V <sub>cc</sub> = 1.8 V, f <sub>osc</sub> = 2 MHz	_	0.3	_	mA
			$V_{cc}$ = 3.0 V, $f_{osc}$ = 4 MHz	_	1.2	_	_
			$V_{cc}$ = 3.0 V, $f_{osc}$ = 10 MHz	_	3.0	5.0	

 $V_{cc} = 3.0 \text{ V},$   $f_{osc} = 10 \text{ MHz}$ 

Subsleep mode current consumption	I <sub>SUBSP</sub>	V <sub>cc</sub>	$V_{\rm CC} = 2.7 \text{ V},$ LCD on, 32-kHz crystal resonator $(\phi_{\rm SUB} = \phi_{\rm w}/2)$	_	4.5	10	μА
Watch mode current consumption	I <sub>watch</sub>	V <sub>cc</sub>	$V_{cc}$ = 1.8 V, Ta = 25°C, 32-kHz crystal resonator, LCD not used	_	0.5	_	μА
			$V_{cc}$ = 2.7 V, 32-kHz crystal resonator, LCD not used	_	1.6	6.0	
Standby mode current consumption	I <sub>STBY</sub>	V <sub>cc</sub>	$V_{cc}$ = 1.8 V, Ta = 25°C, 32-kHz crystal resonator not used	_	0.4	_	μΑ
			$V_{cc}$ = 3.0 V, Ta = 25°C, 32-kHz crystal resonator not used	_	0.6	_	_
			32-kHz crystal resonator not used	_	1.0	5.0	_
			V <sub>cc</sub> = 3.0 V, 32KSTOP = 1	_	0.3	_	_
RAM data retaining voltage	V <sub>RAM</sub>	V <sub>cc</sub>		1.5	_	_	V
Allowable output low	I <sub>OL</sub>	Output pins except port 9		_	_	0.5	mA

20v. 4.00. Aug. 22

P90 to P93

current

(per pin)

RENESAS

15.0


Rev. 4.00 Aug 23, 2006 Page 514 of 594 REJ09B0093-0400 Notes: 1. Pin states during current measurement.

Mode	RES Pin	Internal State	Other Pins	LCD Power Supply	Oscillator
Active (high-speed)	V <sub>cc</sub>	Only CPU operates	V <sub>cc</sub>	Halted	System clo
mode (I <sub>OPE1</sub> )	_	On-chip WDT oscillator is off			crystal res
Active (medium-speed) mode (I <sub>OPE2</sub> )					Subclock of Pin X1 = G
Sleep mode	$V_{cc}$	Only on-chip timers operate	$V_{cc}$	Halted	
		On-chip WDT oscillator is off			
Subactive mode	V <sub>cc</sub>	Only CPU operates	V <sub>cc</sub>	Halted	System clo
		On-chip WDT oscillator is off			crystal res
Subsleep mode	V <sub>cc</sub>	Only on-chip timers operate, CPU stops	V <sub>cc</sub>	Halted	Subclock of crystal res
		On-chip WDT oscillator is off			
Watch mode	V <sub>cc</sub>	Only time base operates, CPU stops	V <sub>cc</sub>	Halted	_
		On-chip WDT oscillator is off			
		TCSRWD1 (WDON) = 0			
Standby mode	V <sub>cc</sub>	CPU and timers both stop	V <sub>cc</sub>	Halted	System clo
		On-chip WDT oscillator is off			crystal res
		TCSRWD1 (WDON) = 0			Subclock of Pin X1 = G (32KSTOF

- 2. Excludes current in pull-up MOS transistors and output buffers.
- 3. Except for the package for the TLP-85V.



oscillation frequency	'osc	3331, 3332	CC 217 18 818 1					
			V <sub>cc</sub> = 1.8 to 3.6 V	2.0	_	4.2	-	
On-chip oscillator oscillation frequency	R <sub>osc</sub>		When on-chip oscillator is selected $V_{cc}$ = 2.7 to 3.6 V	1.0	_	10.0	-	*
			When on-chip oscillator is selected $V_{cc}$ = 1.8 to 2.7 V	0.5	_	4.2	-	
OSC clock $(\phi_{\text{osc}})$ cycle time	t <sub>osc</sub>	OSC1, OSC2	$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$	100	_	500 (1000)	ns	F
			$V_{cc} = 1.8 \text{ to } 3.6 \text{ V}$	238	_	500 (1000)	-	
On-chip oscillator clock $(\phi_{\rm osc})$ cycle time	t <sub>ROSC</sub>		When on-chip oscillator is selected $V_{cc} = 2.7$ to $3.6$ V	100	_	1000	-	*
			When on-chip oscillator is selected $V_{cc} = 1.8$ to 2.7 V	238	_	2000	-	
System clock (φ)	t <sub>cyc</sub>			1	_	64	t <sub>osc</sub>	
cycle time				_	_	64	μs	_
Subclock oscillation frequency	f <sub>w</sub>	X1, X2		_	32.768 or 38.4	_	kHz	F
Watch clock $(\phi_w)$ cycle time	t <sub>w</sub>	X1, X2		_	30.5 or 26.0	_	μs	F
Subclock $(\phi_{\text{\tiny SUB}})$ cycle time	t <sub>subcyc</sub>			2	_	8	t <sub>w</sub>	*
Instruction cycle time				2	_	_	t <sub>cyc</sub>	





			Other than above	_
External clock high	t <sub>CPH</sub>	OSC1	$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$	40
width			$V_{cc} = 1.8 \text{ to } 3.6 \text{ V}$	95
		X1		_
External clock low	t <sub>CPL</sub>	OSC1	$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$	40
width			$V_{cc} = 1.8 \text{ to } 3.6 \text{ V}$	95
		X1		_
External clock rise	t <sub>CPr</sub>	OSC1	$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$	_
time			$V_{cc} = 1.8 \text{ to } 3.6 \text{ V}$	_
		X1		_
External clock fall time	t <sub>CPf</sub>	OSC1	$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$	_
			$V_{cc} = 1.8 \text{ to } 3.6 \text{ V}$	_
		X1		_
RES pin low width	t <sub>REL</sub>	RES		10

X1, X2



Other than above

oscillator is selected

 $V_{cc} = 2.2 \text{ to } 3.6 \text{ V}$ 

When on-chip

Rev. 4.00 Aug 23, 2006 Pag

JU

100

2.0

4

15.26

15.26

10

24 55.0

10

24 55.0

or 13.02

or 13.02 1115

μs

s

ns

μs

ns

μs

ns

ns

ns

ns

 $\boldsymbol{t}_{_{\!\text{cyc}}}$ 

		TIOCB1, TIOCA2, TIOCB2						
			Both edges specified	2.5	_	_	_	
Input pin low width	t <sub>ıL</sub>	IRQ0, IRQ1, NMI, IRQ3, IRQ4, IRQAEC, WKP0 to WKP7, TMIF, ADTRG		2	_	_	t <sub>cyc</sub> t <sub>subcyc</sub>	Fi
		AEVL, AEVH	V <sub>cc</sub> = 2.7 to 3.6 V	50	_	_	ns	
			$V_{cc} = 1.8 \text{ to } 3.6 \text{ V}$	110	_	_		
	t <sub>TCKWL</sub>	TCLKA, TCLKB, TCLKC, TIOCA1, TIOCB1, TIOCA2, TIOCB2	Single edge specified	1.5	_	_	t <sub>cyc</sub>	Fi
			Both edges specified	2.5	_	_		

TIOCA1.

Notes: 1. Selected with the SA1 and SA0 bits in the system control register 2 (SYSCR2) 2. The value in parentheses is  $t_{osc}$  (max.) when an external clock is used.

3. For details on the power-on reset characteristics, refer to table 24.18 and figur

actual usage conditions. For actual data on this product, please contact a Ren

4. Characteristics vary due to variations in factors such as temperature, power su voltage, and production lot. When designing the system, give due consideration

representative.

(clocked synchronous)	TXD					сус	subcyc
Receive data setup time	t <sub>RXS</sub>		238	_	_	ns	Fi
(clocked synchronous)		$V_{cc} = 2.7 \text{ to } 3.6 \text{ V}$	100	_			
Receive data hold time	$t_{_{\rm RXH}}$		238	_	_	ns	Fi
(clocked synchronous)		$V_{cc}$ = 2.7 to 3.6 V	100				

SCL and SDA input spike pulse removal time	t <sub>sp</sub>	_	_	1t <sub>cyc</sub>	ns
SDA input bus-free time	t <sub>BUF</sub>	5t <sub>cyc</sub>	_	_	ns
Start condition input hold time	t <sub>stah</sub>	3t <sub>cyc</sub>	_	_	ns
Retransmission start condition input setup time	t <sub>STAS</sub>	3t <sub>cyc</sub>	_	_	ns
Setup time for stop condition input	t <sub>stos</sub>	3t <sub>cyc</sub>	_	_	ns
Data-input setup time	t <sub>SDAS</sub>	1t <sub>cyc</sub> + 20	_	_	ns
Data-input hold time	t <sub>sdah</sub>	0	_	_	ns
Capacitive load of SCL and SDA	Cb	0	_	400	pF
SCL and SDA output fall time	t <sub>sr</sub>	_	_	300	ns

Analog input voltage	$AV_{IN}$	AN0 to AN7		-0.3	_	AV <sub>cc</sub> + 0.3	٧
Analog power supply	Al <sub>ope</sub>	AV <sub>cc</sub>	AV <sub>cc</sub> = 3.0 V	_	_	1.0	mA
current	AI <sub>STOP1</sub>	AV <sub>cc</sub>		_	600	_	μА
	Al <sub>STOP2</sub>	AV <sub>cc</sub>				5	μA
Analog input capacitance	C <sub>AIN</sub>	AN0 to AN7				15.0	pF
Allowable signal source impedance	R <sub>AIN</sub>			_		10.0	kΩ
Resolution (data length)						10	bits
Nonlinearity error			$AV_{cc} = 2.7 \text{ V to } 3.6 \text{ V}$ $V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}$	_		±3.5	LSB
			$AV_{cc} = 2.0 \text{ V to } 3.6 \text{ V}$ $V_{cc} = 2.0 \text{ V to } 3.6 \text{ V}$	_	_	±5.5	_
			Other than above			±7.5	
Quantization error					_	±0.5	LSB
Absolute accuracy			$AV_{cc} = 2.7 \text{ V to } 3.6 \text{ V}$ $V_{cc} = 2.7 \text{ V to } 3.6 \text{ V}$	_		±4.0	LSB
			$AV_{cc} = 2.0 \text{ V to } 3.6 \text{ V}$ $V_{cc} = 2.0 \text{ V to } 3.6 \text{ V}$	_	_	±6.0	-
							-

voltage



Other than above

Rev. 4.00 Aug 23, 2006 Pag

REJ09

±8.0

write the A/D converter is idle.

4. Conversion time =  $62 \mu s$ 

Rev. 4.00 Aug 23, 2006 Page 522 of 594

REJ09B0093-0400



LCD power supply split- resistance	- R <sub>LCD</sub>		Between V1 and $\rm V_{ss}$	1.5	3.0	7.0	ΜΩ
LCD display voltage	V <sub>LCD</sub>	V1		2.2		3.6	V
V3 power supply voltage	V <sub>LCD3</sub>	V3	Between V3 and $V_{\rm ss}$	0.9	1.0	1.1	V
V2 power supply voltage	V <sub>LCD2</sub>	V2	Between V2 and $\mathrm{V}_{\mathrm{ss}}$	_	2.0 (V <sub>LCD3</sub> 2)	×	V
V1 power supply voltage	V <sub>LCD1</sub>	V1	Between V1 and $\mathrm{V}_{\mathrm{ss}}$	_	3.0 (V <sub>LCD3</sub> 3)	× -	V
3-V constant voltage	I <sub>LCD</sub>	Vcc	V <sub>cc</sub> = 3.0 V		20		μΑ

V1 = 2.7 V to 3.6 V

V1 = 2.7 V to 3.6 V

Booster clock:

125 kHz

4. For details on the register (BGRMR) setting range when the voltage of the V3

Notes: 1. The voltage drop from power supply pins V1, V2, V3, and V<sub>ss</sub> to each segment

 $I_D = 2 \mu A$ 

SEG32

COM1 to

COM4

 $V_{DC}$ 

2. When the LCD display voltage is supplied from an external power source, en the following relationship is maintained:  $V1 \ge V2 \ge V3 \ge V_{ss}$ . 3. The value when the LCD power supply split-resistor is separated and 3-V cor

voltage

voltage

Common driver drop

LCD power supply

common pin.

circuit current

consumption

- 5. Includes the current consumption of the band-gap reference circuit (BGR) (or
- to 1.0 V, refer to section 19.3.5, BGR Control Register (BGRMR).

voltage power supply circuit is driven.



REJ09

Rev. 4.00 Aug 23, 2006 Pag

0.3




Figure 24.1 Power-On Reset Circuit Reset Timing

Rev. 4.00 Aug 23, 2006 Page 524 of 594

## 24.5 Operation Timing

Figures 24.2 to 24.7 show operation timings.




Figure 24.2 Clock Input Timing




Figure 24.3 RES Low Width Timing



Rev. 4.00 Aug 23, 2006 Pag




Figure 24.5 SCK3 Input Clock Timing




Figure 24.6 SCI3 Input/Output Timing in Clocked Synchronous Mode




Figure 24.7 Clock Input Timing for TCLKA to TCLKC Pins

Note: \* S, P, and Sr represent the following:

S: Start condition

P: Stop condition

Sr: Retransmission start condition

Figure 24.8 I<sup>2</sup>C Bus Interface Input/Output Timing

## 24.6 Output Load Circuit




Figure 24.9 Output Load Condition

Rev. 4.00 Aug 23, 2006 Page 528 of 594

REJ09B0093-0400



	Murata Manufacturing Co., Ltd.	CSTCC2M00G56-B0
4.194	Murata Manufacturing Co., Ltd.	CSTLS4M19G53-B0
	Murata Manufacturing Co., Ltd.	CSTLS4M19G56-B0
10	Murata Manufacturing Co., Ltd.	CSTLS10M0G53-B0
	Murata Manufacturing Co., Ltd.	CSTLS10M0G56-B0
	•	

Murata Manufacturing Co., Ltd.

24.8

The F-ZTAT and masked ROM versions satisfy the electrical characteristics shown in the manual, but actual electrical characteristic values, operating margins, noise margins, and properties may vary due to differences in manufacturing process, on-chip ROM, layout

**Usage Note** 

and so on.

When system evaluation testing is carried out using the F-ZTAT version, the same evalutesting should also be conducted for the masked ROM version when changing over to the

CSTCC2M00G53-B0

Rev. 4.00 Aug 23, 2006 Page 530 of 594

REJ09B0093-0400



General destination register (address register or 32-bit register)
General source register (address register or 32-bit register)
General register (32-bit register)
Destination operand
Source operand
Program counter
Stack pointer
Condition-code register
N (negative) flag in CCR
Z (zero) flag in CCR
V (overflow) flag in CCR
C (carry) flag in CCR
Displacement
Transfer from the operand on the left to the operand on the right, or trans the state on the left to the state on the right
Addition of the operands on both sides
Subtraction of the operand on the right from the operand on the left
Multiplication of the operands on both sides
Division of the operand on the left by the operand on the right
Logical AND of the operands on both sides
Logical OR of the operands on both sides

Logical exclusive OR of the operands on both sides

General source register

General register

Rs

Rn

Rev. 4.00 Aug 23, 2006 Pag

T	Undetermined (no guaranteed value)
0	Cleared to 0
1	Set to 1
_	Not affected by execution of the instruction
Δ	Varies depending on conditions, described in notes



MOV.B @ERs, Rd	В			2					@ERs → Rd8	_	_	1	1	0
MOV.B @(d:16, ERs), Rd	В				4				@(d:16, ERs) → Rd8	_	_	1	1	0
MOV.B @(d:24, ERs), Rd	В				8				@(d:24, ERs) → Rd8	_	_	1	1	0
MOV.B @ERs+, Rd	В					2			@ERs → Rd8	_	_	1	1	0
									ERs32+1 → ERs32					
MOV.B @aa:8, Rd	В						2		@aa:8 → Rd8	<u> </u>	_	1	1	0
MOV.B @aa:16, Rd	В						4		@aa:16 → Rd8	<b> </b>	_	1	1	0
MOV.B @aa:24, Rd	В						6		@aa:24 → Rd8	<u> </u>	_	1	1	0
MOV.B Rs, @ERd	В			2					Rs8 → @ERd	_	_	1	1	0
MOV.B Rs, @(d:16, ERd)	В				4				Rs8 → @(d:16, ERd)	_	_	1	1	0
MOV.B Rs, @(d:24, ERd)	В				8				Rs8 → @(d:24, ERd)	<u> </u>	_	1	1	0
MOV.B Rs, @-ERd	В					2			ERd32−1 → ERd32	_	_	1	1	0
									Rs8 → @ERd					
MOV.B Rs, @aa:8	В						2		Rs8 → @aa:8	_	_	1	1	0
MOV.B Rs, @aa:16	В						4		Rs8 → @aa:16	-	_	1	1	0
MOV.B Rs, @aa:24	В						6		Rs8 → @aa:24	<u> </u>	_	1	1	0
MOV.W #xx:16, Rd	W	4							#xx:16 → Rd16	_	_	1	1	0
MOV.W Rs, Rd	W		2						Rs16 → Rd16	_	_	1	1	0
MOV.W @ERs, Rd	w			2					@ERs → Rd16	_	_	1	1	0
MOV.W @(d:16, ERs), Rd	W				4				@(d:16, ERs) → Rd16	_	_	1	1	0
MOV.W @(d:24, ERs), Rd	w				8				@(d:24, ERs) → Rd16	_	_	1	1	0
MOV.W @ERs+, Rd	W					2			@ERs → Rd16	_	_	1	1	0
									ERs32+2 → @ERd32					
MOV.W @aa:16, Rd	W						4		@aa:16 → Rd16	_	_	1	1	0
MOV.W @aa:24, Rd	W						6		@aa:24 → Rd16	_	_	1	1	0
MOV.W Rs, @ERd	W			2					Rs16 → @ERd	_	_	1	1	0

4

8

MOV.W Rs, @(d:16, ERd) | W

MOV.W Rs, @(d:24, ERd) W

RENESAS

Rs16  $\rightarrow$  @(d:16, ERd)

Rs16 → @(d:24, ERd)

↑ ↑ 0

	MOV.L @ERs+, ERd	L				4				@ERs $\rightarrow$ ERd32 ERs32+4 $\rightarrow$ ERs32
	MOV.L @aa:16, ERd	L					6			@aa:16 → ERd32
	MOV.L @aa:24, ERd	L					8			@aa:24 → ERd32
	MOV.L ERs, @ERd	L		4						ERs32 → @ERd
	MOV.L ERs, @(d:16, ERd)	L			6					ERs32 → @(d:16, ERd)
	MOV.L ERs, @(d:24, ERd)	L			10					ERs32 → @(d:24, ERd)
	MOV.L ERs, @-ERd	L				4				ERd32–4 $\rightarrow$ ERd32 ERs32 $\rightarrow$ @ERd
	MOV.L ERs, @aa:16	L					6			ERs32 → @aa:16
	MOV.L ERs, @aa:24	L					8			ERs32 → @aa:24
POP	POP.W Rn	W							2	$@SP \rightarrow Rn16$ SP+2 → SP
	POP.L ERn	L							4	
PUSH	PUSH.W Rn	W							2	$\begin{array}{c} SP-2 \to SP \\ Rn16 \to @SP \end{array}$
	PUSH.L ERn	L							4	$\begin{array}{c} SP-4 \to SP \\ ERn32 \to @SP \end{array}$
MOVFPE	MOVFPE @aa:16, Rd	В					4			Cannot be used in this LSI
MOVTPE	MOVTPE Rs, @aa:16	В					4			Cannot be used in this LSI

10

RENESAS

↑ ↑ 0

↑ ↑ 0

↑ ↑ 0

↑ ↑ 0

**1** 1

1

**1** 

**1** 

**1** 1 1 1

1

1 0

↑ ↑ 0

↑ ↑ 0

Cannot be used in

Cannot be used in this LSI

this LSI

 $@ERs \rightarrow ERd32$ 

 $@(d:16, ERs) \rightarrow ERd32$ 

 $@(d:24, ERs) \rightarrow ERd32$ 

VIO V.L LIVO, LIVO

MOV.L @ERs, ERd

MOV.L @(d:16, ERs), ERd

MOV.L @(d:24, ERs), ERd

Rev. 4.00 Aug 23, 2006 Page 534 of 594

	ADD.L ERs, ERd	L		2					ERd32+ERs32 → ERd32
ADDX	ADDX.B #xx:8, Rd	В	2						$Rd8+\#xx:8+C \rightarrow Rd8$
	ADDX.B Rs, Rd	В		2					$Rd8+Rs8+C \rightarrow Rd8$
ADDS	ADDS.L #1, ERd	L		2					ERd32+1 → ERd32
	ADDS.L #2, ERd	L		2					ERd32+2 → ERd32
	ADDS.L #4, ERd	L		2					ERd32+4 → ERd32
INC	INC.B Rd	В		2					$Rd8+1 \rightarrow Rd8$
	INC.W #1, Rd	W		2					Rd16+1 → Rd16
	INC.W #2, Rd	W		2					Rd16+2 → Rd16
	INC.L #1, ERd	L		2					ERd32+1 → ERd32
	INC.L #2, ERd	L		2					$ERd32+2 \rightarrow ERd32$
DAA	DAA Rd	В		2					Rd8 decimal adjust  → Rd8
SUB	SUB.B Rs, Rd	В		2					Rd8–Rs8 → Rd8
	SUB.W #xx:16, Rd	W	4						Rd16–#xx:16 → Rd16
	SUB.W Rs, Rd	W		2					Rd16–Rs16 → Rd16
	SUB.L #xx:32, ERd	L	6						ERd32–#xx:32 → ERd32
	SUB.L ERs, ERd	L		2					ERd32–ERs32 → ERd32
SUBX	SUBX.B #xx:8, Rd	В	2						Rd8–#xx:8–C $\rightarrow$ Rd8
	SUBX.B Rs, Rd	В		2					Rd8–Rs8–C $\rightarrow$ Rd8
SUBS	SUBS.L #1, ERd	L		2					ERd32−1 → ERd32
	SUBS.L #2, ERd	L		2					ERd32−2 → ERd32
	SUBS.L #4, ERd	L		2					ERd32–4 → ERd32
DEC	DEC.B Rd	В		2					$Rd8-1 \rightarrow Rd8$
	DEC.W #1, Rd	W		2					Rd16–1 → Rd16

W

2

ADD.L #xx:32, ERd

DEC.W #2, Rd

RENESAS

Rev. 4.00 Aug 23, 2006 Pag

(2) 1 1 1

↑ | ↑ |(3) | ↑ **\$** 

↑ (3) ↑

 $\uparrow | \uparrow | \uparrow$ 1 1 1

1 1 1

1 1 1

1 1

1 1

1 1

\$ (3) \$

\$ |(3) | \$

 $\uparrow | \uparrow | \uparrow$  $\uparrow | \uparrow | \uparrow$ 

REJ09

**1** 1 1

**1** 1 1

**1** 

(1) 🗘

(1) 🗘

(2) 1

**1** 

**1** 

(2) ↑ ↑ ↑

1 1 **1** 

(2)

1 1

ERd32+ $\#xx:32 \rightarrow$ ERd32

 $Rd16-2 \rightarrow Rd16$ 

								, ,					
	MULXU. W Rs, ERd	W		2				Rd16 × Rs16 → ERd32 (unsigned multiplication)	-	_	_	_	_
MULXS	MULXS. B Rs, Rd	В		4				Rd8 × Rs8 → Rd16 (signed multiplication)	-	-	\$	\$	-
	MULXS. W Rs, ERd	W		4				Rd16 × Rs16 → ERd32 (signed multiplication)	_	_	\$	\$	_
DIVXU	DIVXU. B Rs, Rd	В		2				Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (unsigned division)		_	(6)	(7)	_
	DIVXU. W Rs, ERd	W		2				ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (unsigned division)	_	_	(6)	(7)	-
DIVXS	DIVXS. B Rs, Rd	В		4				Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (signed division)	_	_	(8)	(7)	-
	DIVXS. W Rs, ERd	w		4				ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (signed division)	_	-	(8)	(7)	_
CMP	CMP.B #xx:8, Rd	В	2					Rd8-#xx:8	1-	1	1	1	1
	CMP.B Rs, Rd	В		2				Rd8-Rs8	1-	1	1	1	1
	CMP.W #xx:16, Rd	W	4					Rd16-#xx:16	-	(1)	1	1	1
	CMP.W Rs, Rd	W		2				Rd16-Rs16		(1)	1	1	1
	CMP.L #xx:32, ERd	L	6					ERd32-#xx:32	<u> </u>	(2)	1	1	1
	CMP.L ERs, ERd	L		2				ERd32-ERs32	1-	(2)	1	1	1

Rev. 4.00 Aug 23, 2006 Page 536 of 594 REJ09B0093-0400



	271 312 2110						of ERd32)				*	
EXTS	EXTS.W Rd	W	2				( <bit 7=""> of Rd16) → (<bits 15="" 8="" to=""> of Rd16)</bits></bit>	-	_	<b>\$</b>	1	0
	EXTS.L ERd	L	2				( <bit 15=""> of ERd32) → (<bits 16="" 31="" to=""> of ERd32)</bits></bit>	_	_	$\Rightarrow$	<b>\$</b>	0

Rev. 4.00 Aug 23, 2006 Pag

	AND I " OO ED I	Ħ		$\vdash$	$\vdash$	$\vdash$	-	$\vdash$	$\vdash$	$\vdash$	-	ED 100 # 00 ED 100		-	_	_	
	AND.L #xx:32, ERd	L	6	<u> </u>	<u></u>	$\sqcup$		L_'	L_'	<b>└</b>	L	ERd32∧#xx:32 → ERd32	二	느	1	1	0
	AND.L ERs, ERd	L	L!	4					L.	L!		ERd32∧ERs32 → ERd32	_	_	1	1	0
OR	OR.B #xx:8, Rd	В	2									Rd8∨#xx:8 → Rd8			\$	1	0
	OR.B Rs, Rd	В		2								Rd8∨Rs8 → Rd8	-	_	<b>1</b>	1	0
	OR.W #xx:16, Rd	W	4									Rd16∨#xx:16 → Rd16	-	_	1	1	0
	OR.W Rs, Rd	W		2								Rd16∨Rs16 → Rd16	-	_	1	1	0
	OR.L #xx:32, ERd	L	6									ERd32∨#xx:32 → ERd32	-	_	1	1	0
	OR.L ERs, ERd	L		4								ERd32∨ERs32 → ERd32	-	_	\$	1	0
XOR	XOR.B #xx:8, Rd	В	2									Rd8⊕#xx:8 → Rd8	-	_	<b>1</b>	1	0
	XOR.B Rs, Rd	В		2						П		Rd8⊕Rs8 → Rd8	<u> </u>	_	1	1	0
	XOR.W #xx:16, Rd	W	4									Rd16⊕#xx:16 → Rd16	_	_	1	1	0
	XOR.W Rs, Rd	W		2								Rd16⊕Rs16 → Rd16	_	_	1	1	0
	XOR.L #xx:32, ERd	L	6									ERd32⊕#xx:32 → ERd32	-	-	\$	1	0
	XOR.L ERs, ERd	L		4						П		ERd32⊕ERs32 → ERd32	<u> </u>	_	1	1	0
NOT	NOT.B Rd	В		2						П		¬ Rd8 → Rd8	<u> </u>	_	1	1	0
	NOT.W Rd	W		2						П		¬ Rd16 → Rd16	<u> </u>	_	1	1	0
	NOT.L ERd	L		2						П		¬ Rd32 → Rd32	<u> </u>	_	1	1	0

Rev. 4.00 Aug 23, 2006 Page 538 of 594 REJ09B0093-0400



0												
	SHAR.W Rd	W	2					_	_	1	<b>1</b>	0
	SHAR.L ERd	L	2				MSB LSB	_	_	1	1	0
SHLL	SHLL.B Rd	В	2				- C	_	_	1	1	0
	SHLL.W Rd	W	2					_	_	1	<b>1</b>	0
	SHLL.L ERd	L	2				MSB LSB	_	_	1	1	0
SHLR	SHLR.B Rd	В	2				. — .	_	_	1	<b>1</b>	0
	SHLR.W Rd	W	2					_	_	1	<b>1</b>	0
	SHLR.L ERd	L	2				MSB LSB	_	_	1	1	0
ROTXL	ROTXL.B Rd	В	2					_	_	1	<b>1</b>	0
	ROTXL.W Rd	W	2					_	_	1	1	0
	ROTXL.L ERd	L	2				MSB <del>←</del> LSB	_	_	1	<b>1</b>	0
ROTXR	ROTXR.B Rd	В	2					_	_	1	<b>1</b>	0
	ROTXR.W Rd	W	2					_	_	1	1	0
	ROTXR.L ERd	L	2				MSB ──►LSB	_	_	1	<b>1</b>	0
ROTL	ROTL.B Rd	В	2					_	_	1	<b>1</b>	0
	ROTL.W Rd	W	2					_	_	1	<b>1</b>	0
	ROTL.L ERd	L	2				MSB <del>←</del> LSB	_	_	1	<b>1</b>	0
ROTR	ROTR.B Rd	В	2					_	_	1	<b>1</b>	0
	ROTR.W Rd	W	2					_	_	1	1	0
	ROTR.L ERd	L	2				MSB <del>→</del> LSB	_	_	1	1	0

	-								-						
	BSET Rn, @ERd	В			4				(Rn8 of @ERd) ← 1	_	_	_	_	_	
	BSET Rn, @aa:8	В					4		(Rn8 of @aa:8) ← 1	—	_	_	—	_	
BCLR	BCLR #xx:3, Rd	В		2					(#xx:3 of Rd8) ← 0	_	_	_	_	_	
	BCLR #xx:3, @ERd	В			4				(#xx:3 of @ERd) ← 0	—	_	_	—	_	l
	BCLR #xx:3, @aa:8	В					4		(#xx:3 of @aa:8) ← 0	—		_	_	_	١
	BCLR Rn, Rd	В		2					(Rn8 of Rd8) ← 0	—		<b> </b> —	_	-	١
	BCLR Rn, @ERd	В			4				(Rn8 of @ERd) ← 0	_	<u> </u>	-	_	_	ĺ
	BCLR Rn, @aa:8	В					4		(Rn8 of @aa:8) ← 0	_	_	_	_	<u> </u>	ĺ
BNOT	BNOT #xx:3, Rd	В		2					(#xx:3 of Rd8) ←	_	_	_	_	_	Ì
									¬ (#xx:3 of Rd8)						
	BNOT #xx:3, @ERd	В			4				(#xx:3 of @ERd) ←	_	_	_	_	_	
									¬ (#xx:3 of @ERd)						١
	BNOT #xx:3, @aa:8	В					4		(#xx:3 of @aa:8) ←	_	_	_	_	<u> </u>	Ì
									¬ (#xx:3 of @aa:8)						١
	BNOT Rn, Rd	В		2					(Rn8 of Rd8) ←	_	_	_	_	_	ŀ
									¬ (Rn8 of Rd8)						١
	BNOT Rn, @ERd	В			4				(Rn8 of @ERd) ←	_	_	_	_	_	Ì
									¬ (Rn8 of @ERd)						١
	BNOT Rn, @aa:8	В					4		(Rn8 of @aa:8) ←	_	_	_	_	_	Ì
									¬ (Rn8 of @aa:8)						١
BTST	BTST #xx:3, Rd	В		2					¬ (#xx:3 of Rd8) → Z	_	_	_	1	_	l
	BTST #xx:3, @ERd	В			4				¬ (#xx:3 of @ERd) → Z	_	_	_	1	_	İ
	BTST #xx:3, @aa:8	В					4		¬ (#xx:3 of @aa:8) → Z	_	_	_	1	_	Ì
	BTST Rn, Rd	В		2					¬ (Rn8 of @Rd8) → Z	_	_	_	1	<u> </u>	l
	BTST Rn, @ERd	В			4				¬ (Rn8 of @ERd) → Z	_	_	_	1	<u> </u>	Ì
	BTST Rn, @aa:8	В					4		¬ (Rn8 of @aa:8) → Z	_	_	_	1	<u> </u>	Ì
BLD	BLD #xx:3, Rd	В		2					(#xx:3 of Rd8) → C	_	_	_	_	<u> </u>	İ
		_	_			 _	_					_			

Rev. 4.00 Aug 23, 2006 Page 540 of 594

REJ09B0093-0400



50.		_	- 1		1 1	1		1	i I	- ' ()	
	BST #xx:3, @ERd	В		4						$C \rightarrow (\#xx:3 \text{ of } @ERd24)$	I
	BST #xx:3, @aa:8	В					4			C → (#xx:3 of @aa:8)	Ī
BIST	BIST #xx:3, Rd	В	2							$\neg C \rightarrow (\#xx:3 \text{ of Rd8})$	I
	BIST #xx:3, @ERd	В		4						$\neg$ C $\rightarrow$ (#xx:3 of @ERd24)	Ī
	BIST #xx:3, @aa:8	В					4			¬ C → (#xx:3 of @aa:8)	Ī
BAND	BAND #xx:3, Rd	В	2							$C \land (\#xx:3 \text{ of Rd8}) \rightarrow C$	I
	BAND #xx:3, @ERd	В		4						$C \land (\#xx:3 \text{ of } @ERd24) \rightarrow C$	I
	BAND #xx:3, @aa:8	В					4			$C \land (\#xx:3 \text{ of } @aa:8) \rightarrow C$	I
BIAND	BIAND #xx:3, Rd	В	2							$C \land \neg \text{ (#xx:3 of Rd8)} \rightarrow C$	Ī
	BIAND #xx:3, @ERd	В		4						$C \land \neg$ (#xx:3 of @ERd24) $\rightarrow$ C	Ī
	BIAND #xx:3, @aa:8	В					4			$C \land \neg (\#xx:3 \text{ of } @aa:8) \rightarrow C$	I
BOR	BOR #xx:3, Rd	В	2							$C\lor(\#xx:3 \text{ of Rd8}) \to C$	Ī
	BOR #xx:3, @ERd	В		4						$C\lor(\#xx:3 \text{ of } @ERd24) \rightarrow C$	Ī
	BOR #xx:3, @aa:8	В					4			$C\lor(\#xx:3 \text{ of } @aa:8) \rightarrow C$	Ī
BIOR	BIOR #xx:3, Rd	В	2							$C \lor \neg \text{ (#xx:3 of Rd8)} \to C$	Ī
]	BIOR #xx:3, @ERd	В		4						$C \lor \neg$ (#xx:3 of @ERd24) $\to C$	I
	BIOR #xx:3, @aa:8	В					4			C∨¬ (#xx:3 of @aa:8) → C	Ī
BXOR	BXOR #xx:3, Rd	В	2							$C⊕(\#xx:3 \text{ of } Rd8) \rightarrow C$	Ī
	BXOR #xx:3, @ERd	В		4						C⊕(#xx:3  of  @ERd24) → C	Ī
	BXOR #xx:3, @aa:8	В					4			$C \oplus (\#xx:3 \text{ of } @aa:8) \rightarrow C$	Ī
BIXOR	BIXOR #xx:3, Rd	В	2							C⊕ ¬ (#xx:3 of Rd8) → $C$	I
	BIXOR #xx:3, @ERd	В		4						C⊕ ¬ (#xx:3 of @ERd24) → $C$	I
	BIXOR #xx:3, @aa:8	В					4			C⊕¬ (#xx:3 of @aa:8) → C	Ī

 $C \rightarrow (\#XX.3 \text{ OI } \text{Ku0})$ 

\_

DS1 #XX.5, Nu

RENESAS

Rev. 4.00 Aug 23, 2006 Pag REJ09

BHI d:8	_				2		C∨ Z = 0		_	_	_	_
BHI d:16	-				4	1			_	_	_	_
BLS d:8	<u> </u>	T			2	1	C∨ Z = 1	-	_	_	_	_
BLS d:16	_				4	1		_	_	_	_	_
BCC d:8 (BHS d:8)	_				2	1	C = 0	-	_	_	_	-
BCC d:16 (BHS d:16)	_				4	1		-	_	_	_	_
BCS d:8 (BLO d:8)	_				2	1	C = 1	-	_	_	_	-
BCS d:16 (BLO d:16)	_				4	1		-	_	_	_	_
BNE d:8	_				2	1	Z = 0	-	_	_	_	_
BNE d:16	_				4	1		-	_	_	_	_
BEQ d:8	_				2	1	Z = 1	-	_	_	_	-
BEQ d:16	_				4	1		-	_	_	_	-
BVC d:8	_				2	]	V = 0	-	_	_	_	-
BVC d:16	-				4	1		-	_	_	_	-
BVS d:8	_				2		V = 1	-	_	_	_	-
BVS d:16	_				4	1		-	_	_	_	-
BPL d:8	_				2		N = 0	-	_	_	_	-
BPL d:16	-				4			-	_	_	_	-
BMI d:8	-				2		N = 1	-	_	_	_	-
BMI d:16	-				4			-	_	_	_	-
BGE d:8	-				2		N⊕V = 0	_	_	_	_	-
BGE d:16	_				4			-	_	_	_	-
BLT d:8	-				2		N⊕V = 1	-	_	_	_	-
BLT d:16	-				4			-	_	_	_	-
BGT d:8	-				2		Z∨ (N⊕V) = 0	-	_	_	_	-
BGT d:16	_				4			-	_	_	_	_
BLE d:8	_				2		Z∨ (N⊕V) = 1	-	_	_	_	-
BLE d:16	_				4	]		-	_	_	_	_

Rev. 4.00 Aug 23, 2006 Page 542 of 594 REJ09B0093-0400



	DSIX 0.10						7			PC ← PC+d:16					
JSR	JSR @ERn	_		2						PC → @-SP PC ← ERn	-	_		_	-
	JSR @aa:24	_				4				PC → @-SP PC ← aa:24	-	_		_	_
	JSR @@aa:8	_						2		PC → @-SP PC ← @aa:8	_	_			-
RTS	RTS	_							2	PC ← @SP+	_	_	_	_	_

LDC	LDC #xx:8, CCR	В	2								#xx:8 → CCR	<b>1</b>	1	<b>1</b>	<b>1</b>	<b>1</b>
	LDC Rs, CCR	В		2							Rs8 → CCR	1	1	1	1	1
	LDC @ERs, CCR	W			4						@ERs → CCR	1	1	1	1	1
	LDC @(d:16, ERs), CCR	W				6					@(d:16, ERs) → CCR	1	1	1	1	1
	LDC @(d:24, ERs), CCR	W				10					@(d:24, ERs) → CCR	1	1	1	1	1
	LDC @ERs+, CCR	W					4				@ERs → CCR ERs32+2 → ERs32	\$	\$	\$	\$	\$
	LDC @aa:16, CCR	W						6			@aa:16 → CCR	1	1	1	1	1
	LDC @aa:24, CCR	W						8			@aa:24 → CCR	1	1	\$	1	1
STC	STC CCR, Rd	В		2							CCR → Rd8					
	STC CCR, @ERd	W			4						CCR → @ERd					
	STC CCR, @(d:16, ERd)	W				6					CCR → @(d:16, ERd)					
	STC CCR, @(d:24, ERd)	W				10					CCR → @(d:24, ERd)					
	STC CCR, @-ERd	W					4				$\begin{array}{c} ERd322 \to ERd32 \\ CCR \to @ERd \end{array}$					
	STC CCR, @aa:16	W						6			CCR → @aa:16					
	STC CCR, @aa:24	W						8			CCR → @aa:24					
ANDC	ANDC #xx:8, CCR	В	2								CCR∧#xx:8 → CCR	<b>1</b>	1	\$	1	1
ORC	ORC #xx:8, CCR	В	2								CCR√#xx:8 → CCR	<b>1</b>	1	1	1	1
XORC	XORC #xx:8, CCR	В	2								CCR⊕#xx:8 → CCR	<b>1</b>	\$	\$	1	1
NOP	NOP	_								2	PC ← PC+2					

Rev. 4.00 Aug 23, 2006 Page 544 of 594



									T				Т
								until R4L=0					
								else next					
	EEPMOV. W						4	if R4 ≠ 0 then	-	_	_	-	-
								repeat @R5 → @R6					
								R5+1 → R5					
								R6+1 → R6					
								R4−1 → R4					
								until R4=0					
								else next					
								•					

Notes: 1. The number of states in cases where the instruction code and its operands a in on-chip memory is shown here. For other cases, see Appendix A.3, Number Execution States.

- 2. n is the value set in register R4L or R4.
- (1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.
- (2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0. (3) Retains its previous value when the result is zero; otherwise cleared to 0.
- (4) Set to 1 when the adjustment produces a carry; otherwise retains its previous (5) The number of states required for execution of an instruction that transfers da
  - synchronization with the E clock is variable.
- (6) Set to 1 when the divisor is negative; otherwise cleared to 0. (7) Set to 1 when the divisor is zero; otherwise cleared to 0.
- (8) Set to 1 when the quotient is negative; otherwise cleared to 0.

Instruc	Instruction code:		1st byte	2nd byte	yte	L	Insi	truction	when 1	most sig	Instruction when most significant bit of BH i	t bit of	ВНі
		AH	H AL	BH	BL		]← Ins	truction	when 1	most sig	→ Instruction when most significant bit of BH	t bit of	ВНі
A A	0	-	2	е	4	2	9	7	80	6	4	а	O
0	NOP	Table A-2 (2)	STC	ГРС	ORC	XORC	ANDC	ГРС	ADD	٥	Table A-2 (2)	Table A-2 (2)	
-	Table A-2 (2)	Table A-2 (2)	Table A-2 Table A-2 Table A-2 Table A-2 (2) (2) (2)	Table A-2 (2)	OR.B	XOR.B	AND.B	Table A-2 (2)	SUB		Table A-2 (2)	Table A-2 (2)	
2													
ю								MOV.B					
4	BRA	BRN	H	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI	BGI
ro	MULXU	DIVXU	MULXU	DIVXU	RTS	BSR	RTE		Table A-2 (2)		JMP		BSF
9					OR	XOR	AND	BST				MO	MOV
7	BSE	PNO	BCLK	E S	BOR	BXOR	BAND	BLD	MOV	Table A-2 (2)	Table A-2         Table A-2         EEPMOV           (2)         (2)	EEPMOV	
80								ADD					
6								ADDX					
٨								CMP					
В								SUBX					
ပ								OR					
٥								XOR					
ш								AND					

Rev. 4.00 Aug 23, 2006 Page 546 of 594



	5			NC						EXTU
yte 3L	4	LDC/STC								
2nd byte BH BL	е					SHLL	SHLR	ROTXL	ROTXR	NOT
1st byte AH AL	2									
	-						SHLR	LXL	ROTXR	т
ion cod	0	MOV	INC	ADDS	DAA	SHIL	SH	ROTXL	ROT	NOT
Instruction code:	AH AL	01	0A	0B	40	10	11	12	13	17
										_ D

P

В

⋖

6

ω

SLEEP

Σ

ADDS

SC

SHAR

SHAR

ROTL

SHAL

ROTR ROTL

ROTR

NEG

S

S

SUB

DEC

DEC

DEC

4 <del>1</del>B BMI

BPL

BVS

BVC

BEQ

BCS

BCC OR

BRN ADD

BRA

28

#

Rev. 4.00 Aug 23, 2006 Pag

AND

XOR


SUB BLS

CMP BH

MOV

79





Rev. 4.00 Aug 23, 2006 Page 548 of 594



BSET #0, @FF00

From table A.4:

$$I=L=2, \quad \ J=K=M=N=0$$

From table A.3:

$$S_{I} = 2$$
,  $S_{L} = 2$ 

Number of states required for execution =  $2 \times 2 + 2 \times 2 = 8$ 

When instruction is fetched from on-chip ROM, branch address is read from on-chip RO on-chip RAM is used for stack area.

From table A.4:

$$I = 2$$
,  $J = K = 1$ ,  $L = M = N = 0$ 

From table A.3:

$$S_{\scriptscriptstyle \rm I}=S_{\scriptscriptstyle \rm J}=S_{\scriptscriptstyle \rm K}=2$$

Number of states required for execution =  $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$ 

Note: \* Depends on which on-chip peripheral module is accessed. See section 23.1, F Addresses (Address Order).

Rev. 4.00 Aug 23, 2006 Page 550 of 594 REJ09B0093-0400



	ADDX Rs, Rd	1	
AND	AND.B #xx:8, Rd	1	
	AND.B Rs, Rd	1	
	AND.W #xx:16, Rd	2	
	AND.W Rs, Rd	1	
	AND.L #xx:32, ERd	3	
	AND.L ERs, ERd	2	
ANDC	ANDC #xx:8, CCR	1	
BAND	BAND #xx:3, Rd	1	
	BAND #xx:3, @ERd	2	1
	BAND #xx:3, @aa:8	2	1
Bcc	BRA d:8 (BT d:8)	2	
	BRN d:8 (BF d:8)	2	
	BHI d:8	2	
	BLS d:8	2	
	BCC d:8 (BHS d:8)	2	
	BCS d:8 (BLO d:8)	2	
	BNE d:8	2	
	BEQ d:8	2	
	BVC d:8	2	
	BVS d:8	2	
	BPL d:8	2	
	BMI d:8	2	
	BGE d:8	2	

ADDS

ADDX

ADDS #1/2/4, ERd

ADDX #xx:8, Rd

Rev. 4.00 Aug 23, 2006 Pag

				-
	BCS d:16(BLO d:16)	2		
	BNE d:16	2		
	BEQ d:16	2		
	BVC d:16	2		
	BVS d:16	2		
	BPL d:16	2		
	BMI d:16	2		
	BGE d:16	2		
	BLT d:16	2		
	BGT d:16	2		
	BLE d:16	2		
BCLR	BCLR #xx:3, Rd	1		
	BCLR #xx:3, @ERd	2	2	
	BCLR #xx:3, @aa:8	2	2	
	BCLR Rn, Rd	1		
	BCLR Rn, @ERd	2	2	
	BCLR Rn, @aa:8	2	2	
BIAND	BIAND #xx:3, Rd	1		
	BIAND #xx:3, @ERd	2	1	
	BIAND #xx:3, @aa:8	2	1	
BILD	BILD #xx:3, Rd	1		
	BILD #xx:3, @ERd	2	1	

2

Rev. 4.00 Aug 23, 2006 Page 552 of 594 REJ09B0093-0400

BILD #xx:3, @aa:8



1

BIXOR #xx:3, @aa:8	2		1
BLD #xx:3, Rd	1		
BLD #xx:3, @ERd	2		1
BLD #xx:3, @aa:8	2		1
BNOT #xx:3, Rd	1		
BNOT #xx:3, @ERd	2		2
BNOT #xx:3, @aa:8	2		2
BNOT Rn, Rd	1		
BNOT Rn, @ERd	2		2
BNOT Rn, @aa:8	2		2
BOR #xx:3, Rd	1		
BOR #xx:3, @ERd	2		1
BOR #xx:3, @aa:8	2		1
BSET #xx:3, Rd	1		
BSET #xx:3, @ERd	2		2
BSET #xx:3, @aa:8	2		2
BSET Rn, Rd	1		
BSET Rn, @ERd	2		2
BSET Rn, @aa:8	2		2
BSR d:8	2	1	
BSR d:16	2	1	
BST #xx:3, Rd	1		
BST #xx:3, @ERd	2		2
	BLD #xx:3, Rd BLD #xx:3, @ERd BLD #xx:3, @aa:8 BNOT #xx:3, @aa:8 BNOT #xx:3, @ERd BNOT #xx:3, @aa:8 BNOT Rn, Rd BNOT Rn, @ERd BNOT Rn, @eRd BNOT Rn, @aa:8 BOR #xx:3, Rd BOR #xx:3, @ERd BOR #xx:3, Rd BSET #xx:3, Rd BSET #xx:3, @ERd BSET #xx:3, @ERd BSET #xx:3, @ERd BSET #xx:3, @ERd BSET #xx:3, @aa:8 BSET Rn, Rd BSET Rn, Rd BSET Rn, @ERd BSET Rn, @ERd BSET Rn, @ea:8 BSR d:8 BSR d:8 BSR d:16 BST #xx:3, Rd	BLD #xx:3, Rd 1 BLD #xx:3, @ERd 2 BLD #xx:3, @aa:8 2 BNOT #xx:3, @aa:8 2 BNOT #xx:3, @aa:8 2 BNOT #xx:3, @aa:8 2 BNOT Rn, Rd 1 BNOT Rn, @ERd 2 BNOT Rn, @aa:8 2 BNOT Rn, @aa:8 2 BNOT Rn, @aa:8 2 BOR #xx:3, Rd 1 BOR #xx:3, @ERd 2 BOR #xx:3, @eERd 2 BOR #xx:3, @eERd 2 BOR #xx:3, @aa:8 2 BSET #xx:3, Rd 1 BSET #xx:3, @aa:8 2 BSET #xx:3, @aa:8 2 BSET #xx:3, @aa:8 2 BSET Rn, Rd 1 BSET Rn, @ERd 2 BSET Rn, @ERd 2 BSET Rn, @eRd 2 BSET Rn, @eRd 2 BSET Rn, @aa:8 2 BSET Rn, @aa:8 2 BSET Rn, @aa:8 2 BSET Rn, @eRd 2 BSET Rn, @aa:8 2 BSR d:8 2 BSR d:8 2 BSR d:16 2	BLD #xx:3, Rd 1 BLD #xx:3, @ERd 2 BLD #xx:3, @aa:8 2 BNOT #xx:3, @aa:8 2 BNOT #xx:3, @aa:8 2 BNOT #xx:3, @aa:8 2 BNOT Rn, Rd 1 BNOT Rn, @ERd 2 BNOT Rn, @aa:8 2 BNOT Rn, @aa:8 2 BOR #xx:3, Rd 1 BOR #xx:3, @ERd 2 BOR #xx:3, @eRd 2 BOR #xx:3, @eRd 2 BOR #xx:3, @aa:8 2 BSET #xx:3, Rd 1 BSET #xx:3, @eRd 2 BSET #xx:3, @eRd 1 BSET #xx:3, @aa:8 2 BSET Rn, Rd 1 BSET Rn, @eRd 2 BSET Rn, @aa:8 2 BSET Rn, @eRd 3 BSET Rn, @eRd 3 BSET Rn, @eRd 4 BSET Rn, @eRd 4 BSET Rn, @eRd 5 BSET Rn, @eRd 6 BSET Rn, @eRd 6 BSET Rn, @eRd 7 BSET Rn, @eRd 1



BST #xx:3, @aa:8

Rev. 4.00 Aug 23, 2006 Pag

	BXOR #xx:3, @aa:8	2	1
СМР	CMP.B #xx:8, Rd	1	
	CMP.B Rs, Rd	1	
	CMP.W #xx:16, Rd	2	
	CMP.W Rs, Rd	1	
	CMP.L #xx:32, ERd	3	
	CMP.L ERs, ERd	1	
DAA	DAA Rd	1	
DAS	DAS Rd	1	
DEC	DEC.B Rd	1	
	DEC.W #1/2, Rd	1	
	DEC.L #1/2, ERd	1	
DUVXS	DIVXS.B Rs, Rd	2	
	DIVXS.W Rs, ERd	2	
DIVXU	DIVXU.B Rs, Rd	1	
	DIVXU.W Rs, ERd	1	
EEPMOV	EEPMOV.B	2	2n+2* <sup>1</sup>
	EEPMOV.W	2	2n+2*1
EXTS	EXTS.W Rd	1	
	EXTS.L ERd	1	
EXTU	EXTU.W Rd	1	
	EXTU.L ERd	1	

Rev. 4.00 Aug 23, 2006 Page 554 of 594



	JSR @@aa:8	2	1	1			
LDC	LDC #xx:8, CCR	1					
	LDC Rs, CCR	1					
	LDC@ERs, CCR	2				1	
	LDC@(d:16, ERs), CCR	3				1	
	LDC@(d:24,ERs), CCR	5				1	
	LDC@ERs+, CCR	2				1	
	LDC@aa:16, CCR	3				1	
	LDC@aa:24, CCR	4				1	
MOV	MOV.B #xx:8, Rd	1					
	MOV.B Rs, Rd	1					
	MOV.B @ERs, Rd	1			1		
	MOV.B @(d:16, ERs), Rd	2			1		
	MOV.B @(d:24, ERs), Rd	4			1		
	MOV.B @ERs+, Rd	1			1		
	MOV.B @aa:8, Rd	1			1		
	MOV.B @aa:16, Rd	2			1		
	MOV.B @aa:24, Rd	3			1		
	MOV.B Rs, @Erd	1			1		
	MOV.B Rs, @(d:16, ERd)	2			1		
	MOV.B Rs, @(d:24, ERd)	4			1		
	MOV.B Rs, @-ERd	1			1		

MOV.B Rs, @aa:8

	MOV.W @aa:16, Rd	2	1
	MOV.W @aa:24, Rd	3	1
	MOV.W Rs, @ERd	1	1
	MOV.W Rs, @(d:16,ERd)	2	1
	MOV.W Rs, @(d:24,ERd)	4	1
MOV	MOV.W Rs, @-ERd	1	1
	MOV.W Rs, @aa:16	2	1
	MOV.W Rs, @aa:24	3	1
	MOV.L #xx:32, ERd	3	
	MOV.L ERs, ERd	1	
	MOV.L @ERs, ERd	2	2
	MOV.L @(d:16,ERs), ERd	3	2
	MOV.L @(d:24,ERs), ERd	5	2
	MOV.L @ERs+, ERd	2	2
	MOV.L @aa:16, ERd	3	2
	MOV.L @aa:24, ERd	4	2
	MOV.L ERs,@ERd	2	2
	MOV.L ERs, @(d:16,ERd)	3	2
	MOV.L ERs, @(d:24,ERd)	5	2
	MOV.L ERs, @-ERd	2	2
	MOV.L ERs, @aa:16	3	2
	MOV.L ERs, @aa:24	4	2

Rev. 4.00 Aug 23, 2006 Page 556 of 594 REJ09B0093-0400

MOVFPE @aa:16, Rd\*2

MOVTPE Rs,@aa:16\*2

2

2

MOVFPE

MOVTPE



1

1

	NOT.L ERU	1	
OR	OR.B #xx:8, Rd	1	
	OR.B Rs, Rd	1	
	OR.W #xx:16, Rd	2	
	OR.W Rs, Rd	1	
	OR.L #xx:32, ERd	3	
	OR.L ERs, ERd	2	
ORC	ORC #xx:8, CCR	1	
POP	POP.W Rn	1	
	POP.L ERn	2	
PUSH	PUSH.W Rn	1	
	PUSH.L ERn	2	
ROTL	ROTL.B Rd	1	
	ROTL.W Rd	1	
	ROTL.L ERd	1	
ROTR	ROTR.B Rd	1	
	ROTR.W Rd	1	
	ROTR.L ERd	1	
ROTXL	ROTXL.B Rd	1	

1

1

1

1

1

NOT

NOT.B Rd NOT.W Rd

NOT.L ERd

ROTXL.W Rd

ROTXL.L ERd

SHAR	SHAR.B Rd	1	
	SHAR.W Rd	1	
	SHAR.L ERd	1	
SHLL	SHLL.B Rd	1	
	SHLL.W Rd	1	
	SHLL.L ERd	1	
SHLR	SHLR.B Rd	1	
	SHLR.W Rd	1	
	SHLR.L ERd	1	
SLEEP	SLEEP	1	
STC	STC CCR, Rd	1	
	STC CCR, @ERd	2	1
	STC CCR, @(d:16,ERd)	3	1
	STC CCR, @(d:24,ERd)	5	1
	STC CCR,@-ERd	2	1
	STC CCR, @aa:16	3	1
	STC CCR, @aa:24	4	1
SUB	SUB.B Rs, Rd	1	
	SUB.W #xx:16, Rd	2	
	SUB.W Rs, Rd	1	
	SUB.L #xx:32, ERd	3	

1

1

Rev. 4.00 Aug 23, 2006 Page 558 of 594 REJ09B0093-0400

SUBS

SUB.L ERs, ERd

SUBS #1/2/4, ERd



NORC		AURC #XX.0, CCR
Notes:	1.	n: Specified value in R4L. The source and destination operands are accessed times respectively.
	2.	It can not be used in this LSI.

Arithmetic	ADD, CMP	BWL	BWL	_	_	_	_	_	_	_	
operations	SUB	WL	BWL	_	_	_	_	_	_	_	
	ADDX, SUBX	В	В	_	_	_	_	_	_	_	Γ
	ADDS, SUBS	_	L	-	_	_	_		_	_	Γ
	INC, DEC	_	BWL	_	_	_	_	_	_	_	Γ
	DAA, DAS	_	В		_	_	_	_	_	_	Γ
	MULXU,	_	BW	-	_	_	_	_	_	_	
	MULXS,										
	DIVXU,										
	DIVXS										
	NEG	_	BWL	_	_	_	_	_	_	_	
	EXTU, EXTS	_	WL	_	_	_	_	_	_	_	
Logical	AND, OR, XOR	_	BWL		_	_	_	_	_	_	
operations	NOT	_	BWL		_	_	_	_	_	_	
Shift operations		_	BWL	_	_	_	_	_	_	_	
Bit manipula	tions	_	В	В	_	_	_	В	_	_	
Branching	BCC, BSR	_	_	_	_	_	_	_	_	_	Γ
instructions	JMP, JSR	_	_	0	_	_	_	_	_	_	
	RTS	_	_		_	_	_	_	_	0	
System	RTE	_	_	-	_	_	_	_	_	_	
control	SLEEP	_	_	-	_	_	_	_	_	_	
instructions	LDC	В	В	W	W	W	W	_	W	W	
	STC	_	В	W	W	W	W	_	W	W	
	ANDC, ORC,	В		_	_	_	_	_	_	_	
	XORC										
	NOP	_	_	_	_		_			_	

transfer

instructions

POP, PUSH

MOVFPE, MOVTPE

Rev. 4.00 Aug 23, 2006 Page 560 of 594 REJ09B0093-0400

Block data transfer instructions




Figure B.1 (a) Port 1 Block Diagram (P16) (F-ZTAT Version)

PDR1: Port data register 1
PCR1: Port control register 1
PUCR1: Port pull-up control register 1

Figure B.1 (b) Port 1 Block Diagram (P16) (Masked ROM Version)




Figure B.1 (c) Port 1 Block Diagram (P15 to P12)







Figure B.1 (d) Port 1 Block Diagram (P11, P10)






Figure B.2 (b) Port 3 Block Diagram (P37) (Masked ROM Version)

Rev. 4.00 Aug 23, 2006 Page 564 of 594






Figure B.2 (c) Port 3 Block Diagram (P36) (F-ZTAT Version)




Figure B.2 (d) Port 3 Block Diagram (P36) (Masked ROM Version)



Rev. 4.00 Aug 23, 2006 Pag




Figure B.2 (e) Port 3 Block Diagram (P32)




Figure B.2 (f) Port 3 Block Diagram (P31)




Figure B.2 (g) Port 3 Block Diagram (P30)

Rev. 4.00 Aug 23, 2006 Page 568 of 594






Figure B.3 (a) Port 4 Block Diagram (P42)




Figure B.3 (b) Port 4 Block Diagram (P41)

Rev. 4.00 Aug 23, 2006 Page 570 of 594






Figure B.3 (c) Port 4 Block Diagram (P40)




Figure B.4 Port 5 Block Diagram

Rev. 4.00 Aug 23, 2006 Page 572 of 594



PDR6: Port data register 6
PCR6: Port control register 6
PUCR6: Port pull-up control register 6
n = 7 to 0

Figure B.5 Port 6 Block Diagram




Figure B.6 Port 7 Block Diagram



Rev. 4.00 Aug 23, 2006 Pag

PDR8: Port data register 8
PCR8: Port control register 8
n = 7 to 0

Figure B.7 Port 8 Block Diagram




Figure B.8 (a) Port 9 Block Diagram (P93)

Rev. 4.00 Aug 23, 2006 Page 574 of 594






Figure B.8 (b) Port 9 Block Diagram (P92)




Figure B.8 (c) Port 9 Block Diagram (P91, P90)




Figure B.9 Port A Block Diagram

Rev. 4.00 Aug 23, 2006 Page 576 of 594






Figure B.10 (a) Port B Block Diagram (PB7 to PB3)




Figure B.10 (b) Port B Block Diagram (PB2 to PB0)

Rev. 4.00 Aug 23, 2006 Page 578 of 594



	•			•			
P67 to P60	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	
P77 to P70	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	
P87 to P80	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	
P93 to P90	High impedance	Retained	Retained	High impedance*	Functioning	Functioning	
PA3 to PA0	High	Retained	Retained	High	Functioning	Functioning	

High impedance High

Registers are retained and output level is high impedance.

Retained

High

impedance\*

impedance\*

High

impedance

High

impedance impedance\*

Functioning

Functioning

High impedance

P57 to P50

PB7 to PB5, PB4,

PB3, PB2 to PB0

Notes: \*

High

impedance

impedance

impedance

High

Retained

		specifications	HD64F38076RW10W
			HD64F38076RLP10WV
Masked RO version		Regular specifications	HD64338076RH
	version		HD64338076RW
			HD64338076RLPV
			HCD64338076R
		Wide-range specifications	HD64338076RHW
			HD64338076RWW
			HD64338076RLPWV

Wide-range

11D041 30070KLF 10V

HCD64F38076RC4

HCD64F38076RC10

HD64F38076RH10W

1 3007 OILE 10 V

F38076H10

F38076W10

38076(\*\*\*)H

38076(\*\*\*)W

38076(\*\*\*)H

38076(\*\*\*)W 38076R(\*\*\*)LPWV

38076R(\*\*\*)LPV

F38076RLP10WV

Chip

Chip

80 pin QFF

80 pin TQF

80 pin P-Ti (TLP-85V)

80 pin QFF

80 pin TQF

80 pin P-T

(TLP-85V)

80 pin TQF

80 pin P-T

(TLP-85V)

Chip 80 pin QFF

Rev. 4.00 Aug 23, 2006 Page 580 of 594

			HCD64338074R
		Wide-range specifications	HD64338074RHW
			HD64338074RWW
			HD64338074RLPWV
H8/38073R Masked ROM version	Masked ROM	Regular specifications	HD64338073RH
		HD64338073RW	
			HD64338073RLPV
			HCD64338073R
		Wide-range specifications	HD64338073RHW
			HD64338073RWW
			HD64338073RLPWV

Masked ROM Regular specifications HD64338074RH

HD64338074RW

HD64338074RLPV

[Legend] (\*\*\*): ROM code

H8/38074R

version



Rev. 4.00 Aug 23, 2006 Pag

REJ09

(TLP-85V

80 pin QF

80 pin TC

80 pin P-(TLP-85V Chip

80 pin QF

80 pin TC

80 pin P-(TLP-85V

80 pin QF

80 pin TC

80 pin P-(TLP-85V Chip

80 pin QF

80 pin TC

80 pin P-(TLP-85V

38074(\*\*\*)H

38074(\*\*\*)W

38074(\*\*\*)H

38074(\*\*\*)W 38074R(\*\*\*)LPWV

38073(\*\*\*)H

38073(\*\*\*)W

38073(\*\*\*)H

38073(\*\*\*)W

38073R(\*\*\*)LPWV

38073R(\*\*\*)LPV

38074R(\*\*\*)LPV

Rev. 4.00 Aug 23, 2006 Page 582 of 594






Figure D.1 Package Dimensions (FP-80A)





Figure D.2 Package Dimensions (TFP-80C)

Rev. 4.00 Aug 23, 2006 Page 584 of 594





Dimension is Reference Symbol D 7. 7. Е Α е 0.30 х у У 1 SD SE 0.5 0.5

Figure D.3 Package Dimensions (TLP-85V)

Rev. 4.00 Aug 23, 2006 Pag

. Unit: mm

Figure E.1 Cross-Sectional View of Chip (HCD64338076R, HCD64338075R, HCD64338074R, and HCD64338073R)




Figure E.2 Cross-Sectional View of Chip (HCD64F38076R)






Figure F.1 Bonding Pad Form (HCD64538076R, HCD64338076R, HCD64338075R, HCD64338074R, and HCD64




Figure G.1 Chip Tray Specifications (HCD64338076R, HCD64338075R, HCD64338074R, and HCD64338073R)

Rev. 4.00 Aug 23, 2006 Page 588 of 594






Figure G.2 Chip Tray Specifications (HCD64F38076R)

Rev. 4.00 Aug 23, 2006 Page 590 of 594



Addressing modes43	Exception handling
Arithmetic operations instructions	
Asynchronous Event Counter (AEC) 279	
Asynchronous mode	${f F}$
	Flash memory
	Framing error
В	Free-running count operation
Bit manipulation instructions	
Bit rate	
Bit synchronous circuit456	G
Block data transfer instructions41	General registers
Boot mode141	
Boot program140	
Branch instructions	Н
Break	Hardware protection
C	
	I
Clock pulse generators	I/O ports
•	I <sup>2</sup> C bus format
Clocked synchronous serial format	I <sup>2</sup> C bus interface 2 (IIC2)
Condition field 42	Immediate
Condition-code register (CCR)27	Initial setting procedure
Counter operation	Input capture function
CPU23	Input capture signal timing



Erase/erase-verify.....

Error protection.....

M	Register field
Mark state	Register indirect
Memory indirect	Register indirect with displacemen
Memory map	Register indirect with post-increme
Module standby function	Register indirect with pre-decreme
•	Registers ABRKCR2464, 471
N	ABRKSR2 466, 471
Noise canceler	ADRR 387, 473
Noise cancelei 430	ADSR389, 473
	AEGSR 283, 472
0	AMR 388, 473
	BAR2H 466, 472
On-board programming modes	BAR2L466, 472
Operation field 42	BDR2H 466, 472
Output compare output timing	BDR2L466, 472
Overrun error	BGRMR 409, 472
	BRR 319, 472
	CKSTPR1 113, 475
P	CKSTPR2 113, 475
Package 2	EBR1138, 470
Parity error	ECCR284, 472

Realtime clock (RTC)..... Register direct

ECH ...... 287, 472

ECL......287, 472

ECPWCR ..... 281, 472

ECPWDR......282, 472

RENESAS

Pin assignment......4

Power-down modes ...... 109

	RENE	ESΛS	REJ09
			ug 23, 2006 Pag
	, , ,		,
		TCRF	
		TCR	
	176, 474, 480, 485	TCNT	
	171, 474, 480, 485	TC	
		SYSCR2	
	158, 474, 480, 485	SYSCR1	*
	192, 474, 480, 486	SUB32CR	
	189, 474, 480, 486	SSR	
	186, 474, 480, 486	SPCR	
	184, 474, 480, 486	SMR	
		SCSR4	
	176, 474, 480, 486	SCR4	
	172, 474, 480, 486	SCR3	
	167, 474, 480, 486	SAR	*
		RWKDR	
		RTCFLG	
		RTCCSR	
		RTCCR2	
		RTCCR1	
		RSECDR RSR	
		RMINDR	
		RHRDR	*
		RDR	
		PWDR	
		PWCR	
INITM	02 171 101 106	DWCD	200 47

ICSR ...... 433, 471, 477, 483

IEGR......73, 474, 481, 486

IENR...... 75, 474, 481, 486

PUCR3 ...... 167, 47

PUCR5 ...... 177, 47

PUCR6......181, 47

KOM	133	Toggle output Transfer rate
S		
Serial Communication Interface 3	305	$\mathbf{V}$
Serial Communication Interface 4	359	Vector address
Shift instructions	36	
Slave address	438	
Sleep mode	121	$\mathbf{W}$
Software protection	150	Watchdog timer
Stack pointer (SP)	26	Waveform output by compare ma
Standby mode	121	wavelorm output by compare man

TCNT count timing.....

Timer F .....

TSYR.....247, 470, 476, 482

WEGR ......74, 472, 478, 484

Rev. 4.00 Aug 23, 2006 Page 594 of 594

## Renesas 16-Bit Single-Chip Microcomputer Hardware Manual H8/38076R Group

Publication Date: Rev.1.00, November 2003

Rev.4.00, August 23, 2006

Published by: Sales Strategic Planning Div.

Renesas Technology Corp.

Edited by: Customer Support Department

Global Strategic Communication Div.

Renesas Solutions Corp.

©2006. Renesas Technology Corp., All rights reserved. Printed in Japan.



## **RENESAS SALES OFFICES**

http://www.re

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.

Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86 × (21) 5877-1818, Fax: <66 × (21) 6887-7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852-2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: -655-6213-0200, Fax: -655-6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bidg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Tel: <603-7955-9390, Fax: <603-7955-9510

## H8/38076R Group Hardware Manual



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Microprocessors - MPU category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MC68302EH20C MC7457RX1000LC MC7457RX1267LC MC7457VG1267LC A2C00010998 A A2C52004004 R5F117BCGNA#20
R5F52106BDLA#U0 R5S72690W266BG#U0 ADJ3400IAA5DOE MPC8245TVV266D MPC8245TZU300D MPC8260ACVVMHBB
MPC8323ECVRAFDCA MPC8536ECVJAVLA BOXNUC5PGYH0AJ 20-668-0024 P1010NSN5DFB P2010NSN2MHC P2020NXE2HHC
P5020NSE7QMB P5020NSE7TNB P5020NSE7VNB LS1020ASN7KQB LS1020AXN7HNB LS1020AXN7KQB A2C00010729 A
A2C00039344 T1022NSE7MQB T1022NXN7PQB T1023NSE7MQA T1024NXE7PQA T1042NSE7MQB T1042NSN7MQB
T1042NXN7WQB T2080NSE8TTB T2080NSN8PTB T2080NXE8TTB T2081NXN8TTB R5F101AFASP#V0 MC68302CEH20C
TS68040MF33A MPC8260ACVVMIBB MPC8280CZUUPEA MPC8313ECVRAFFC MPC8313ECVRAGDC MPC8313EVRADDC
MPC8313EVRAFFC MPC8313VRADDC MPC8314CVRAGDA