## NCP6914

## 5 Channel PMIC: 1 DCDC Converter and 4 LDOs

The NCP6914 integrated circuits are part of the ON Semiconductor mini power management IC family (PMIC). They are optimized to supply battery powered portable application sub-systems such as camera function and microprocessors. These devices integrate 1 high efficiency 800 mA Step-down DC to DC converter with DVS (Dynamic Voltage Scaling) and four low-dropout (LDO) voltage regulators in a WLCSP20 $1.77 \times 2.06 \mathrm{~mm}$ package.

## Features

- 1 DCDC Converter ( $3 \mathrm{MHz}, 1 \mu \mathrm{H} / 10 \mu \mathrm{~F}, 800 \mathrm{~mA}$ )
- Peak Efficiency 95\%
- Programmable Output Voltage from 0.6 V to 3.3 V by 12.5 mV Steps
- 4 Low Noise - Low Dropout Regulators ( 300 mA )
- Programmable Output Voltage from 1.0 V to 3.3 V by 50 mV Steps
- $50 \mu \mathrm{~V}_{\text {rms }}$ Typical Low Output Noise
- Control
- $400 \mathrm{kHz} / 3.4 \mathrm{MHz} \mathrm{I}{ }^{2} \mathrm{C}$ Compatible
- Hardware Enable Pin
- Power Good and Interrupt Output Pin
- External Synchronization
- Customizable Power Up Sequencer
- Extended Input Voltage Range 2.3 V to 5.5 V
- Optimized Power Efficiency
- $72 \mu \mathrm{~A}$ Very Low Quiescent Current at No Load
- Less than $1 \mu \mathrm{~A}$ Off Mode Current
- Small Footprint: Package 1.77 x 2.06 mm WLCSP
- These are $\mathrm{Pb}-F r e e ~ D e v i c e s ~$


## Typical Applications

- Cellular Phones
- Digital Cameras
- Personal Digital Assistant and Portable Media Player
- GPS Systems




## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 35 of this data sheet.


Figure 2. Functional Block Diagram

## NCP6914

D

Figure 3. Pin Out (Top View)
Table 1. PINOUT DESCRIPTION

| Pin | Name | Type | Description |
| :---: | :---: | :---: | :---: |
| POWER |  |  |  |
| B3 | AVIN | Analog Input | Analog Supply. This pin is the device analog and digital supply. A $1.0 \mu \mathrm{~F}$ ceramic capacitor or larger must bypass this input to ground. This capacitor should be placed as close as possible to this pin. |
| A4 | VBG | Analog Output | Reference Voltage. A $0.1 \mu \mathrm{~F}$ ceramic capacitor must bypass this pin to the system ground. |
| B4 | AGND | Analog Ground | Analog Ground. Analog and digital modules ground. Must be connected to the system ground. |

## CONTROL AND SERIAL INTERFACE

| C1 | HWEN | Digital Input | Hardware Enable. Active high will enable the part. There is an internal pull down resistor on this pin. |
| :--- | :---: | :--- | :--- |
| C3 | SYNC | Digital Input | External Synchronization Input. |
| D2 | SCL | Digital Input | I $^{2}$ C interface Clock. |
| C2 | SDA | Digital <br> Input/Output | I $^{2}$ C interface Data. |
| B2 | PG | Digital Output | Power Good. Open drain output. |
| D3 | INTB | Digital Output | Interrupt. Open drain output. |

DCDC CONVERTER

| D1 | PVIN1 | Power Input | DCDC Power Supply. This pin must be decoupled to ground by a 4.7 $\mu$ F ceramic capacitor. This <br> capacitor should be placed as close as possible to this pin. |
| :---: | :---: | :---: | :--- |
| E2 | SW1 | Power Output | DCDC Switch Power. This pin connects the power transistors to one end of the inductor. Typical <br> application uses $1.0 \mu$ inductor; refer to application section for more information. |
| E3 | FB1 | Analog Input | DCDC Feedback Voltage. This pin is the input to the error amplifier and must be connected to the <br> output capacitor. |
| E1 | PGND1 | Power <br> Ground | DCDC Power Ground. This pin is the power ground and carries the high switching current. A high <br> quality ground must be provided to prevent noise spikes. A local ground plane is recommended to <br> avoid high-density current flow in a limited PCB track. |

LDO REGULATORS

| D4 | VIN12 | Power Input | LDO 1\&2 Power Supply. |
| :---: | :---: | :---: | :--- |
| C4 | VOUT1 | Power Output | LDO 1 Output Power. This pin requires a $2.2 \mu$ F decoupling capacitor. |
| E4 | VOUT2 | Power Output | LDO 2 Output Power. This pin requires a $2.2 \mu \mathrm{~F}$ decoupling capacitor. |
| A2 | VIN3 | Power Input | LDO 3 Power Supply. |
| A3 | VOUT3 | Power Output | LDO 3 Output Power. This pin requires a $2.2 \mu \mathrm{~F}$ decoupling capacitor. |
| A1 | VIN4 | Power Input | LDO 4 Power Supply. |
| B1 | VOUT4 | Power Output | LDO 4 Output Power. This pin requires a $2.2 \mu \mathrm{~F}$ decoupling capacitor. |

Table 2. MAXIMUM RATINGS
(Note 1)

| Symbol | Rating | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {A }}$ | Analog and power pins: AVIN, PVIN1, SW1, VIN12, VIN3, VIN4, VOUT1, VOUT2, VOUT3, VOUT4, PG, INTB, FB1, VBG | -0.3 to +6.0 | V |
| $\begin{aligned} & V_{D G} \\ & \mathrm{I}_{\mathrm{DG}} \end{aligned}$ | Digital pins: SCL, SDA, HWEN, SYNC: Input voltage Input current | $\begin{gathered} -0.3 \text { to } \mathrm{V}_{\mathrm{A}}+0.3 \leq 6.0 \\ 10 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~mA} \end{gathered}$ |
| ESD HBM | Human Body Model (HBM) ESD Rating (Note 2) | 2000 | V |
| ESD MM | Machine Model (MM) ESD Rating (Note 2) | 200 | V |
| ILU | Latch up current: (Note 3) All digial pins All other pins | $\begin{gathered} \pm 10 \\ \pm 100 \end{gathered}$ | mA |
| TSTG | Storage Temperature Range | -65 to + 150 | ${ }^{\circ} \mathrm{C}$ |
| TJMAX | Maximum Junction Temperature | -40 to +150 | ${ }^{\circ} \mathrm{C}$ |
| MSL | Moisture Sensitivity (Note 4) | Level 1 |  |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. All voltages are related to AGND.
2. ESD rated the following:

Human Body Model (HBM) $\pm 2.0 \mathrm{kV}$ per JEDEC standard: JESD22-A114.
Machine Model (MM) $\pm 200$ V per JEDEC standard: JESD22-A115.
3. Latch up Current per JEDEC standard: JESD78 class II.
4. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

Table 3. RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{AV}_{\mathrm{IN}}, \mathrm{PV}_{\mathrm{IN}}$ | Power Supply |  | 2.3 | - | 5.5 | V |
| $L^{\text {do }}$ VIN | LDO Input Voltage Range |  | 1.7 | - | 5.5 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Ambient Temperature Range |  | -40 | 25 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Junction Temperature Range (Note 6) |  | -40 | 25 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{R}_{\theta \mathrm{JA}}$ | Thermal Resistance Junction-to-Ambient (Note 7) | CSP-20 on Demo-board | - | 60 | - | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $P_{\text {D }}$ | Power Dissipation Rating (Note 8) | $\mathrm{T}_{\mathrm{A}} \leq 85^{\circ} \mathrm{C}$ | - | 660 | - | mW |
| $P_{\text {D }}$ | Power Dissipation Rating (Note 8) | $\mathrm{T}_{\mathrm{A}}=40^{\circ} \mathrm{C}$ | - | 1400 | - | mW |
| L | Inductor for DCDC Converter (Note 5) |  | 0.47 | 1 | 2.2 | $\mu \mathrm{H}$ |
| Co | Output Capacitor for DCDC Converter (Note 5) |  | - | 10 | - | $\mu \mathrm{F}$ |
|  | Output Capacitors for LDO (Note 5) |  | 1.20 | 2.2 | - | $\mu \mathrm{F}$ |
| $\mathrm{C}_{\mathrm{in}}$ | Input Capacitor for DCDC Converter (Note 5) |  | - | 4.7 | - | $\mu \mathrm{F}$ |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.
5. Refer to the Application Information section of this data sheet for more details.
6. The thermal shutdown set to $150^{\circ} \mathrm{C}$ (typical) avoids potential irreversible damage on the device due to power dissipation.
7. The $\mathrm{R}_{\theta \mathrm{JA}}$ is dependent of the PCB heat dissipation. Board used to drive this data was a NCP6914EVB board. It is a multilayer board with 1 -once internal power and ground planes and 2-once copper traces on top and bottom of the board.
8. The maximum power dissipation ( $\mathrm{P}_{\mathrm{D}}$ ) is dependent by input voltage, maximum output current and external components selected.
$R_{\theta J A}=\frac{125-T_{A}}{P_{D}}$

Table 4. ELECTRICAL CHARACTERISTICS
Min \& Max Limits apply for $\mathrm{T}_{\mathrm{J}}$ up to $+125^{\circ} \mathrm{C}$ unless otherwise specified. $\mathrm{AV}_{\mathbb{I N}}=\mathrm{P}_{\mathbb{I N} 1}=\mathrm{V}_{\mathbb{I N} 12}=\mathrm{V}_{\mathbb{I N} 3}=\mathrm{V}_{\mathbb{I N} 4}=3.6 \mathrm{~V}$ (unless otherwise noted). $\operatorname{DCDC}$ Output Voltage $=1.2 \mathrm{~V}, \mathrm{LDO1} \mathrm{\& 2}=1.8 \mathrm{~V}, \mathrm{LDO3} \mathrm{\& 4}=2.8 \mathrm{~V}$, Typical values are referenced to $\mathrm{T}_{J}=+25^{\circ} \mathrm{C}$ and default configuration (Note 10)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY CURRENT: PINS AVIN - PVIN1 |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{Q}}$ | Operating Quiescent Current | $\begin{gathered} \text { DCDC on - no load - no switching } \\ \text { LDOs off } \\ T_{A}=\text { up to }+85^{\circ} \mathrm{C} \end{gathered}$ | - | 32 | 70 | $\mu \mathrm{A}$ |
|  |  | DCDC on - no load - no switching LDOs on - no load $\mathrm{T}_{\mathrm{A}}=$ up to $+85^{\circ} \mathrm{C}$ | - | 72 | 190 |  |
|  |  | DCDC Off <br> All LDOs on - no load $\mathrm{T}_{\mathrm{A}}=$ up to $+85^{\circ} \mathrm{C}$ | - | 55 | 100 | $\mu \mathrm{A}$ |
| $I_{\text {SLEEP }}$ | Product Sleep Mode Current | HWEN on DCDC and all LDOs off $\mathrm{T}_{\mathrm{A}}=$ up to $+85^{\circ} \mathrm{C}$ | - | 7 | 15 | $\mu \mathrm{A}$ |
| IOFF | Product Off Current | HWEN off $\mathrm{I}^{2} \mathrm{C}$ interface disabled $\begin{aligned} \mathrm{V}_{\mathrm{IN}} & =2.3 \mathrm{~V} \text { to } 5.5 \mathrm{~V} \\ \mathrm{~T}_{\mathrm{A}} & =\text { up to }+85^{\circ} \mathrm{C} \end{aligned}$ | - | 0.1 | 2.0 | $\mu \mathrm{A}$ |

DCDC Converter

| $\mathrm{PV}_{\text {IN }}$ | Input Voltage Range |  | 2.3 | - | 5.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ioutmax | Maximum Output Current |  | 0.8 | - | - | A |
| $\Delta_{\text {VOUT }}$ | Output Voltage DC Error | $\begin{gathered} \mathrm{IO}=300 \mathrm{~mA}, \mathrm{PWM} \text { mode } \\ \mathrm{T}_{\mathrm{A}}=\text { up to }+85^{\circ} \mathrm{C} \end{gathered}$ | -1 | 0 | 1 | \% |
| Fsw | Switching Frequency |  | 2.7 | - | 3.3 | MHz |
| RONHS | P-Channel MOSFET On Resistance | From PVIN1 to $\mathrm{SW} 1, \mathrm{~T}_{\mathrm{A}}=$ up to $+85^{\circ} \mathrm{C}$ Guarantee by design and characterization, production tested at Vin $=3.6 \mathrm{~V}$ | - | 230 | - | $\mathrm{m} \Omega$ |
| RONLS | N-Channel MOSFET On Resistance | From SW1 to PGND1, $\mathrm{T}_{\mathrm{A}}$ up to $85^{\circ} \mathrm{C}$ Guarantee by design and characterization, production tested at Vin $=3.6 \mathrm{~V}$ | - | 200 | - | $\mathrm{m} \Omega$ |
| IPK | Peak Inductor Current | $\begin{gathered} \text { Open loop } \\ 2.3 \mathrm{~V} \leq \mathrm{PV}_{\text {IN }} \leq 5.5 \mathrm{~V} \end{gathered}$ | 1.0 | 1.3 | 1.6 | A |
|  | Load Regulation | Iout from 300 mA to Ioutmax | - | 5 | - | $\mathrm{mV} / \mathrm{A}$ |
|  | Line Regulation | $\begin{gathered} \mathrm{IOUT}=300 \mathrm{~mA} \\ 2.3 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq 5.5 \mathrm{~V} \end{gathered}$ | - | 0 | - | \%/V |
| D | Maximum Duty Cycle |  | - | 100 | - | \% |
| ${ }_{\text {tstart }}$ | Soft-Start Time | Time from $\mathrm{I}^{2} \mathrm{C}$ command ACK to $90 \%$ of Output Voltage | - | - | 1 | ms |
| R DISDCDC | DCDC Active Output Discharge |  | - | 7 | - | $\Omega$ |

LDO1 AND LDO2

| $\mathrm{V}_{\text {IN } 12}$ | LDO1 and LDO2 input voltage Range 300 mA load | $\mathrm{V}_{\text {OUT }} \leq 1.3 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=300 \mathrm{~mA}$ | 1.7 | - | 5.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\text {OUT }}>1.3 \mathrm{~V}$, I IOUT $=300 \mathrm{~mA}$ | $\mathrm{V}_{\text {out }}+\mathrm{V}_{\text {DROP }}$ | - | 5.5 |  |
| Ioutmax1,2 | Maximum Output Current |  | 300 | - | - | mA |
| $\mathrm{ISC1}_{\text {1,2 }}$ | Short Circuit Protection |  | 360 | - | 700 | mA |

9. Devices that use non-standard supply voltages which do not conform to the intent $\mathrm{I}^{2} \mathrm{C}$ bus system levels must relate their input levels to the $\mathrm{V}_{\mathrm{DD}}$ voltage to which the pull-up resistors $\mathrm{R}_{\mathrm{P}}$ are connected.
10. Refer to the Application Information section of this data sheet for more details.
11. Guaranteed by design and characterized.

Table 4. ELECTRICAL CHARACTERISTICS
Min \& Max Limits apply for $\mathrm{T}_{\mathrm{J}}$ up to $+125^{\circ} \mathrm{C}$ unless otherwise specified. $\mathrm{AV}_{\mathbb{I N}}=P \mathrm{~V}_{\mathbb{I N} 1}=\mathrm{V}_{\mathbb{I N 1 2}}=\mathrm{V}_{\mathbb{I N} 3}=\mathrm{V}_{\mathbb{I N} 4}=3.6 \mathrm{~V}$ (unless otherwise noted). DCDC Output Voltage $=1.2 \mathrm{~V}, \mathrm{LDO} \& 2=1.8 \mathrm{~V}, \mathrm{LDO} \& 4=2.8 \mathrm{~V}$, Typical values are referenced to $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ and default configuration (Note 10)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

LDO1 AND LDO2

| $\Delta \mathrm{V}_{\text {OUT1,2 }}$ | Output Voltage Accuracy DC | IOUT $=300 \mathrm{~mA}$ | -2 | $\mathrm{V}_{\text {NOM }}$ | +2 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Load Regulation | $\mathrm{l}_{\text {Out }}=0 \mathrm{~mA}$ to 300 mA | - | 0.4 | - | \% |
|  | Line Regulation | $\begin{gathered} \mathrm{V}_{\text {IN }}=\max \left(1.7 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}+\mathrm{V}_{\text {DROP }}\right) \text { to } \\ 5.5 \mathrm{~V} \\ \mathrm{I}_{\text {OUT }}=300 \mathrm{~mA} \end{gathered}$ | - | 0.3 | - | \% |
| $\mathrm{V}_{\text {DROP }}$ | Dropout Voltage | $\begin{gathered} \text { I OUT }=300 \mathrm{~mA}, \\ \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {NOM }}-2 \% \end{gathered}$ | - | 140 | 400 | mV |
| PSRR | Ripple Rejection | $\mathrm{F}=1 \mathrm{kHz}$, $\mathrm{l}_{\text {OUT }}=150 \mathrm{~mA}$ | - | -75 | - | dB |
|  |  | $\mathrm{F}=10 \mathrm{kHz}$, IOUT $=150 \mathrm{~mA}$ | - | -60 | - |  |
| Noise |  | $10 \mathrm{~Hz} \rightarrow 100 \mathrm{kHz}$, I I OUT $=150 \mathrm{~mA}$ | - | 50 | - | $\mu \mathrm{V}$ |
| R ${ }_{\text {DISLDO1,2 }}$ | LDO Active Output Discharge |  | - | 25 | - | $\Omega$ |

LDO3 and LDO4

| $\mathrm{V}_{\mathrm{IN} 3}, \mathrm{~V}_{\text {IN } 4}$ | LDO3 and LDO4 Input Voltage | $\mathrm{V}_{\text {OUT }} \leq 1.5 \mathrm{~V}$, I OUT $=300 \mathrm{~mA}$ | 1.7 | - | 5.5 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\text {OUT }}>1.5 \mathrm{~V}$, $\mathrm{I}_{\text {OUT }}=300 \mathrm{~mA}$ | $\mathrm{V}_{\text {out }}+\mathrm{V}_{\text {DROP }}$ | - | 5.5 |  |
| Ioutmax3,4 | Maximum Output Current |  | 300 | - | - | mA |
| $\mathrm{I}_{\mathrm{SC} 3,4}$ | Short Circuit Protection |  | 360 | - | 700 | mA |
| $\Delta \mathrm{V}_{\text {OUT }}$ | Output Voltage Accuracy | IOUT $=300 \mathrm{~mA}$ | -2 | $\mathrm{V}_{\text {NOM }}$ | +2 | \% |
|  | Load Regulation | $\mathrm{l}_{\text {Out }}=0 \mathrm{~mA}$ to 300 mA | - | 0.4 | - | \% |
|  | Line Regulation | $V_{\text {DROP }}$ to 5.5 V <br> lout $=300 \mathrm{~mA}$ | - | 0.3 | - | \% |
| V ${ }_{\text {DROP }}$ | Dropout Voltage | $\begin{gathered} \text { lOUT }=300 \mathrm{~mA} \\ \mathrm{~V}_{\text {OUT }}=\mathrm{V}_{\text {NOM }}-2 \% \end{gathered}$ | - | 90 | 200 | mV |
| PSRR | Ripple Rejection | $\mathrm{F}=1 \mathrm{kHz}$, $\mathrm{I}_{\text {OUT }}=150 \mathrm{~mA}$ | - | -75 | - | dB |
|  |  | $\mathrm{F}=10 \mathrm{kHz}$, $\mathrm{l}_{\text {OUT }}=150 \mathrm{~mA}$ | - | -60 | - |  |
| Noise |  | $10 \mathrm{~Hz} \rightarrow 100 \mathrm{kHz}$, I ${ }_{\text {OUT }}=150 \mathrm{~mA}$ | - | 50 | - | $\mu \mathrm{V}$ |
| R ${ }_{\text {DISLDO3,4 }}$ | LDO Active Output Discharge |  | - | 25 | - | $\Omega$ |

SYNC

| $\begin{gathered} \text { CLKINPK-P } \\ K \end{gathered}$ | Input Clock Signal Amplitude | Square waveform, $3 \mathrm{MHz} /$, $50 \% \mathrm{DC}$ | 800 | - | - | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Sine Waveform, 3 MHz | 800 | - | - |  |
| $\mathrm{CLKIN}_{\text {DC }}$ | Input Clock Signal Duty Cycle | Square waveform, 3 MHz | 30 | - | - | \% |
| $\mathrm{CLKIN}_{V}$ | Input Clock Voltage Level | Sine waveform, 3 MHz , (Note 11) | -0.3 | - | 5.0 | V |
| ${ }^{\text {f CLOCKINT }}$ | External Synchronization Clock Range | After Divider Ratio (Note 11) | 2.55 | - | 3.45 | MHz |
| $\mathrm{f}_{\text {Range }}$ | External Synchronization Operating Frequency Range | Square signal 50\% Duty Cycle Input Signal on SYNC pin SYNCRATIO $=00001 \mathrm{~b}$ to 01100 b SYNCAUTO = 1 (Note 11) | 2.55 | - | 100 | MHz |
| CLKIN ${ }_{\text {PK-PK }}$ | Input clock signal amplitude | Square waveform, $3 \mathrm{MHz} /$, $50 \% \mathrm{DC}$ | 800 | - | - | mV |

9. Devices that use non-standard supply voltages which do not conform to the intent $\mathrm{I}^{2} \mathrm{C}$ bus system levels must relate their input levels to the $\mathrm{V}_{\mathrm{DD}}$ voltage to which the pull-up resistors $\mathrm{R}_{\mathrm{P}}$ are connected.
10. Refer to the Application Information section of this data sheet for more details.
11. Guaranteed by design and characterized.

Table 4. ELECTRICAL CHARACTERISTICS
Min \& Max Limits apply for $\mathrm{T}_{\mathrm{J}}$ up to $+125^{\circ} \mathrm{C}$ unless otherwise specified. $\mathrm{AV}_{\mathbb{I N}}=P \mathrm{~V}_{\mathbb{I N} 1}=\mathrm{V}_{\mathbb{I N 1 2}}=\mathrm{V}_{\mathbb{I N} 3}=\mathrm{V}_{\mathbb{I N} 4}=3.6 \mathrm{~V}$ (unless otherwise noted). $\operatorname{DCDC}$ Output Voltage $=1.2 \mathrm{~V}, \mathrm{LDO} \& 2=1.8 \mathrm{~V}, \mathrm{LDO} \& 4=2.8 \mathrm{~V}$, Typical values are referenced to $\mathrm{T}_{\mathrm{J}}=+25^{\circ} \mathrm{C}$ and default configuration (Note 10)

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| HWEN |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Positive Going Input High Voltage <br> Threshold |  | 1.1 | - | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Negative Going Input Low Voltage <br> Threshold |  | - | - | 0.4 | V |
| $\mathrm{t}_{\text {HWEN }}$ | Hardware Enable Filter | HWEN rising and falling (Note 11) | 4 | - | 9 | $\mu \mathrm{~s}$ |
| $\mathrm{I}_{\text {HWEN }}$ | Hardware Enable Pull-Down <br> (input bias current) |  | - | 0.1 | 1 | $\mu \mathrm{~A}$ |

PG

| $\mathrm{V}_{\text {PGL }}$ | Power Good Low Threshold | Vout falls down to cross the threshold <br> (percentage of FB voltage) | 86 | 90 of <br> $\mathrm{V}_{\text {NOM }}$ | 94 | $\%$ |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\text {PGHYS }}$ | Power Good Hysteresis | Vout rises up to cross the threshold <br> (percentage of Power Good Low <br> Threshold (VPGL) voltage) | 0 | 3 | 5 | $\%$ |
| $\mathrm{t}_{\mathrm{RT}}$ | Power Good Reaction Time for <br> DCDC | Falling (Note 11) <br> Rising (Note 11) | - |  |  |  |
| $\mathrm{V}_{\text {PGL }}$ | Power Good Low Output Voltage | IPG 5 mA | 5 | - | $\mu \mathrm{s}$ |  |
| $\mathrm{PG}_{\text {LK }}$ | Power Good Leakage Current | 3.6 V at PG pin when power good valid | - | - | 100 | nA |
| $\mathrm{V}_{\text {PGH }}$ | Power Good High Output Voltage | Open drain | - | - | 5.5 | V |

INTB

| $V_{\text {INTBL }}$ | INTB Low Output Voltage | $I_{\text {INT }}=5 \mathrm{~mA}$ | 0 | - | 0.2 |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $V_{\text {INTBH }}$ | INTB High Output Voltage | Open drain | - | - | 5.5 |
| INTB $_{\text {LK }}$ | INTB Leakage Current | 3.6 V at INTB pin when INTB valid | - | V |  |

${ }^{2} \mathrm{C}$

| $\mathrm{V}_{\text {I2CINT }}$ | High Level at SCL/SDA Line |  | - | - | 5.0 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\text {I2CIL }}$ | SCL, SDA Low Input Voltage | SCL, SDA pin (Notes 9 and 11) | - | - | 0.5 | V |
| $\mathrm{~V}_{12 \mathrm{CIH}}$ | SCL, SDA High Input Voltage | SCL, SDA pin (Notes 9 and 11) | $0.8 \times \mathrm{V}_{12 \mathrm{CINT}}$ | - | - | V |
| $\mathrm{V}_{\text {I2COL }}$ | SCL, SDA Low Output Voltage | $\mathrm{I}_{\text {SINK }}=3 \mathrm{~mA}($ Note 11) | - | - | 0.4 | V |
| $\mathrm{~F}_{\text {SCL }}$ | $\mathrm{I}^{2} \mathrm{C}$ Clock Frequency |  | - | - | 3.4 | MHz |

TOTAL DEVICE

| $\mathrm{V}_{\text {UVLO }}$ | Under Voltage Lockout | $\mathrm{V}_{\text {IN }}$ falling | - | - | 2.3 | V |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{~V}_{\text {UVLOH }}$ | Under Voltage Lockout Hysteresis | $\mathrm{V}_{\text {IN }}$ rising | 60 | - | 200 | mV |
| $\mathrm{T}_{\text {SD }}$ | Thermal Shut Down Protection |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {WARNING }}$ | Warning Rising Edge |  |  | 135 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SDH }}$ | Thermal Shut Down Hysteresis |  |  | 35 |  | ${ }^{\circ} \mathrm{C}$ |

9. Devices that use non-standard supply voltages which do not conform to the intent $\mathrm{I}^{2} \mathrm{C}$ bus system levels must relate their input levels to the $\mathrm{V}_{\mathrm{DD}}$ voltage to which the pull-up resistors $\mathrm{R}_{\mathrm{P}}$ are connected.
10. Refer to the Application Information section of this data sheet for more details.
11. Guaranteed by design and characterized.

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

## TYPICAL OPERATING CHARACTERISTICS



Figure 4. Efficiency vs. IOUT (auto PFM / PWM mode) $L=1.0 \mu \mathrm{H}$ (LQH44PN1R0NJO)
$C_{\text {OUT }}=10 \mu \mathrm{~F}$ (0603 size)

$$
\mathrm{V}_{\text {OUT }}=1.2 \mathrm{~V}
$$



Figure 6. Efficiency vs. IOUT (auto PFM / PWM mode)
$L=1.0 \mu \mathrm{H}$ (LQH44PN1RONJO)
$\mathrm{C}_{\text {out }}=10 \mu \mathrm{~F}$ (0603 size)
$\mathrm{V}_{\text {OUT }}=2.8 \mathrm{~V}$


Figure 5. Efficiency vs. IOUT (auto PFM / PWM mode) $L=1.0 \mu \mathrm{H}$ (LQH44PN1R0NJO)
$C_{\text {OUT }}=10 \mu \mathrm{~F}$ (0603 size)
$\mathrm{V}_{\text {OUT }}=1.8 \mathrm{~V}$


Figure 7. Efficiency vs. IOUT (auto PFM / PWM mode)
$L=1.0 \mu \mathrm{H}$ (LQH44PN1RONJO)
$C_{\text {Out }}=10 \mu \mathrm{~F}$ (0603 size)
$\mathrm{V}_{\text {OUT }}=3.3 \mathrm{~V}$

## TYPICAL OPERATING CHARACTERISTICS



Figure 8. Ripple Voltage in PWM Mode $\left(\mathrm{V}_{\text {in }}=3.6 \mathrm{~V}-\mathrm{V}_{\text {out }} 1.2 \mathrm{~V}\right)$


Figure 10. $I^{2} \mathrm{C}$ Shutdown Sequence with Active Discharge Enabled


Figure 9. Ripple Voltage in PFM Mode
$\left(\mathrm{V}_{\text {in }}=3.6 \mathrm{~V}-\mathrm{V}_{\text {out }} 1.2 \mathrm{~V}\right)$


Figure 11. HWEN Shutdown Sequence with Active Discharge Disabled

TYPICAL OPERATING CHARACTERISTICS


Figure 12. Load Transient Response of DCDC Converter (PWM Mode, $\mathrm{V}_{\text {in }}=3.6 \mathrm{~V}-\mathrm{V}_{\text {out }}=1.2 \mathrm{~V}$ )


Figure 14. LDO1 Load Transient Response
$\left(\mathrm{V}_{\text {in }}=3.6 \mathrm{~V}-\mathrm{V}_{\text {out }}=1.8 \mathrm{~V}\right)$


Figure 13. DCDC Soft-Start
(Inrush Current, $\mathrm{V}_{\text {in }}=3.6 \mathrm{~V}-\mathrm{V}_{\text {out }}=1.2 \mathrm{~V}$ )


Figure 15. LDO3 Load Transient Response


Figure 16. LDO1 PSRR


Figure 18. LDO4 PSRR

LDO1 to 1.1V Noise
$100 \mathrm{~mA}-\mathrm{Vin}=3.6 \mathrm{~V}$


Figure 17. LDO1 Outputs Noise

LDO4 to 1.1V Noise
$100 \mathrm{~mA}-\mathrm{Vin}=3.6 \mathrm{~V}$


Figure 19. LDO4 Output Noise

## DETAILED DESCRIPTION

The NCP6914 is optimized to supply the different sub systems of battery powered portable applications. The IC can be supplied directly from the latest technology single cell batteries such as Lithium-Polymer as well as from triple alkaline cells. Alternatively, the IC can be supplied from a pre-regulated supply rail in case of multi-cell or main powered applications.

The output voltage range, current capabilities and performance of the switched mode DCDC converter are well suited to supply the different peripherals in the system as well as to supply processor cores. To reduce overall power consumption of the application, Dynamic Voltage Scaling (DVS) is supported on the DCDC converter. For PWM operation, the converter runs on a local 3 MHz clock. A low power PFM mode is provided that ensures that even at low loads high efficiency can be obtained. All the switching components are integrated including the compensation networks and synchronous rectifier. Only a small sized $1 \mu \mathrm{H}$ inductor and $10 \mu \mathrm{~F}$ bypass capacitor are required for typical applications.

The general purpose low dropout regulators can be used to supply the lower power rails in the application. To improve the overall application standby current, the bias current of these regulators are made very low. The regulators each have their own input supply pin to be able to connect them independently to either the system supply voltage or to the output of the DCDC converter in the application. The regulators are bypassed with a small size $2.2 \mu \mathrm{~F}$ capacitor.

All IC features can be controlled through the $\mathrm{I}^{2} \mathrm{C}$ interface. In addition to this bus, digital control pins including hardware enable (HWEN), power good (PG), external synchronization (SYNC) and interrupt (INTB) are provided.

## UNDER VOLTAGE LOCKOUT

The core does not operate for voltages below the under voltage lockout (UVLO) threshold and all internal circuitry, both analog and digital, is held in reset.

NCP6914 functionality is guaranteed down to $\mathrm{V}_{\text {UVLO }}$ when the battery is falling. A hysteresis is implemented to avoid erratic on / off behavior of the IC. Due to its 200 mV hysteresis, re-start is guaranteed at 2.5 V when the battery is rising.

## THERMAL SHUTDOWN

The thermal capabilities of the device can be exceeded due to the output power capabilities of the on chip step down converter and low drop out regulators. A thermal protection circuit is therefore implemented to prevent the part from being damaged. This protection circuit is only activated when the core is in active mode (at least one output channel is enabled). During thermal shutdown, all outputs of the NCP6914 are off.

When the NCP6914 returns from thermal shutdown mode, it can re-start in two different configurations depending on REARM[1:0] bits. If REARM[1:0] $=00$ then NCP6914 re-starts with default register values, otherwise it re-starts with register values set prior to thermal shutdown.
In addition, a thermal warning is implemented which can inform the processor through an interrupt (if not masked) that NCP6914 is close to its thermal shutdown so that preventive measurement can be taken by software.

## ACTIVE OUTPUT DISCHARGE

To prevent any disturbances on the power-up sequence, a quick active output discharge is done during the start-up sequence for all output channels.

Active output discharge can be independently enabled / disabled by the appropriate settings in the DIS register (refer to the register definition section)
When the IC is turned off through HWEN pin or AVIN drops down below UVLO threshold, no shut down sequence is expected, all supplies are disabled and outputs discharged simultaneously

## ENABLING

The HWEN pin controls the device start up. If HWEN is raised, this starts the power up sequencer. If HWEN is made low, device enters in shutdown mode and all regulators are turned off.
A built-in pull-down resistor disables the device if this pin is left unconnected.

When HWEN is high, the different power rails can be independently enabled / disabled by writing the appropriate bit in the ENABLE register.

## POWER UP/DOWN SEQUENCE AND HWEN

When enabling the part with the HWEN pin, the part will start up in the configuration factory programmed in the registers. Any order and output voltage setting can be factory programmed upon request.
By default (NCP6914AFCDT1G), the power up sequence is the following:

## Table 5. DEFAULT POWER UP SEQUENCE FOR NCP6914AFCDT1G

| Delay <br> (in ms) | Default <br> Assignment | Default <br> $\mathbf{V}_{\text {prog }}$ | Default Mode and <br> ON/OFF |
| :---: | :---: | :---: | :---: |
| 2 | DCDC | 1.20 V | Auto mode ON |
| 4 | LDO1 | 1.80 V | ON |
| 6 | LDO2 | 1.80 V | ON |
| 8 | LDO3 | 2.80 V | ON |
| 10 | LDO4 | 2.80 V | ON |


*64 $\mu \mathrm{s}, 128 \mu \mathrm{~s}$ and 1 ms available upon request.
Figure 20. Example of Power Up Sequence
$\mathrm{I}^{2} \mathrm{C}$ registers can be read and written while HWEN pin is still low. By programming the appropriate registers (see registers description section), the power up sequence can be modified.
Reset to the factory default configuration can be achieved either by hardware reset (all power supplies removed) or by writing through the $\mathrm{I}^{2} \mathrm{C}$ in the RESET register.

Table 6. POWER UP SEQUENCER

| Delay <br> (in ms) | Default <br> Assignment | Default <br> $\mathrm{V}_{\text {prog }}$ | Default Mode and <br> ON/OFF |
| :---: | :---: | :---: | :---: |

NCP6914AFCAT1G

| 2 | LDO1 | 1.20 V | ON |
| :---: | :---: | :---: | :---: |
| 4 | LDO2 | 1.80 V | ON |
| 6 | LDO3 | 2.80 V | ON |
| 8 | LDO4 | 2.80 V | OFF |
| 10 | DCDC | 2.80 V | Auto mode ON |

NCP6914AFCBT1G

| 2 | LDO1 | 1.80 V | ON |
| :---: | :---: | :---: | :---: |
| 2 | LDO2 | 1.80 V | ON |
| 4 | LDO3 | 2.80 V | ON |
| 4 | LDO4 | 2.80 V | ON |
| 6 | DCDC | 2.80 V | Auto mode ON |

## SHUTDOWN

When shutting down the device, no shut down sequence is applied. All supplies are disabled and outputs are discharged simultaneously, and PG open drain is low whereas INTB open drain is released. However, the power down sequence can be achieved by disabling DCDC/LDOs via I2c before setting HWEN pin to low.

## DYNAMIC VOLTAGE SCALING (DVS)

The step down converter support dynamic voltage scaling (DVS). This means that the output voltage can be reprogrammed based upon the $\mathrm{I}^{2} \mathrm{C}$ commands to provide the different voltages required by the processor. The change between set points is managed in a smooth manner without disturbing the operation of the processor.
When programming a higher voltage, the reference of the switcher and therefore the output is raised in equidistant steps per defined time period such that the $\mathrm{dV} / \mathrm{dt}$ is controlled (by default $12.5 \mathrm{mV} / 1.33 \mu \mathrm{~s}$ ). When programming a lower voltage the output voltage will decrease accordingly. The DVS step is fixed and the speed is programmable.


Figure 21. Dynamic Voltage Scaling Effect Timing Diagram


Figure 22. Dynamic Voltage Scaling Example
(CH1 = PG - CH2 = $\mathrm{V}_{\text {OUT }}$ )

## Programmability

DCDC converter output voltage can be controlled by GOx bit (TIME register) with VPROGDCDC[7:0] / VDVSDCDC[7:0] registers, available output levels are listed in table VPROGDCDC[7:0] and VDVSDCDC[7:0] register description.

GOx bit determines whether DCDC output voltage value is set in VPROGDCDC[7:0] register or in VDVSDCDC[7:0] register.

Table 7. GO BIT DESCRIPTION

| GO | Bit Description |
| :---: | :--- |
| 0 | Output voltage is set to VPROGDCDC |
| 1 | Output voltage is set to VDVSDCDC |

The two DVS bits in the TIME register determine the ramp up time per each voltage step.

Table 8. DVS BITS DESCRIPTION

| DVS <br> $\mathbf{[ 1 : 0 ]}$ | Bit Description |
| :---: | :--- |
| 00 | $1.33 \mu$ s per step (default) |
| 01 | $2.67 \mu$ s per step |
| 10 | 5.33 us per step |
| 11 | 10.67 us per step |

There are two ways of $\mathrm{I}^{2} \mathrm{C}$ registers programming to switch the DCDC converters output voltages between different levels:

1. Preset VPROGDCDCx[7:0]/VDVSDCDCx[7:0] registers, and start DVS sequence by changing GOx bit state.
2. GOx bit remains unchanged, change output voltage value in either VPROGDCDCx[7:0] or VDVSDCDCx[7:0] register.
For example, the device needs to supply either 1.2 V or 0.9 V depending on working conditions. If using method 1 , VPROGDCDCx[7:0] and VDVSDCDCx[7:0] should be set as shown in Table 5. GOx bit should be programmed to 1 to change DCDCx Output Voltage from 1.2 V to 0.9 V , and be programmed to 0 to move back from 0.9 V to 1.2 V .

Table 9. VPROGDCDC / VDVSDCDC SETTINGS FOR VDCDC SWITCHING BETWEEN 1.2 V AND 0.9 V

| Register Name | Values | Target VDCDC (V) |
| :--- | :---: | :---: |
| VPROGDCDC | $0 \$ 30$ | 1.2 |
| VDVSDCDC | $0 \$ 18$ | 0.9 |

## EXTERNAL SYNCHRONIZATION

The NCP6914 allows synchronizing the DCDC converter to an external clock applied to the SYNC pin.

During the power-up sequence (or power-up of the DCDC), the IC ignores any signal applied on the SYNC pin and the DCDC converter starts switching in normal operation on the internal 3 MHz clock.

Once the power-up sequence is terminated (or DCDC output is established), external synchronization is operational depending on the internal registers settings.

If present, the signal frequency ( $\mathrm{f}_{\text {CLOCK }}$ ) applied to the SYNC pin is divided by the SYNCRATIO[4:0] bits of the SYNC register to derive the internal $\mathrm{f}_{\text {CLOCKINT }}$.

If $\mathrm{f}_{\mathrm{CLOCKINT}}=\mathrm{f}_{\text {CLOCK }} / \mathrm{SYNCRATIO}[4: 0]=3 \mathrm{MHz}$ $\pm 15 \%$, then the $\mathrm{f}_{\text {CLOCK }}$ is within operating frequency range.

Then, depending on the SYNCAUTO bit of SYNC register value, two cases can be considered:

- SYNCAUTO $=1$ : As soon as $\mathrm{f}_{\text {CLOCKINT }}$ frequency is within the operating range, the DCDC converter clock will be $\mathrm{f}_{\text {CLOCKINT. }}$. As soon as the $\mathrm{f}_{\text {CLOCKINT }}$ frequency is out of the operating range, the DCDC converter clock will switch back to the internal 3 MHz clock
- SYNCAUTO $=0$ : As soon as $\mathrm{f}_{\text {CLOCKINT }}$ frequency is within the operating range and SYNCEN bit of SYNC register $=1$, the DCDC converter clock will be $\mathrm{f}_{\text {CLOCKINT }}$. As soon as the $\mathrm{f}_{\text {CLOCKINT }}$ frequency is out of the operating range or SYNCEN bit of SYNC register $=0$, the DCDC converter clock will switch back to the internal 3 MHz clock. If $\mathrm{f}_{\text {CLOCKINT }}$ shifts
out of the operating frequency range, the SYNCEN bit is automatically reset to 0 .


## SYNC INTERRUPTS

CLKOK (external clock ok) and CLKSEL (working clock selection) interrupt bits indicate about external clock validity and whether the DCDC converter works with the internal or external clock. Refer to the interrupt description section for more detailed information about these two bits.

## PROGRAMMABILITY EXAMPLE

For a particular application where the user wants the NCP6914 DCDC converter to be synchronized with a 19.2 MHz clock:

- SYNC[4..0] = 00110: The clock frequency applied to the SYNC pin will be divided by 6 by the controller. The result will be a typical 3.2 MHz . This frequency is within the $3.0 \mathrm{MHz} \pm 15 \%$ which is also within the SYNC operating range.
- SYNCAUTO = 1: The controller will continuously check the SYNC pin clock.
SYNCEN = 1: The function is enabled.
Eventually, the user should program 66h in the SYNC register so that the IC can operate with a 19.2 MHz clock on the SYNC pin.


## DCDC STEP DOWN CONVERTER AND LDO'S POWER GOOD

To indicate that the output of an output channel is established, a power good signal is available for each output channel.

The power good signal is high when the channel is off and goes low when enabling the channel. Once the output voltage reaches the expected output level, the power good signal becomes high again.

When during operation the output gets below $90 \%$ of the expected level, the power good signal goes low which indicates a power failure. When the voltage rises again above $95 \%$ the power good signal is made high again.


Figure 23. DCDC Channel Internal Power Good Signal


Figure 24. LDOx Channel Internal Power Good Signal

## POWER GOOD ASSIGNMENT

Each channel generates an internal Power Good signal (either the DCDC or LDO's). These internal power good signals can be individually assigned to the PG pin through the PGOOD1 register. The PG pin state is an AND combination of assigned internal power good signals.
By default only the power good signal of the DCDC converter is assigned. The PG pin is an open drain output.

In addition, two other signals can be assigned to the PG pin: the internal reset signal register and the DVS signal through the PGOOD register. By assigning the internal reset signal, the PG pin is held low throughout the power up sequence and the reset period. By assigning the DVS signal of the DCDC converter, the PG pin is made low during the period the output voltage is being raised to the new setting as shown in Figure 21.


Figure 25. PG Operation in DVS Sequence

## POWER GOOD DELAY

A delay can be programmed between the moment the AND result of the assigned internal power good signals becomes high and the moment the PG pin is released. The delay is set from 0 ms to 512 ms through the TOR[2:0] bits in the TIME register. The default delay is 32 ms .


Figure 26. PG Delay

## INTERRUPT

The interrupt controller continuously monitors internal interrupt sources, generating an interrupt signal when a system status change is detected (dual edge monitoring). The interrupt sources include:

Table 10. INTERRUPT SOURCES

| PG_DCDC | Power good of DCDC converter |
| :--- | :--- |
| PG_LDO1 | Power good of LDO1 |
| PG_LDO2 | Power good of LDO2 |
| PG_LDO3 | Power good of LDO3 |
| PG_LDO4 | Power good of LDO4 |
| CLKOK | External clock valid |
| CLKSEL | Working clock selection |
| IDCDC | DCDC converter output over current |
| ILDO1 | LDO1 output over current |
| ILDO2 | LDO2 output over current |
| ILDO3 | LDO3 output over current |
| ILDO4 | LDO4 output over current |
| UVLO | UVLO state |
| WNRG | Thermal warning |
| TSD | Thermal shutdown |

Individual bits generating interrupts will be set to 1 in the INT_ACK1/INT_ACK2 registers ( ${ }^{2}$ C read only registers), indicating the interrupt source. INT_ACK1/INT_ACK2 registers are reset by an $\mathrm{I}^{2} \mathrm{C}$ read. INT_SEN1/INT_SEN2 registers (read only registers) are real time indicators of interrupt sources.

All interrupt sources can be masked by registers INT_MSK1/INT_MSK2. Masked sources will never generate an interrupt request on the INTB pin.

The INTB pin is an open drain output. A non masked interrupt request will result in the INTB pin driven low.

When the host reads the INT_ACK1/INT_ACK2 registers, the INTB pin is released to a high impedance state and the interrupt registers INT_ACK1/INT_ACK2 are cleared.

The figure below shows how the DCDC converter power good produces an interrupt on the INTB pin with INT_SEN1/INT_MSK1/INT_ACK1 and I ${ }^{2}$ C read access (assuming no other interrupt happens during this read period).


Figure 27. Interrupt Timing Chart Example of PG_DCDC
INT_MSK1 and INT_MSK2 registers are set to disable the INTB feature by default during power-up.

## FORCE RESET AND I2C INTERFACE DISABLE

The I ${ }^{2} \mathrm{C}$ interface can be disabled by the I2C_DISABLE bit in the SYNC register. This saves current consumption which is especially important when all supply channels of the NCP6914 are disabled. To re-activate the $\mathrm{I}^{2} \mathrm{C}$, the IC needs to be enabled through the HWEN pin.
The $I^{2} \mathrm{C}$ registers can be reset by setting the FORCERST bit in the RESET register. It forces a restart of the device with its default settings. After start-up the RSTSTATUS bit defaults to 1 and can be cleared through the $\mathrm{I}^{2} \mathrm{C}$.

## DCDC CONVERTER

The converter can operate in two modes: PWM mode and PFM mode. In PWM mode the converter operates at a fixed frequency and adapts its duty cycle to regulate to the desired output voltage. The advantage of this mode is that the EMI noise is predictable. However, at lower loadings the efficiency is degraded. In PFM mode some switching pulses are skipped to control the output voltage. This allows maintaining high efficiency even at low loadings. In addition, no high frequency clock is required which provides additional current savings. The switchover point between both modes is chosen depending on the supply conditions such that highest efficiency is obtained over the entire load range.
The switch over between the PWM/PFM modes can occur automatically but the switcher can be set in forced PWM mode by $\mathrm{I}^{2} \mathrm{C}$ programming.
A soft start is provided to limit inrush currents when enabling the converter. The soft start consists of ramping gradually the reference to the switcher.
Additional current limitation is provided by a peak current limiter that monitors and limits the current through the inductor.
DCDC converter output voltage can be set by the $\mathrm{I}^{2} \mathrm{C}$ : MODEDCDC bit is used to program switcher mode control

Table 11. MODEDCDC BIT DESCRIPTION

| MODEDCDC | DCDC Mode Control |
| :---: | :--- |
| 0 | Mode is auto switching PFM / PWM |
| 1 | Mode is PWM only |

## $I^{2}$ C COMPATIBLE INTERFACE

NCP6914 can support a subset of $\mathrm{I}^{2} \mathrm{C}$ protocol, below are detailed introduction for $\mathrm{I}^{2} \mathrm{C}$ programming.

## $I^{2} \mathrm{C}$ Communication Description

ON Semiconductor communication protocol is a subset of the $\mathrm{I}^{2} \mathrm{C}$ protocol.


Figure 28. General Protocol Description

The first byte transmitted is the Chip address (with LSB bit sets to 1 for a Read operation, or sets to 0 for a Write operation). Then the following data will be:

- In case of a Write operation, the register address (@REG) is followed by the data to be written in the chip. The writing process is incremental. So the first data will be written in @REG, the second one in $@$ REG $+1 \ldots$ The data is optional.
- In case of read operation, the NCP6914 will output the data out from the last register that has been accessed by
the last write operation. Like the writing process, the reading process is an incremental process.


## Read Out From Part

The Master will first make a "Pseudo Write" transaction with no data to set the internal address register. Then, a stop then start or a Repeated Start will initiate the read transaction from the register address and the initial write transaction has set:


Figure 29. Read Out from Part

The first WRITE sequence will set the internal pointer on the register we want access to. Then the read transaction will start at the address the write transaction has initiated.

Transaction with Real Write then Read

1. With Stop Then Start


Figure 30. Write Followed by Read Transaction

## Write in Part

Write operation will be achieved by only one transaction. After chip address, the MCU first data will be the internal register we want access to, then following data will be the data we want to write in Reg, Reg + 1, Reg $+2, \ldots .$, Reg +n .
Write n Registers:


Figure 31. Write in n Registers

## $\mathrm{I}^{2} \mathrm{C}$ Address

NCP6914 has fixed $\mathrm{I}^{2} \mathrm{C}$ but different $\mathrm{I}^{2} \mathrm{C}$ address ( $0 \$ 10,7$ bit address, see below table A7~A1), NCP6914 supports 7-bit address only.

Table 12. NCP6914 $I^{2} \mathrm{C}$ Address

| $\mathbf{I}^{2}$ C Address | Hex | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Default | $\$ 20 / \$ 21$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $X$ |

Other addresses are available upon request.

## REGISTER MAP

Following register map describes $\mathrm{I}^{2} \mathrm{C}$ registers.
Registers can be:
R Read only register
RC Read then Clear
RW Read and Write register
RWM Read, Write and can be Modified by the IC
Reserved Address is reserved and register is not physically designed
Spare Address is reserved and register is physically designed

| Address | Register Name | Type | Default | Function |
| :---: | :---: | :---: | :---: | :---: |
| \$00 to 0\$04 | - | - | - | Reserved. Do not access to those registers |
| \$05 | - | - | - | Reserved for future use |
| \$06 to 0\$0C | - | - | - | Reserved. Do not access to those registers |
| \$0D to \$1F | - | - | - | Reserved for future use |
| \$20 | INT_ACK1 | RC | \$00 | Interrupt 1 register (dual edge) |
| \$21 | INT_ACK2 | RC | \$00 | Interrupt 2 register (dual edge) |
| \$22 | INT_SEN1 | R | \$00 | Sense 1 register (real time status) |
| \$23 | INT_SEN2 | R | \$00 | Sense 2 register (real time status) |
| \$24 | INT_MSK1 | RW | \$FF | Mask 1 register to enable or disable interrupt sources |
| \$25 | INT_MSK2 | RW | \$FF | Mask 2 register to enable or disable interrupt sources |
| \$26 to \$2F | - | - | - | Reserved for future use |
| \$30 | RESET | RW | \$10 | Reset internal registers to default |
| \$31 | PID | R | metal | Product Identification (metal) |
| \$32 | RID | R | metal | Revision Identification (metal) |
| \$33 | FID | R | fuse | Features Identification (fuse) |
| \$34 | ENABLE | RWM | \$3E | Enable and mode register |
| \$35 | DIS | RW | \$1F | Active output discharge register |
| \$36 | SYNC | RWM | \$00 | External synchronization setting register |
| \$37 | PGOOD | RW | \$41 | Power good pin assignment |
| \$38 | TIME | RW | \$00 | Timing definition |
| \$39 | SEQUENCER1 | RW | \$08 | Sequencer register (DCDC and LDO1) |
| \$3A | SEQUENCER2 | RW | \$1A | Sequencer register (LDO2 and LDO3) |
| \$3B | SEQUENCER3 | RW | \$04 | Sequencer register (LDO4) |
| \$3C | SPARE | RW | \$00 | Spare register |
| \$3D to \$3F | - | - | - | Reserved for future use |
| \$40 | VPRROGDCDC | RW | \$30 | DCDC Output Voltage Setting |
| \$41 | VDVSDCDC | RW | \$30 | DCDC DVS Output Voltage Setting |
| \$42 | VPROGLDO1 | RW | \$10 | LDO1 Output Voltage Setting |
| \$43 | VPROGLDO2 | RW | \$10 | LDO2 Output Voltage Setting |
| \$44 | VPROGLDO3 | RW | \$24 | LDO3 Output Voltage Setting |
| \$45 | VPROGLDO4 | RW | \$24 | LDO4 Output Voltage Setting |
| \$46 to \$FF | - | - | - | Reserved. Do not access to those registers |

Details of the registers are in the following section.

## REGISTERS DESCRIPTION

Table 13. INT_ACK1 REGISTER

| Name: INT_ACK1 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address: $\mathbf{\$ 2 0}$ |  |  |  |  |  |  |  |
| Type: RC | Default: $\mathbf{\$ 0 0}$ |  |  |  |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| ACK_CLKSEL | ACK_CLKOK | Spare $=0$ | ACK_PG_LDO4 | ACK_PG_LDO3 | ACK_PG_LDO2 | ACK_PG_LDO1 | ACK_PG_DCDC |

Table 14. BIT DESCRIPTION OF INT_ACK1 REGISTER

| Bit | Bit Description |
| :---: | :---: |
| ACK_PG_DCDC | DCDC1 Power Good Sense Acknowledgement <br> 0: Cleared <br> 1: DCDC Power Good Event detected |
| ACK_PG_LDO1 | LDO1 Power Good Sense Acknowledgement <br> 0: Cleared <br> 1: LDO1 Power Good Event detected |
| ACK_PG_LDO2 | LDO2 Power Good Sense Acknowledgement <br> 0: Cleared <br> 1: LDO2 Power Good Event detected |
| ACK_PG_LDO3 | LDO3 Power Good Sense Acknowledgement <br> 0: Cleared <br> 1: LDO3 Power Good Event detected |
| ACK_PG_LDO4 | LDO4 Power Good Sense Acknowledgement <br> 0: Cleared <br> 1: LDO4 Power Good Event detected |
| ACK_CLKOK | CLKOK Sense Acknowledgement <br> 0: Cleared <br> 1: CLKOK event detected |
| ACK_CLKSEL | CLKSEL Sense Acknowledgement <br> 0: Cleared <br> 1: CKLSEL event detected |

Table 15. INT_ACK2 REGISTER

| Name: INT_ACK2 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: RC | D6 | D5 | Address: \$21 |  |  |  |  |  |  |
| D7 | D4 | D3 | D2 | D1 | D0 |  |  |  |  |
| ACK_TSD | ACK_WNRG | ACK_UVLO | ACK_ILDO4 | ACK_ILDO3 | ACK_ILDO2 | ACK_ILDO1 | ACK_IDCDC |  |  |

Table 16. BIT DESCRIPTION OF INT_ACK2 REGISTER

| Bit | Bit Description |
| :---: | :---: |
| ACK_IDCDC | DCDC Over Current Sense Acknowledgement <br> 0: Cleared <br> 1: DCDC1 Over Current Event detected |
| ACK_ILDO1 | LDO1 Over Current Sense Acknowledgement <br> 0: Cleared <br> 1: LDO1 Over Current Event detected |
| ACK_ILDO2 | LDO2 Over Current Sense Acknowledgement <br> 0: Cleared <br> 1: LDO2 Over Current Event detected |
| ACK_ILDO3 | LDO3 Over Current Sense Acknowledgement <br> 0: Cleared <br> 1: LDO3 Over Current Event detected |

## NCP6914

Table 16. BIT DESCRIPTION OF INT_ACK2 REGISTER

| Bit | Bit Description |
| :---: | :---: |
| ACK_ILDO4 | LDO4 Over Current Sense Acknowledgement <br> 0: Cleared <br> 1: LDO4 Over Current Event detected |
| ACK_UVLO | Under Voltage Sense Acknowledgement <br> 0: Cleared <br> 1: Under Voltage Event detected |
| ACK_WNRG | Thermal Warning Sense Acknowledgement 0: Cleared <br> 1: Thermal Warning Event detected |
| ACK_TSD | Thermal Shutdown Sense Acknowledgement <br> 0: Cleared <br> 1: Thermal Shutdown Event detected |

Table 17. INT_SEN1 REGISTER

| Name: INT_SEN1 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- | :--- | :---: | :---: |
| Type: R |  |  |  |  |  |  |  |
| D7 | D6 | D5 | Ddress: \$22 |  |  |  |  |
| SEN_CLKSEL | SEN_CLKOK | Spare $=0$ | SEN_PG_LDO4 | SEN_PG_LDO3 | SEN_PG_LDO2 | SEN_PG_LDO1 | SEN_PG_DCDC |

Table 18. BIT DESCRIPTION OF INT_SEN1 REGISTER

| Bit | Bit Description |
| :---: | :---: |
| SEN_PG_DCDC | DCDC Power Good Sense <br> 0: DCDC Output Voltage below target <br> 1: DCDC Output Voltage within nominal range |
| SEN_PG_LDO1 | LDO1 Power Good Sense <br> 0: LDO1 Output Voltage below target <br> 1: LDO1 Output Voltage within nominal range |
| SEN_PG_LDO2 | LDO2 Power Good Sense <br> 0: LDO2 Output Voltage below target <br> 1: LDO2 Output Voltage within nominal range |
| SEN_PG_LDO3 | LDO3 Power Good Sense <br> 0: LDO3 Output Voltage below target <br> 1: LDO3 Output Voltage within nominal range |
| SEN_PG_LDO4 | LDO4 Power Good Sense <br> 0: LDO4 Output Voltage below target <br> 1: LDO4 Output Voltage within nominal range |
| SEN_CLKOK | External Clock Sense <br> 0 : Divided clock is out of the 3.0 MHz range or off <br> 1: Divided clock is within the 3.0 MHz range |
| SEN_CLKSEL | Operating clock sense <br> 0 : NCP6914 is operating on internal clock <br> 1: NCP6914 operating on external clock |

Table 19. INT_SEN2 REGISTER

| Name: INT_SEN2 |  |  |  | Address: \$23 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: R |  |  |  | Default: \$00 |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| SEN_TSD | SEN_WNRG | SEN_UVLO | SEN_ILDO4 | SEN_ILDO3 | SEN_ILDO2 | SEN_ILDO1 | SEN_IDCDC |

Table 20. BIT DESCRIPTION OF INT_SEN2 REGISTER

| Bit | Bit Description |
| :---: | :---: |
| SEN_IDCDC | DCDC over current sense <br> 0 : DCDC output current is below limit <br> 1: DCDC output current is over limit |
| SEN_ILDO1 | LDO1 Over Current Sense <br> 0: LDO1 Output Current below limit <br> 1: LDO1 Output Current over limit |
| SEN_ILDO2 | LDO2 Over Current Sense <br> 0: LDO2 Output Current below limit <br> 1: LDO2 Output Current over limit |
| SEN_ILDO3 | LDO3 Over Current Sense <br> 0: LDO3 Output Current below limit <br> 1: LDO3 Output Current over limit |
| SEN_ILDO4 | LDO4 Over Current Sense <br> 0: LDO4 Output Current below limit <br> 1: LDO4 Output Current over limit |
| SEN_UVLO | Under Voltage Sense <br> 0: Input Voltage higher than UVLO threshold <br> 1: Input Voltage lower than UVLO threshold |
| SEN_WNRG | Thermal Warning Sense <br> 0: Junction temperature below thermal warning limit <br> 1: Junction temperature over thermal warning limit |
| SEN_TSD | Thermal Shutdown Sense <br> 0: Junction temperature below thermal shutdown limit <br> 1: Junction temperature over thermal shutdown limit |

Table 21. INT_MSK1 REGISTER

| Name: INT_MSK1 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address: \$24 |  |  |  |  |  |  |  |
| Type: RW | Default: \$FF |  |  |  |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| MSK_CLKSEL | MSK_CLKOK | Spare =1 | MSK_PG_LD <br> O4 | MSK_PG_LDO3 | MSK_PG_LDO2 | MSK_PG_LDO1 | MSK_PG_DCDC |

Table 22. BIT DESCRIPTION OF INT_MSK1 REGISTER

| Bit | Bit Description |
| :---: | :---: |
| MSK_PG_DCDC | DCDC Power Good interrupt source mask <br> 0 : Interrupt is Enabled <br> 1: Interrupt is Masked |
| MSK_PG_LDO1 | LDO1 Power Good interrupt source mask <br> 0: Interrupt is Enabled <br> 1: Interrupt is Masked |
| MSK_PG_LDO2 | LDO2 Power Good interrupt source mask <br> 0 : Interrupt is Enabled <br> 1: Interrupt is Masked |
| MSK_PG_LDO3 | LDO3 Power Good interrupt source mask <br> 0: Interrupt is Enabled <br> 1: Interrupt is Masked |
| MSK_PG_LDO4 | LDO4 Power Good interrupt source mask <br> 0: Interrupt is Enabled <br> 1: Interrupt is Masked |

## NCP6914

Table 22. BIT DESCRIPTION OF INT_MSK1 REGISTER

| Bit |  |
| :---: | :--- |
| MSK_CLKOK | External Clock Detection interrupt source mask |
|  | $0:$ Interrupt is Enabled |
|  | $1:$ Interrupt is Masked |
| MSK_CLKSEL | Operating clock selection interrupt source mask <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  : Interrupt is Enabled |

Table 23. INT_MSK2 REGISTER

| Name: INT_MSK2 |  |  |  |  |  |  |  |  | Address: \$25 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: RW | D6 | D5 | D4 | Default: \$FF |  |  |  |  |  |  |  |  |  |  |  |
| D7 | MSK_WNRG | MSK_UVLO | MSK_ILDO4 | MSK_ILDO3 | MSK_ILDO2 | MSK_ILDO1 | MSK_IDCDC |  |  |  |  |  |  |  |  |

Table 24. BIT DESCRIPTION OF INT_MSK2 REGISTER

| Bit | Bit Description |
| :---: | :---: |
| MSK_IDCDC | DCDC over current interrupt mask <br> 0 : Interrupt is Enabled <br> 1: Interrupt is Masked |
| MSK_ILDO1 | LDO1 over current interrupt mask <br> 0 : Interrupt is Enabled <br> 1: Interrupt is Masked |
| MSK_ILDO2 | LDO2 over current interrupt mask <br> 0: Interrupt is Enabled <br> 1: Interrupt is Masked |
| MSK_ILDO3 | LDO3 over current interrupt mask <br> 0 : Interrupt is Enabled <br> 1: Interrupt is Masked |
| MSK_ILDO4 | LDO4 over current interrupt mask <br> 0: Interrupt is Enabled <br> 1: Interrupt is Masked |
| MSK_UVLO | UVLO interrupt mask <br> 0: Interrupt is Enabled <br> 1: Interrupt is Masked |
| MSK_WNRG | Thermal Warning interrupt mask 0 : Interrupt is Enabled <br> 1: Interrupt is Masked |
| MSK_TSD | Thermal Shutdown interrupt mask <br> 0: Interrupt is Enabled <br> 1: Interrupt is Masked |

Table 25. RESET REGISTER

| Name: RESET |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address: $\$ 30$ |  |  |  |  |  |  |  |
| Type: RW | D6 | Default: $\$ 10$ |  |  |  |  |  |
| D7 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| FORCERST | Spare $=0$ | Spare $=0$ | RSTSTATUS | Spare $=0$ | Spare $=0$ | REARM[1:0] |  |

## NCP6914

Table 26. BIT DESCRIPTION OF RESET REGISTER

| Bit | Bit Description |
| :--- | :--- |
| REARM[1:0] | Rearming of device after TSD |
|  | $00:$ Re-arming active after TSD with reset of $\mathrm{I}^{2} \mathrm{C}$ registers: new power-up sequence is initiated with default |
|  | $\mathrm{I}^{2} \mathrm{C}$ registers values (default) |
|  | 01 Re-arming active after TSD with no reset of $\mathrm{I}^{2} \mathrm{C}$ registers: new power-up sequence is initiated with $\mathrm{I}^{2} \mathrm{C}$ |
|  | registers values |
|  | $10:$ No re-arming after TSD |
|  | $11: \mathrm{N} / \mathrm{A}$ |
| RSTSTATUS | Reset Indicator Bit |
|  | $0:$ Must be written to 0 after register reset |
|  | $1:$ Default (loaded after Registers reset) |
| FORCERST | Force Reset Bit |
|  | $0:$ Default |
|  | $1:$ Force reset of internal registers to default |

Table 27. PID (PRODUCT IDENTIFICATION) REGISTER

| Name: PID |  |  |  |  | Address: \$31 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: R |  |  |  |  | Default: Metal to \$03 |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| pid7 | pid6 | pid5 | pid4 | pid3 | pid2 | pid1 | pid0 |

Table 28. RID (REVISION IDENTIFICATION) REGISTER

| Name: RID |  |  |  |  |  |  |  |  | Address: \$32 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: R | D6 | D5 | D4 | Default: Metal to \$00 |  |  |  |  |  |  |  |  |  |  |  |
| D7 | rid6 | rid5 | rid4 | D3 | D2 | D1 | D0 |  |  |  |  |  |  |  |  |
| rid7 |  | rid3 | rid2 | rid1 | rid0 |  |  |  |  |  |  |  |  |  |  |

Table 29. FID (FEATURES IDENTIFICATION) REGISTER

| Name: FID |  |  |  |  | Address: \$33 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: R |  |  |  |  | Default: Fuse to \$00 |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| fid7 | fid6 | fid5 | fid4 | fid3 | fid2 | fid1 | fid0 |

Table 30. ENABLE REGISTER

| Name: ENABLE |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: RWM | Address: \$34 |  |  |  |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Spare $=0$ | Spare $=0$ | ENLDO4 | ENLDO3 | ENLDO2 | ENLDO1 | ENDCDC | MODEDCDC |

Table 31. BIT DESCRIPTION OF ENABLE REGISTER

| Bit |  |
| :---: | :--- |
| MODEDCDC | DCDC Operating Mode <br>  <br>  <br>  <br>  <br> 0: Auto switching PFM / PWM <br> 1: Forced PWM <br> ENDCDC <br>  <br>  <br>  <br>  <br>  <br> DCDC Enabling <br> 0: Disabled <br> $1:$ Enabled |

Table 31. BIT DESCRIPTION OF ENABLE REGISTER

| Bit |  |
| :---: | :--- |
| ENLDO1 | LDO1 Enabling Description |
|  | 0: Disabled |
|  | $1:$ Enabled |
| ENLDO2 | LDO2 Enabling |
|  | 0: Disabled |
|  | $1:$ Enabled |
| ENLDO3 | LDO3 Enabling |
|  | $0:$ Disabled |
|  | $1:$ Enabled |
| ENLDO4 | LDO4 Enabling |
|  | 0: Disabled |
|  | $1:$ Enabled |

Table 32. DIS REGISTER

| Name: DIS | Address: $\$ 35$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: RW | D6 | D5 | D4 | Default: $\$ 1 F$ |  |  |  |
| D7 | D3 | D2 | D1 | D0 |  |  |  |
| Spare $=0$ | Spare $=0$ | Spare $=0$ | DISLDO4 | DISLDO3 | DISLDO2 | DISLDO1 | DISDCDC |

Table 33. BIT DESCRIPTION OF ACTIVE OUTPUT DISCHARGE REGISTER

| Bit | Bit Description |
| :---: | :---: |
| DISDCDC | DCDC Active Output Discharge <br> 0: Disabled <br> 1: Enabled |
| DISLDO1 | LDO1 Active Output Discharge <br> 0 : Disabled <br> 1: Enabled |
| DISLDO2 | LDO2 Active Output Discharge <br> 0: Disabled <br> 1: Enabled |
| DISLDO3 | LDO3 Active Output Discharge <br> 0: Disabled <br> 1: Enabled |
| DISLDO4 | LDO4 Active Output Discharge <br> 0 : Disabled <br> 1: Enabled |

Table 34. SYNC REGISTER

| Name: SYNC |  |  |  | Address: \$36 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: RWM |  |  |  | Default: 0\$00 |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| I2C_DISABLE | SYNCEN | SYNCAUTO | SYNCRATIO [4:0] |  |  |  |  |

Table 35. BIT DESCRIPTION OF SYNC REGISTER

| Bit | Bit Description |
| :---: | :--- |
| SYNCRATIO[4:0] | External clock divided ratio. Refer to Table 32 |
| SYNCAUTO | Automatic External Synchronization <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  <br>  1: Automatic synchronization is disabled (Controlled by SYNCEN) |

NCP6914

Table 35. BIT DESCRIPTION OF SYNC REGISTER

| Bit |  |
| :---: | :--- |
| SYNCEN | External Synchronization Enabling |
|  | 0: Disabled |
|  | $1:$ Enabled |
| I2C_DISABLE | $1^{2}$ C Interface Enabling |
|  | 0: Enabled |
|  | $1:$ Disabled |

Table 36. SYNC DIVIDER RATIO VECTOR BITS DESCRIPTION

| SYNCRATIO [4:0] | SYNC Ratio Divider | SYNC Typical Input Frequency | SYNCRATIO [4:0] | SYNC Ratio Divider | SYNC Typical Input Frequency |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00000 | 0 | off | 10000 | 16 |  |
| 00001 | 1 | $\mathrm{f}_{\text {CLOCK }}=3.0 \mathrm{MHz}$ | 10001 | 17 |  |
| 00010 | 2 |  | 10010 | 18 |  |
| 00011 | 3 |  | 10011 | 19 |  |
| 00100 | 4 | $\mathrm{f}_{\text {CLOCK }}=13 \mathrm{MHz}$ | 10100 | 20 |  |
| 00101 | 5 | $\mathrm{f}_{\text {CLOCK }}=15.36 \mathrm{MHz}$ | 10101 | 21 |  |
| 00110 | 6 | $\begin{aligned} \mathrm{f}_{\mathrm{CLOCK}} & =16.8 \mathrm{MHz} \\ \mathrm{f}_{\mathrm{CLOCK}} & =19.2 \mathrm{MHz} \end{aligned}$ | 10110 | 22 |  |
| 00111 | 7 |  | 10111 | 23 |  |
| 01000 | 8 | $\begin{aligned} & \mathrm{f}_{\mathrm{CLOCK}}=24 \mathrm{MHz} \\ & \mathrm{f}_{\mathrm{CLOCK}}=26 \mathrm{MHz} \end{aligned}$ | 11000 | 24 |  |
| 01001 | 9 |  | 11001 | 25 |  |
| 01010 | 10 |  | 11010 | 26 |  |
| 01011 | 11 | $\mathrm{f}_{\text {CLOCK }}=33.6 \mathrm{MHz}$ | 11011 | 27 |  |
| 01100 | 12 |  | 11100 | 28 |  |
| 01101 | 13 | $\mathrm{f}_{\text {CLOCK }}=38.4 \mathrm{MHz}$ | 11101 | 29 |  |
| 01110 | 14 |  | 11110 | 30 |  |
| 01111 | 15 |  | 11111 | 31 |  |

Table 37. PGOOD REGISTER

| Name: PGOOD |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address: \$37 |  |  |  |  |  |  |  |  |
| Type: RW | D5 | Default: \$41 |  |  |  |  |  |  |
| D7 | D6 | D4 | D3 | D2 | D1 | D0 |  |  |
| Spare = 0 | PGASSIGN_RST | PGASSIGN_DVS | PGASSIGN_LDO4 | PGASSIGN_LDO3 | PGASSIGN_LDO2 | PGASSIGN_LDO1 | PGASSIGN_DCDC |  |

Table 38. BIT DESCRIPTION OF POWER GOOD REGISTER

| Bit |  |
| :--- | :--- |
| PGASSIGN_DCDC | DCDC Power Good Assignment <br>  <br>  <br>  <br> 0: Not assigned <br> 1: Assigned to PG pin |
| PGASSIGN_LDO1 | LDO1 Power Good Assignment <br>  <br>  <br>  <br> 0: Not assigned <br> 1: Assigned to PG pin <br> PGASSIGN_LDO2 <br>  <br>  <br>  <br>  <br> LDO2 Power Good Assignment <br> 0: Not assigned <br> 1: Assigned to PG |

Table 38. BIT DESCRIPTION OF POWER GOOD REGISTER

| Bit | Bit Description |
| :---: | :---: |
| PGASSIGN_LDO3 | LDO3 Power Good Assignment <br> 0 : Not assigned <br> 1: Assigned to PG pin |
| PGASSIGN_LDO4 | LDO4 Power Good Assignment <br> 0 : Not assigned <br> 1: Assigned to PG pin |
| PGASSIGN_DVS | DCDC DVS Assignment <br> 0 : Not assigned <br> 1: Assigned to PG pin |
| PGASSIGN_RST | Internal Reset Signal Assignment <br> 0 : Not assigned <br> 1: Assigned to PG pin |

Table 39. TIME REGISTER

| Name: TIME |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: RW | Address: $\$ 38$ |  |  |  |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Spare $=0$ | GO | Spare $=0$ | DVS $[1: 0]$ |  | TOR[2:0] |  |  |

Table 40. BIT DESCRIPTION OF TIMING PROGRAMMABILITY REGISTER

| Bit |  |
| :---: | :--- |
| TOR[2:0] | Power Good Out of Reset Delay Time (ms) |
|  | $000: 0$ (default) |
|  | $001: 8$ |
|  | $010: 16$ |
|  | $011: 32$ |
|  | $100: 64$ |
|  | $101: 128$ |
|  | $110: 256$ |
|  | $111: 512$ |
| DVS[1:0] | DVS Timing (us) |
|  | $00: 1.33 \mu \mathrm{~s} \mathrm{(default)}$ |
|  | $01: 2.67 \mu \mathrm{~s}$ |
|  | $10: 5.33 \mu \mathrm{~s}$ |
|  | $11: 10.67 \mu \mathrm{~s}$ |
| GO | $0:$ DCDC Output Voltage set to VPROGDCDC[7:0] |
|  | $1:$ DCDC Output Voltage set to VDVSDCDC[7:0] |

Table 41. SEQUENCER1 REGISTER

| Name: SEQUENCER1 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: RW | Address: \$39 |  |  |  |  |  |  |
| D7 | D6 | D5 | D4 | Default: $\$ 00$ |  |  |  |
| Spare $=0$ | Spare $=0$ | Spare $=0$ | Spare $=0$ | Spare $=0$ | D2 | D1 | D0 |

Table 42. SEQUENCER2 REGISTER

| Name: SEQUENCER2 |  |  |  |  |  |  |  |  | Address: \$3A |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: RW | D6 | D5 | D4 | Default: $\$ 11$ |  |  |  |  |  |  |  |  |  |  |
| D7 | Spare $=0$ | LDO2_T[2:0] |  |  |  | D2 | D1 |  |  |  |  |  |  |  |
| Spare $=0$ |  | D0 |  |  |  |  |  |  |  |  |  |  |  |  |

NCP6914

Table 43. SEQUENCER3 REGISTER

| Name: SEQUEN |  |  |  | Address: \$3B |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: RW |  |  |  | Default: \$23 |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Spare $=0$ | Spare $=0$ | LDO4_T[2:0] |  |  | LDO3_T[2:0] |  |  |

Table 44. START-UP DELAY

| LDOx_T[2:0] / DCDC_T[2:0] | Start-up Delay $^{*}$ |
| :---: | :---: |
| 000 | 2 ms |
| 001 | 4 ms |
| 010 | 6 ms |
| 011 | 8 ms |
| 100 | 10 ms |
| 101 | 12 ms |
| 110 | 14 ms |
| 111 | 16 ms |

*64 $\mu \mathrm{s}, 128 \mu \mathrm{~s}$ and 1 ms available upon request.

Table 45. VPROGDCDC REGISTER

| Name: VPROGDCDC |  |  |  | Address: \$40 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: RW |  |  |  | Default: \$30 |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| VPROGDCDC[7:0] |  |  |  |  |  |  |  |

Table 46. VDVSDCDC REGISTER

| Name: VDVSDCDC |  |  |  | Address: \$41 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: RW |  |  |  | Default: \$30 |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| VDVSDCDC[7:0] |  |  |  |  |  |  |  |

Table 47. VPROGDCDC[7:0] AND VDVSDCDC[7:0] BITS DESCRIPTION

| Bit[7:0] | VOUT(V) | Bit [7:0] | VOUT(V) | Bit [7:0] | VOUT(V) | Bit [7:0] | VOUT(V) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 00$ | 0.6000 | $\$ 40$ | 1.4000 | $\$ 80$ | 2.2000 | $\$ C 0$ | 3.0000 |
| $\$ 01$ | 0.6125 | $\$ 41$ | 1.4125 | $\$ 81$ | 2.2125 | $\$ C 1$ | 3.0125 |
| $\$ 02$ | 0.6250 | $\$ 42$ | 1.4250 | $\$ 82$ | 2.2250 | $\$ C 2$ | 3.0250 |
| $\$ 03$ | 0.6375 | $\$ 43$ | 1.4375 | $\$ 83$ | 2.2375 | $\$ C 3$ | 3.0375 |
| $\$ 04$ | 0.6500 | $\$ 44$ | 1.4500 | $\$ 84$ | 2.2500 | $\$ C 4$ | 3.0500 |
| $\$ 05$ | 0.6625 | $\$ 45$ | 1.4625 | $\$ 85$ | 2.2625 | $\$ C 5$ | 3.0625 |
| $\$ 06$ | 0.6750 | $\$ 46$ | 1.4750 | $\$ 86$ | 2.2750 | $\$ C 6$ | 3.0750 |
| $\$ 07$ | 0.6875 | $\$ 47$ | 1.4875 | $\$ 87$ | 2.2875 | $\$ C 7$ | 3.0875 |
| $\$ 08$ | 0.7000 | $\$ 48$ | 1.5000 | $\$ 88$ | 2.3000 | $\$ C 8$ | 3.1000 |
| $\$ 09$ | 0.7125 | $\$ 49$ | 1.5125 | $\$ 89$ | 2.3125 | $\$ C 9$ | 3.1125 |
| $\$ 0 \mathrm{~A}$ | 0.7250 | $\$ 4 \mathrm{~A}$ | 1.5250 | $\$ 8 \mathrm{~A}$ | 2.3250 | $\$ C A$ | 3.1250 |
| $\$ 0 B$ | 0.7375 | $\$ 4 B$ | 1.5375 | $\$ 8 B$ | 2.3375 | $\$ C B$ | 3.1375 |

NCP6914

Table 47. VPROGDCDC[7:0] AND VDVSDCDC[7:0] BITS DESCRIPTION

| Bit[7:0] | VOUT(V) | Bit [7:0] | VOUT(V) | Bit [7:0] | VOUT(V) | Bit [7:0] | VOUT(V) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$0C | 0.7500 | \$4C | 1.5500 | \$8C | 2.3500 | \$CC | 3.1500 |
| \$0D | 0.7625 | \$4D | 1.5625 | \$8D | 2.3625 | \$CD | 3.1625 |
| \$0E | 0.7750 | \$4E | 1.5750 | \$8E | 2.3750 | \$CE | 3.1750 |
| \$0F | 0.7875 | \$4F | 1.5875 | \$8F | 2.3875 | \$CF | 3.1875 |
| \$10 | 0.8000 | \$50 | 1.6000 | \$90 | 2.4000 | \$D0 | 3.2000 |
| \$11 | 0.8125 | \$51 | 1.6125 | \$91 | 2.4125 | \$D1 | 3.2125 |
| \$12 | 0.8250 | \$52 | 1.6250 | \$92 | 2.4250 | \$D2 | 3.2250 |
| \$13 | 0.8375 | \$53 | 1.6375 | \$93 | 2.4375 | \$D3 | 3.2375 |
| \$14 | 0.8500 | \$54 | 1.6500 | \$94 | 2.4500 | \$D4 | 3.2500 |
| \$15 | 0.8625 | \$55 | 1.6625 | \$95 | 2.4625 | \$D5 | 3.2625 |
| \$16 | 0.8750 | \$56 | 1.6750 | \$96 | 2.4750 | \$D6 | 3.2750 |
| \$17 | 0.8875 | \$57 | 1.6875 | \$97 | 2.4875 | \$D7 | 3.2875 |
| \$18 | 0.9000 | \$58 | 1.7000 | \$98 | 2.5000 | \$D8 | 3.3000 |
| \$19 | 0.9125 | \$59 | 1.7125 | \$99 | 2.5125 | \$D9 | 3.3000 |
| \$1A | 0.9250 | \$5A | 1.7250 | \$9A | 2.5250 | \$DA | 3.3000 |
| \$1B | 0.9375 | \$5B | 1.7375 | \$9B | 2.5375 | \$DB | 3.3000 |
| \$1C | 0.9500 | \$5C | 1.7500 | \$9C | 2.5500 | \$DC | 3.3000 |
| \$1D | 0.9625 | \$5D | 1.7625 | \$9D | 2.5625 | \$DD | 3.3000 |
| \$1E | 0.9750 | \$5E | 1.7750 | \$9E | 2.5750 | \$DE | 3.3000 |
| \$1F | 0.9875 | \$5F | 1.7875 | \$9F | 2.5875 | \$DF | 3.3000 |
| \$20 | 1.0000 | \$60 | 1.8000 | \$A0 | 2.6000 | \$E0 | 3.3000 |
| \$21 | 1.0125 | \$61 | 1.8125 | \$A1 | 2.6125 | \$E1 | 3.3000 |
| \$22 | 1.0250 | \$62 | 1.8250 | \$A2 | 2.6250 | \$E2 | 3.3000 |
| \$23 | 1.0375 | \$63 | 1.8375 | \$A3 | 2.6375 | \$E3 | 3.3000 |
| \$24 | 1.0500 | \$64 | 1.8500 | \$A4 | 2.6500 | \$E4 | 3.3000 |
| \$25 | 1.0625 | \$65 | 1.8625 | \$A5 | 2.6625 | \$E5 | 3.3000 |
| \$26 | 1.0750 | \$66 | 1.8750 | \$A6 | 2.6750 | \$E6 | 3.3000 |
| \$27 | 1.0875 | \$67 | 1.8875 | \$A7 | 2.6875 | \$E7 | 3.3000 |
| \$28 | 1.1000 | \$68 | 1.9000 | \$A8 | 2.7000 | \$E8 | 3.3000 |
| \$29 | 1.1125 | \$69 | 1.9125 | \$A9 | 2.7125 | \$E9 | 3.3000 |
| \$2A | 1.1250 | \$6A | 1.9250 | \$AA | 2.7250 | \$EA | 3.3000 |
| \$2B | 1.1375 | \$6B | 1.9375 | \$AB | 2.7375 | \$EB | 3.3000 |
| \$2C | 1.1500 | \$6C | 1.9500 | \$AC | 2.7500 | \$EC | 3.3000 |
| \$2D | 1.1625 | \$6D | 1.9625 | \$AD | 2.7625 | \$ED | 3.3000 |
| \$2E | 1.1750 | \$6E | 1.9750 | \$AE | 2.7750 | \$EE | 3.3000 |
| \$2F | 1.1875 | \$6F | 1.9875 | \$AF | 2.7875 | \$EF | 3.3000 |
| \$30 | 1.2000 | \$70 | 2.0000 | \$B0 | 2.8000 | \$F0 | 3.3000 |
| \$31 | 1.2125 | \$71 | 2.0125 | \$B1 | 2.8125 | \$F1 | 3.3000 |
| \$32 | 1.2250 | \$72 | 2.0250 | \$B2 | 2.8250 | \$F2 | 3.3000 |
| \$33 | 1.2375 | \$73 | 2.0375 | \$B3 | 2.8375 | \$F3 | 3.3000 |

Table 47. VPROGDCDC[7:0] AND VDVSDCDC[7:0] BITS DESCRIPTION

| Bit[7:0] | VOUT(V) | Bit [7:0] | VOUT(V) | Bit [7:0] | VOUT(V) | Bit [7:0] | VOUT(V) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\$ 34$ | 1.2500 | $\$ 74$ | 2.0500 | $\$ B 4$ | 2.8500 | $\$ F 4$ | 3.3000 |
| $\$ 35$ | 1.2625 | $\$ 75$ | 2.0625 | $\$ B 5$ | 2.8625 | $\$ F 5$ | 3.3000 |
| $\$ 36$ | 1.2750 | $\$ 76$ | 2.0750 | $\$ B 6$ | 2.8750 | $\$ F 6$ | 3.3000 |
| $\$ 37$ | 1.2875 | $\$ 77$ | 2.0875 | $\$ B 7$ | 2.8875 | $\$ F 7$ | 3.3000 |
| $\$ 38$ | 1.3000 | $\$ 78$ | 2.1000 | $\$ B 8$ | 2.9000 | $\$ F 8$ | 3.3000 |
| $\$ 39$ | 1.3125 | $\$ 79$ | 2.1125 | $\$ B 9$ | 2.9125 | $\$ F 9$ | 3.3000 |
| $\$ 3 A$ | 1.3250 | $\$ 7 \mathrm{~A}$ | 2.1250 | $\$ B A$ | 2.9250 | $\$ F A$ | 3.3000 |
| $\$ 3 B$ | 1.3375 | $\$ 7 B$ | 2.1375 | $\$ B B$ | 2.9375 | $\$ F B$ | 3.3000 |
| $\$ 3 C$ | 1.3500 | $\$ 7 C$ | 2.1500 | $\$ B C$ | 2.9500 | $\$ F C$ | 3.3000 |
| $\$ 3 D$ | 1.3625 | $\$ 7 D$ | 2.1625 | $\$ B D$ | 2.9625 | $\$ F D$ | 3.3000 |
| $\$ 3 E$ | 1.3750 | $\$ 7 E$ | 2.1750 | $\$ B E$ | 2.9750 | $\$ F E$ | 3.3000 |
| $\$ 3 F$ | 1.3875 | $\$ 7 F$ | 2.1875 | $\$ B F$ | 2.9875 | $\$ F F$ | 3.3000 |

Table 48. VPROGLDO1 REGISTERS

| Name: VPROGLDO1 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: RW |  |  |  |  |  |  |  |
| D7 | D6 | D5 | D4 | Default: $\$ 10$ |  |  |  |
| Spare $=0$ | Spare $=0$ |  | D3 | D2 | D1 | D0 |  |

Table 49. VPROGLDO2 REGISTERS

| Name: VPROGLDO2 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: RW |  |  |  |  |  |  |  |
| D7 | D6 | D5 | D4 | Default: $\$ 10$ |  |  |  |
| Spare $=0$ | Spare $=0$ |  | D3 | D2 | D1 | D0 |  |

Table 50. VPROGLDO3 REGISTERS

| Name: VPROGLDO3 |  |  |  | Address: \$44 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Type: RW |  |  |  | Default: \$24 |  |  |  |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Spare $=0$ | Spare $=0$ | VPROGLDO3[5:0] |  |  |  |  |  |

Table 51. VPROGLDO4 REGISTERS

| Name: VPROGLDO4 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address: \$45 |  |  |  |  |  |  |  |
| Type: RW | D6 | D5 | D4 | Default: $\$ 24$ |  |  |  |
| D7 | Dp | D2 | D1 | D0 |  |  |  |
| Spare $=0$ | Spare $=0$ |  | VPROGLDO4[5:0] |  |  |  |  |

NCP6914

Table 52. VPROGLDOX[5:0] BITS DESCRIPTION

| $\begin{aligned} & \text { VPROGLDOx } \\ & {[5: 0]} \end{aligned}$ | VOUT <br> (V) | $\begin{gathered} \text { VPROGLDOx } \\ {[5: 0]} \end{gathered}$ | VOUT <br> (V) | $\begin{aligned} & \text { VPROGLDOx } \\ & {[5: 0]} \end{aligned}$ | VOUT <br> (V) | $\begin{gathered} \text { VPROGLDOx } \\ {[5: 0]} \end{gathered}$ | VOUT <br> (V) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$00 | 1.00 | \$10 | 1.80 | \$20 | 2.60 | \$30 | 3.30 |
| \$01 | 1.05 | \$11 | 1.85 | \$21 | 2.65 | \$31 | 3.30 |
| \$02 | 1.10 | \$12 | 1.90 | \$22 | 2.70 | \$32 | 3.30 |
| \$03 | 1.15 | \$13 | 1.95 | \$23 | 2.75 | \$33 | 3.30 |
| \$04 | 1.20 | \$14 | 2.00 | \$24 | 2.80 | \$34 | 3.30 |
| \$05 | 1.25 | \$15 | 2.05 | \$25 | 2.85 | \$35 | 3.30 |
| \$06 | 1.30 | \$16 | 2.10 | \$26 | 2.90 | \$36 | 3.30 |
| \$07 | 1.35 | \$17 | 2.15 | \$27 | 2.95 | \$37 | 3.30 |
| \$08 | 1.40 | \$18 | 2.20 | \$28 | 3.00 | \$38 | 3.30 |
| \$09 | 1.45 | \$19 | 2.25 | \$29 | 3.05 | \$39 | 3.30 |
| \$0A | 1.50 | \$1A | 2.30 | \$2A | 3.10 | \$3A | 3.30 |
| \$0B | 1.55 | \$1B | 2.35 | \$2B | 3.15 | \$3B | 3.30 |
| \$0C | 1.60 | \$1C | 2.40 | \$2C | 3.20 | \$3C | 3.30 |
| \$0D | 1.65 | \$1D | 2.45 | \$2D | 3.25 | \$3D | 3.30 |
| \$0E | 1.70 | \$1E | 2.50 | \$2E | 3.30 | \$3E | 3.30 |
| \$0F | 1.75 | \$1F | 2.55 | \$2F | 3.30 | \$3F | 3.30 |

## APPLICATION INFORMATION



Figure 32. Typical Application Schematic

## Inductor Selection

NCP6914 DCDC converter typically uses $1 \mu \mathrm{H}$ inductor. Use of different values can be considered to optimize operation in specific conditions. The inductor parameters directly related to device performances are saturation current, DC resistance and inductance value. The inductor ripple current $\left(\Delta \mathrm{I}_{\mathrm{L}}\right)$ decreases with higher inductance.

$$
\begin{gather*}
\Delta \mathrm{V}_{\mathrm{L}}=\mathrm{V}_{\text {szie }} 7 \mathrm{O} \times \frac{1-\frac{\mathrm{v}_{\mathrm{O}}}{\mathrm{v}_{\mathrm{IN}}}}{\mathrm{~L} \times \mathrm{F}_{\mathrm{SW}}}  \tag{eq.1}\\
\mathrm{I}_{\mathrm{LMAX}}=\mathrm{I}_{\mathrm{OMAX}}+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}
\end{gather*}
$$

With:

- $\mathrm{F}_{\text {SW }}=$ Switching Frequency $($ Typical 3 MHz$)$
- $\mathrm{L}=$ Inductor value
- $\Delta \mathrm{I}_{\mathrm{L}}=$ Peak-To-Peak inductor ripple current
- $\mathrm{I}_{\text {LMAX }}=$ Maximum Inductor Current

To achieve better efficiency, ultra low DC resistance inductor should be selected.

The saturation current of the inductor should be higher than the $\mathrm{I}_{\text {LMAX }}$ calculated with the above equations.

Table 53. INDUCTOR L $=1.0 \mu \mathrm{H}$

| Manufacturer | Part Number | Case Size | Height Typ. (mm) | L ( $\mu \mathrm{H})$ |
| :---: | :---: | :---: | :---: | :---: |
| MURATA | LQM2HPN1R0MG0 | $2.5 \times 2.0$ | 1.0 | 1.0 |
| MURATA | LQH33PN1R0NJ0 | $3.0 \times 3.0$ | 1.2 | 1.0 |
| MURATA | LQH44PN1R0NJ0 | $4.0 \times 4.0$ | 1.8 | 1.0 |
| TDK | VLS201612ET-1R0 | $2.0 \times 1.6$ | 1.2 | 1.0 |

Table 54. INDUCTOR L= $\mathbf{2 . 2 \mu \mathrm { H }}$

| Manufacturer | Part Number | Case Size | Height Typ. (mm) | L ( $\mu \mathrm{H}$ ) |
| :---: | :---: | :---: | :---: | :---: |
| MURATA | LQM2HPN2R2MG0 | $2.5 \times 2.0$ | 1.0 | 2.2 |
| MURATA | LQH44PN2R2MP0 | $4.0 \times 4.0$ | 1.8 | 2.2 |
| TDK | VLS201612ET-2R2 | $2.0 \times 1.6$ | 1.2 | 2.2 |

## Output Capacitor Selection for DCDC Converter

Selecting the proper output capacitor is based on the desired output ripple voltage. Ceramic capacitors with low ESR values will have the lowest output ripple voltage and are strongly recommended. The output capacitor requires either an X7R or X5R dielectric.

The output ripple voltage in PWM mode is given by:

$$
\begin{equation*}
\Delta \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{O}} \times \frac{1-\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{v}_{\mathrm{IN}}}}{\mathrm{~L} \times \mathrm{F}_{\mathrm{SW}}} \times\left(\frac{1}{2 \times \pi \times \mathrm{C}_{\mathrm{O}} \times \mathrm{f}}+\mathrm{ESR}\right) \tag{eq.3}
\end{equation*}
$$

Table 55. RECOMMENDED OUTPUT CAPACITOR FOR DCDC CONVERTER

| Manufac- <br> turer | Part Number | Case <br> Size | Height <br> Typ. <br> $(\mathbf{m m})$ | C <br> $(\mu \mathrm{F})$ |
| :---: | :---: | :---: | :---: | :---: |
| MURATA | GRM188R60J106ME47 | 0603 | 0.8 | 10 |
| MURATA | GRM219R60J106KE19 | 0805 | 1.25 | 10 |
| MURATA | GRM21BR60J226ME39 | 0805 | 1.25 | 22 |
| TDK | C1608X5R0C106K/M | 0603 | 0.8 | 10 |
| TDK | C2012X5R0C106K/M | 0805 | 1.25 | 10 |
| TDK | C2012X5R0C226K/M | 0805 | 1.25 | 22 |

## Input Capacitor Selection for DCDC Converter

In PWM operating mode, the input current is pulsating with large switching noise. Using an input bypass capacitor can reduce the peak current transients drawn from the input supply source, thereby reducing switching noise significantly. The capacitance needed for the input bypass capacitor depends on the source impedance of the input supply.

The maximum RMS current occurs at $50 \%$ duty cycle with maximum output current, which is $1 / 2$ of maximum output current. A low profile ceramic capacitor of $4.7 \mu \mathrm{~F}$
should be used for most of the cases. For effective bypass results, the input capacitor should be placed as close as possible to the VIN Pin.

Table 56. RECOMMENDED INPUT CAPACITOR FOR DCDC CONVERTER

| Manufac- <br> turer | Part Number | Case <br> Size | Height <br> Typ. <br> $(\mathbf{m m})$ | C <br> $(\mu \mathrm{F})$ |
| :---: | :---: | :---: | :---: | :---: |
| MURATA | GRM188R60J475KE | 0603 | 0.8 | 4.7 |
| MURATA | GRM188R60J106ME | 0603 | 0.8 | 10 |
| TDK | C1608X5R0C475K/M | 0603 | 0.8 | 4.7 |
| TDK | C1608X5R0C106K/M | 0603 | 0.8 | 10 |

## Output Capacitor Selection for LDOs

For stability reason, a typical $2.2 \mu \mathrm{~F}$ output capacitor is suitable for LDOs. The output capacitor should be placed as close as possible to the NCP6914 output pin.

## Input Capacitor Selection for LDOs

NCP6914 LDOs do not require specific input capacitor. However, an input typical 1 uF ceramic capacitor placed close to NCP6914 is helpful for load transient.

Input of LDO can be connected to main power supply. However, for optimum efficiency and lower NCP6914 thermal dissipation, lowest voltage available in the system is preferred. Input voltage of LDO, should always be higher than $\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\text {DROP }}$ ( $\mathrm{V}_{\text {DROP }}$, being the dropout voltage at maximum current).

## Capacitor DC bias Characteristics

Real capacitance of ceramic capacitor changes versus DC voltage. Special care should be taken to DC bias effect in order to make sure that the real capacitor value is always higher than the minimum allowable capacitor value specified.

## PCB LAYOUT RECOMMENDATION

The high speed operation of the NCP6914 demands careful attention to board layout and component placement. To prevent electromagnetic interference (EMI) problems and reduce voltage ripple of the device any high current copper trace which see high frequency switching should be optimized. Therefore, use short and wide traces for power current paths and for power ground tracks.

Both the inductor and input/output capacitor of DCDC converter are in the high frequency switching path where current flow may be discontinuous. These components should be placed as close as possible to reduce parasitic inductance connection. Also it is important to minimize the
area of the switching nodes and used the ground plane under them to minimize cross-talk to sensitive signals and IC. It's suggested to keep as complete ground plane under NCP6914 as possible.

PGND and AGND pin connection must be connected to the ground plane. Care should be taken to avoid noise interference between PGND and AGND.
Finally it is always good practice to keep the sensitive tracks such as feedback connection (FB1) away from switching signal connections (SW1) by laying the tracks on the other side or inner layer of PCB.


Figure 33. Recommended PCB Layout

## THERMAL CONSIDERATIONS

Careful attention must be paid to the internal power dissipation of the NCP6914. The power dissipation is a function of efficiency and output power. Hence, increasing the output power requires better components selection. Care
should be taken of dropout voltage of LDOs, the larger it is, the higher dissipation it will bring to NCP6914. Keep large copper plane under and close to NCP6914 is helpful for thermal dissipation too.

## ORDERING INFORMATION

| Device | Marking | Package | Shipping $^{\dagger}$ |
| :---: | :---: | :---: | :---: |
| NCP6914AFCDT1G (Default) $^{*}$ | 6914 AD | WLCSP20 <br> $($ Pb-Free $)$ | $3000 /$ Tape \& Reel |
| NCP6914AFCAT1G $^{*}$ | 6914 AA | WLCSP20 $-1.77 \times 2.06 \mathrm{~mm}$ <br> $($ Pb-Free $)$ | $3000 /$ Tape \& Reel |
| NCP6914AFCBT1G* | 6914 AB | WLCSP20 <br> (Pb-Free) | $3000 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
*This is flip chip package without die coating

## Demo Board Available:

The NCP6914GEVB/D evaluation board configures the device in typical application to supply constant voltage.

## PACKAGE DIMENSIONS

WLCSP20, 1.77x2.06
CASE 567CV
ISSUE A


NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS
3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.

|  | MILLIMETERS |  |
| :---: | :---: | :---: |
| DIM | MIN | MAX |
| A | -- | 0.60 |
| A1 | 0.17 | 0.23 |
| A2 | 0.33 | 0.39 |
| b | 0.24 | 0.29 |
| D | 1.77 BSC |  |
| E | 2.06 BSC |  |
| e | 0.40 BSC |  |

## RECOMMENDED SOLDERING FOOTPRINT*


*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and (UN are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA

Phone: $303-675-2175$ or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: http://www.onsemi.com/orderlit
For additional information, please contact your loca Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for PMIC Solutions category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
MA4BN1840-2 MC32PF3000A2EP MC32PF3000A5EP MMPF0100F3AEP NCP6914AFCCLT1G MAX77686EWE+T MAX8698CEWO+T MMPF0100F9AZES TPS650830ZCGR ALTAIR04-900 TWL6032A2B7YFFT TPS43330QDAPRQ1 TPS65930A2ZCH MAX8660BETL+ MAX8588ETM+ BD7003NUX-E2 MAX16920BATJ/V+ MAX1566ETL+ MAX1565ETJ MAX1567ETL+ NCV7680PWR2G SEN013DG AD5520JSTZ ADP5050ACPZ-R7 ADP5051ACPZ-R7 ADP5052ACPZ-R7 ADP5053ACPZ-R7 MMPF0100NPAZES ZM7332G-65504-T1 ZM7332G-65504-T2 ZM7304G-65501-B1 ZM7332G-65504-B1 HLR MC13892CJVK MC13892CJVLR2 MC13892DJVK MC34708VM MC34709VK MAX8632ETI+T MAX8660ETL+T MAX14720AEWA+ MAX5991BETP+ MAX769EEI MAX77826EWJ+ MAX8620YETD+T MAX8632ETI+ MAX8660AETL+ MAX8660ETL+ MAX8661ETL+ MAX8819AETI +

