

HIGH SPEED 1K X 8 DUAL-PORT STATIC SRAM



Features

High-speed access

- Commercial: 20/25/35/55/100ns (max.)
- Industrial: 25/55/100ns (max.)
- Military: 25/35/55/100ns (max.)
- Low-power operation
 - IDT7130/IDT7140SA
 Active: 550mW (typ.)
 - Standby: 5mW (typ.)
 - IDT7130/IDT7140LA
 - Active: 550mW (typ.) Standby: 1mW (typ.)
- MASTER IDT7130 easily expands data bus width to 16-ormore-bits using SLAVE IDT7140

Functional Block Diagram

- On-chip port arbitration logic (IDT7130 Only)
- BUSY output flag on IDT7130; BUSY input on IDT7140
- INT flag for port-to-port communication
- Fully asynchronous operation from either port
- Battery backup operation-2V data retention (LA only)
- TTL-compatible, single 5V ±10% power supply
- Military product compliant to MIL-PRF-38535 QML
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in 48-pin DIP, LCC and Ceramic Flatpack, 52-pin PLCC, and 64-pin STQFP and TQFP
- Green parts available, see ordering information
- **OE**R OEL CEL CER R/WL R/WR 1/OOL- 1/O7L I/OOR-I/O7R I/O I/O Control Control $\overline{\text{BUSY}}_{\text{R}}^{(1,2)}$ BUSYL (1,2) A9L A9R : Address MEMORY Address : Decoder ARRAY Decoder AOL AOR 10 10 ARBITRATION CEL } and ₹CER INTERRUPT OEL ? ₹OER LOGIC R/WL & -≀R/WR INT_R⁽²⁾

NOTES:

- 1. IDT7130 (MASTER): <u>BUSY</u> is open drain output and requires pullup resistor. IDT7140 (SLAVE): <u>BUSY</u> is input.
- 2. Open drain output: requires pullup resistor.

MAY 2016

2689 drw 01

©2016 Integrated Device Technology, Inc.

Description

The IDT7130/IDT7140 are high-speed 1K x 8 Dual-Port Static RAMs. The IDT7130 is designed to be used as a stand-alone 8-bit Dual-Port RAM or as a "MASTER" Dual-Port RAM together with the IDT7140 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 16-or-more-bit memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address, and I/O pins that permit independent asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by \overline{CE} , permits the on chip circuitry

Pin Configurations^(1,2,3)


of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 550mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT7130/IDT7140 devices are packaged in 48-pin sidebraze or plastic DIPs, LCCs, flatpacks, 52-pin PLCC, and 64-pin TQFP and STQFP. Military grade products are manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.




Pin Configurations^(1,2,3) (con't.)



2689 drw 02


- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. P48 package body is approximately .55 in x .61 in x .19 in.
- C48 package body is approximately .62 in x 2.43 in x .15 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.


Pin Configurations^(1,2,3) (con't.)




- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. J52-1 package body is approximately .75 in x .75 in x .17 in.
- 4. This package code is used to reference the package diagram.

Pin Configurations^(1,2,3) (con't.)







- 1. All Vcc pins must be connected to power supply.
- All GND pins must be connected to ground supply. 2.
- 3. PP64 package body is approximately 10 mm x 10 mm x 1.4mm. PN64 package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram

Military.	Industrial	and	Commercial	Tem	oerature	Ranges
with the system of the system	maastinai	unu	Commercial	10111	peratare	Runges

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Commercial & Industrial	Military	Unit
Vterm ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-65 to +150	-65 to +150	°C
Ιουτ	DC Output Current	50	50	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of VTERM ≥ Vcc + 10%.

Capacitance (TA = +25°C, f = 1.0MHz) STQFP and TQFP Packages Only

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	Vin = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF
				2689 tbl 05

NOTES:

1. This parameter is determined by device characterization but is not production tested.

3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2		6.0 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

NOTES:

2689 tbl 01

1. $V \Vdash (min.) \ge -1.5V$ for pulse width less than 10ns.

2. VTERM must not exceed Vcc + 10%.

Recommended Operating Temperature and Supply Voltage⁽¹⁾

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V <u>+</u> 10%
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%
			2689 tbl 03

NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 5.0V ± 10%)

				7130SA 7140SA		7130LA 7140LA	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
L	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, V_{IN} = 0V to Vcc	_	10	_	5	μA
llo	Output Leakage Current ⁽¹⁾	Vcc - 5.5V, CE = VIH, Vout = 0V to Vcc	-	10	_	5	μA
Vol	Output Low Voltage (I/Oo-I/O7)	lol = 4mA	—	0.4		0.4	V
Vol	Open Drain O <u>utput</u> Low Voltage (BUSY, INT)	IoL = 16mA	-	0.5	_	0.5	V
Vон	Output High Voltage	Iон = -4mA	2.4	_	2.4	_	V

NOTE:

1. At Vcc ≤ 2.0V leakages are undefined.

2689 tbl 04

2689 tbl 02

2689 tbl 06b

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(1,5)}$ (Vcc = 5.0V ± 10%)

					7140	X20 ⁽²⁾ X20 ⁽²⁾ Only	7140 Com'	0X25 0X25 'I, Ind litary	7140)X35)X35 m'l litary	
Symbol	Parameter	Test Condition	Versie	on	Тур.	Мах.	Тур.	Мах.	Тур.	Max.	Unit
lcc	Dynamic Operating Current (Both Ports Active)	CEL and CER = VIL, Outputs Disabled f = fMAX ⁽⁰⁾	COM'L	SA LA	110 110	250 200	110 110	220 170	110 110	165 120	mA
	(Both Fons Active)	1 - IMAX ^(*)	MIL & IND	SA LA			110 110	280 220	110 110	230 170	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	CEL and CER = V⊩ f = fMAX ⁽³⁾	COM'L	SA LA	30 30	65 45	30 30	65 45	25 25	65 45	mA
	Level inputs)		MIL & IND	SA LA			30 30	80 60	25 25	80 60	
ISB2	Standby Current (One Port - TTL	$\overline{CE}^{*}A^{*} = VIL$ and $\overline{CE}^{*}B^{*} = VIH^{(6)}$ Active Port OutputsDisabled,	COM'L	SA LA	65 65	165 125	65 65	150 115	50 50	125 90	mA
	Level Inputs)	f=f _{MAX} ⁽³⁾	MIL & IND	SA LA			65 65	160 125	50 50	150 115	
ISB3	Full Standby Current (Both Ports -	$\frac{\overline{CE}}{\overline{CER}} \ge Vcc - 0.2V,$	COM'L	SA LA	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	30 10	mA
CMOS Level Inputs)	$V_{N} \ge V_{CC} - 0.2V$ or $V_{N} \le 0.2V$, f = 0 ⁽⁴⁾	MIL & IND	SA LA			1.0 0.2	30 10				
ISB4	Full Standby Current (One Port -	$\overline{CE}^{*}A^{*} \leq 0.2V \text{ and} \\ \overline{CE}^{*}B^{*} \geq Vcc - 0.2V^{(6)} \\ Vcc = 0.01(cc) + 0$	COM'L	SA LA	60 60	155 115	60 60	145 105	45 45	110 85	mA
	CMOS Level Inputs)	$\forall \mathbb{N} \ge \overline{V}_{CC} - 0.2V$ or $\forall \mathbb{N} \le 0.2V$ Active Port Outputs Disabled, $f = f_{MAX}^{(3)}$	MIL & IND	SA LA			60 60	155 115	45 45	145 105	

					714 Com	0X55 0X55 'I, Ind ilitary	7140 Com	X100 X100 'I, Ind litary	
Symbol	Parameter	Test Condition	Vers	ion	Тур.	Max.	Тур.	Max.	Unit
Icc Dynamic Operating CEL and CER = VIL, Current Outputs Disabled (Both Ports Active) f = fMAX ⁽³⁾	Outputs Disabled	COM'L	SA LA	110 110	155 110	110 110	155 110	mA	
	MIL & IND	SA LA	110 110	190 140	110 110	190 140			
ISB1	IsB1 Standby Current (Both Ports - TTL f = fMAX ⁽⁶⁾ Level Inputs)	COM'L	SA LA	20 20	65 35	20 20	55 35	mA	
Level Inputs)		MIL & IND	SA LA	20 20	65 45	20 20	65 45		
ISB2	Standby Current (One Port - TTL	\overline{CE}^{A*} = V _{IL} and \overline{CE}^{B*} = V _{IH} ⁽⁶⁾ Active Port Outputs Disabled,	COM'L	SA LA	40 40	110 75	40 40	110 75	mA
	Level Inputs)	f=fmax ⁽³⁾	MIL & IND	SA LA	40 40	125 90	40 40	125 90	
ISB3	Full Standby Current (Both Ports - CMOS Lovel Inpute)	\overline{CE}_{L} and $\overline{CE}_{R} \ge Vcc - 0.2V$, $Vuc \ge Vcc - 0.2V$,	COM'L	SA LA	1.0 0.2	15 4	1.0 0.2	15 4	mA
	ČMOS Level Inputs) ViN ≥ ViN ≤	$V_{IN} \ge V_{CC} - 0.2V \text{ or}$ $V_{IN} \le 0.2V, \text{ f} = 0^{(4)}$	MIL & IND	SA LA	1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	(One Port - CE"B" > VCC - 0.2V ⁽⁶⁾	$\overline{CE}"B" > VCC - 0.2V^{(6)}$	COM'L	SA LA	40 40	100 70	40 40	95 70	mA
	CMOS Level Inputs)	$\begin{array}{llllllllllllllllllllllllllllllllllll$	MIL & IND	SA LA	40 40	110 85	40 40	110 80	

NOTES:

1. 'X' in part numbers indicates power rating (SA or LA).

2. PLCC, TQFP and STQFP packages only.

4. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

5. Vcc = 5V, TA=+25°C for Typ and is not production tested. Vcc DC = 100 mA (Typ)

6. Port "A" may be either left or right port. Port "B" is opposite from port "A".

At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tcyc, and using "AC TEST CONDITIONS" of input levels
of GND to 3V.

Data Retention Characteristics (LA Version Only)

				7'			
Symbol	Parameter	Test Condition	Test Condition		Typ. ⁽¹⁾	Мах.	Unit
Vdr	Vcc for Data Retention			2.0	_		V
ICCDR	Data Retention Current		MIL. & IND.	—	100	4000	μA
		Vcc = 2.0V, CE > Vcc -0.2V	COM'L.	_	100	1500	
tCDR ⁽³⁾	Chip Deselect to Data Retention Time	ViN <u>></u> Vcc -0.2V or ViN <u><</u> 0.2V		0	_		ns
tR ⁽³⁾	Operation Recovery Time			tRC ⁽²⁾	_		ns
2689 tbl							


NOTES:

1. Vcc = 2V, T_A = +25°C, and is not production tested.

2. tRC = Read Cycle Time

3. This parameter is guaranteed but not production tested.

Data Retention Waveform




2692 drw 06

Military, Industrial and Commercial Temperature Ranges

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

2689 tbl 08



AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range⁽³⁾

		7130X20 ⁽²⁾ 7140X20 ⁽²⁾ Com'l Only		7130X25 7140X25 Com'l, Ind & Military		7130X35 7140X35 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE		-						
tRC	Read Cycle Time	20		25		35	_	ns
taa	Address Access Time	—	20	_	25		35	ns
tACE	Chip Enable Access Time	_	20	_	25		35	ns
taoe	Output Enable Access Time	_	11	_	12		20	ns
tон	Output Hold from Address Change	3	_	3	_	3		ns
t∟z	Output Low-Z Time ^(1,4)	0	_	0	_	0		ns
tHZ	Output High-Z Time ^(1,4)	_	10	_	10	_	15	ns
t₽U	Chip Enable to Power Up Time ⁽⁴⁾	0	_	0		0		ns
tPD	Chip Disable to Power Down Time ⁽⁴⁾		20		25		35	ns

2689 tbl 09a

2689 tbl 09b

		7130X55 7140X55 Com'l, Ind & Military		7130 7140 Com & Mi		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
READ CYCLE						
tRC	Read Cycle Time	55		100		ns
tAA	Address Access Time	_	55	_	100	ns
tACE	Chip Enable Access Time		55	_	100	ns
tAOE	Output Enable Access Time		25	_	40	ns
toн	Output Hold from Address Change	3	_	10	_	ns
tLZ	Output Low-Z Time ^(1,4)	5	_	5	_	ns
tHZ	Output High-Z Time ^(1,4)		25		40	ns
t₽U	Chip Enable to Power Up Time ⁽⁴⁾	0		0		ns
tPD	Chip Disable to Power Down Time ⁽⁴⁾		50		50	ns

NOTES:


1. Transition is measured 0mV from Low or High-impedance voltage Output Test Load (Figure 2).

2. PLCC, TQFP and STQFP packages only.

3. 'X' in part numbers indicates power rating (SA or LA).


4. This parameter is guaranteed by device characterization, but is not production tested.

Timing Waveform of Read Cycle No. 1, Either Side⁽¹⁾



NOTES:

- 1. $R/\overline{W} = V_{IH}, \overline{CE} = V_{IL}$, and is $\overline{OE} = V_{IL}$. Address is valid prior to the coincidental with \overline{CE} transition LOW.
- 2. tbDD delay is required only in the case where the opposite port is completing a write operation to the same the address location. For simultaneous read operations, BUSY has no relationship to valid output data.
- 3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.



Timing Waveform of Read Cycle No. 2, Either Side⁽³⁾

- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 2. Timing depends on which signal is deaserted first, $\overline{\text{OE}}$ or $\overline{\text{CE}}$.
- 3. $R\overline{W} = V_{H}$ and $\overline{OE} = V_{L}$, and the address is valid prior to or coincidental with \overline{CE} transition LOW.
- 4. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range⁽⁵⁾

		7130X20 ⁽²⁾ 7140X20 ⁽²⁾ Com'l Only		7130X25 7140X25 Com'l, Ind & Military		7130X35 7140X35 Com'l & Military			
Symbol	Parameter	Min.	Мах.	Min.	Max.	Min.	Мах.	Unit	
WRITE CYCLI	E						-		
twc	Write Cycle Time ⁽³⁾	20	_	25	_	35		ns	
tew	Chip Enable to End-of-Write	15	_	20	_	30		ns	
taw	Address Valid to End-of-Write	15	_	20	_	30		ns	
tas	Address Set-up Time	0		0		0		ns	
twp	Write Pulse Width ⁽⁴⁾	15	_	15	_	25		ns	
twR	Write Recovery Time	0		0	_	0		ns	
tow	Data Valid to End-of-Write	10	_	12	_	15		ns	
tHZ	Output High-Z Time ⁽¹⁾	_	10		10	_	15	ns	
tDH	Data Hold Time	0		0	_	0		ns	
twz	Write Enable to Output in High-Z ⁽¹⁾	_	10		10	_	15	ns	
tow	Output Active from End-of-Write ⁽¹⁾	0	_	0		0		ns	

2689 tbl 10a

		7140 Com)X55)X55 'I, Ind litary	7130 7140 Com & Mi		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE						
twc	Write Cycle Time ⁽³⁾	55	_	100		ns
tew	Chip Enable to End-of-Write	40		90	-	ns
taw	Address Valid to End-of-Write	40		90	_	ns
tas	Address Set-up Time	0	_	0	_	ns
twp	Write Pulse Width ⁽⁴⁾	30		55	-	ns
twr	Write Recovery Time	0		0		ns
tow	Data Valid to End-of-Write	20		40	_	ns
tHZ	Output High-Z Time ⁽¹⁾		25		40	ns
tDH	Data Hold Time	0		0		ns
twz	Write Enable to Output in High-Z ⁽¹⁾		25		40	ns
tow	Output Active from End-of-Write ⁽¹⁾	0		0		ns

2689 tbl 10b

NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2). This parameter is guaranteed by device characterization but is not production tested.


2. PLCC, TQFP and STQFP packages only.

3. For MASTER/SLAVE combination, twc = tBAA + twp, since R/W = VIL must occur after tBAA.


4. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is HIGH during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

5. 'X' in part numbers indicates power rating (SA or LA).

Timing Waveform of Write Cycle No. 1, (R/W Controlled Timing)^(1,5,8)



Timing Waveform of Write Cycle No. 2, (CE Controlled Timing)^(1,5)



- 1. R/\overline{W} or \overline{CE} must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of $\overline{CE} = V_{IL}$ and $R/\overline{W} = V_{IL}$.
- 3. two is measured from the earlier of \overline{CE} or R/W going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the HIGH impedance state.
- 6. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- 7. This parameter is determined by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If \overline{OE} is LOW during a RW controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a RW controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽⁷⁾

		714	7130X20 ⁽¹⁾ 7140X20 ⁽¹⁾ Com'l Only			7130X35 7140X35 Com'l & Military			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
BUSY TIMINO	G (For MASTER IDT 7130)								
tBAA	BUSY Access Time from Address		20		20		20	ns	
tBDA	BUSY Disable Time from Address		20		20	_	20	ns	
tBAC	BUSY Access Time from Chip Enable		20		20		20	ns	
tBDC	BUSY Disable Time from Chip Enable		20		20		20	ns	
twн	Write Hold After BUSY ⁽⁶⁾	12		15	—	20		ns	
twdd	Write Pulse to Data Delay ⁽²⁾		40		50		60	ns	
tDDD	Write Data Valid to Read Data Delay ⁽²⁾		30		35		35	ns	
taps	Arbitration Priority Set-up Time ⁽³⁾	5		5		5		ns	
tBDD	BUSY Disable to Valid Data ⁽⁴⁾		25		35		35	ns	
BUSY INPUT	TIMING (For SLAVE IDT 7140)		•			•		•	
twв	Write to BUSY Input ⁽⁵⁾	0	_	0		0		ns	
twн	Write Hold After BUSY ⁶⁾	12	—	15	—	20		ns	
twdd	Write Pulse to Data Delay ⁽²⁾		40		50		60	ns	
tDDD	Write Data Valid to Read Data Delay ⁽²⁾		30		35		35	ns	
								2689 tbl 11 a	
				1		1		1	
				714 Com	0X55 0X55 I'l, Ind ilitary	7140 Com	0X100 0X100 'I, Ind ilitary		
Symbol	Parameter			714 Com	0X55 i'l, Ind	7140 Com	0X100 ı'l, Ind	Unit	
-	Parameter 3 (For MASTER IDT 7130)			714 Com & M	0X55 I'l, Ind ilitary	7140 Com & M	0X100 I'I, Ind ilitary	Unit	
-				714 Com & M	0X55 I'l, Ind ilitary	7140 Com & M	0X100 I'I, Ind ilitary	Unit	
BUSY TIMING	G (For MASTER IDT 7130)			714 Com & M Min.	0X55 I', Ind ilitary Max.	714(Com & M Min.	DX100 i'l, Ind ilitary Max.		
BUSY TIMINO	G (For MASTER IDT 7130) BUSY Access Time from Address]			714 Com & M Min.	0X55 I'I, Ind ilitary Max. 30	714(Com & M Min.	0X100 'I, Ind ilitary Max. 50	ns	
BUSY TIMINO	G (For MASTER IDT 7130) BUSY Access Time from Address] BUSY Disable Time from Address			714 Com & M Min.	0X55 i'l, Ind ilitary Max. 30 30	714(Com & M Min.	0X100 I'I, Ind ilitary Max. 50 50	ns ns	
BUSY TIMINO tBAA tBDA tBAC	G (For MASTER IDT 7130) BUSY Access Time from Address] BUSY Disable Time from Address BUSY Access Time from Chip Enable			714 Com & M Min.	0X55 i'l, Ind illitary Max. 30 30 30	714(Com & M Min.	0X100 'I, Ind ilitary Max. 50 50 50	ns ns ns	
BUSY TIMINO tBAA tBDA tBAC tBDC	G (For MASTER IDT 7130) BUSY Access Time from Address] BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable			714 Com & M Min.	0X55 i'l, Ind illitary Max. 30 30 30	714(Com & M Min.	0X100 'I, Ind ilitary Max. 50 50 50	ns ns ns ns	
BUSY TIMING tBAA tBDA tBAC tBDC tWH	G (For MASTER IDT 7130) BUSY Access Time from Address] BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable BUSY Disable Time from Chip Enable Write Hold After BUSY ⁽⁶⁾			714 Com & M Min.	0X55 i'i, Ind ilitary Max. 30 30 30 30 30	714(Com & M Min.	0X100 'I, Ind ilitary Max. 50 50 50 50 50 	ns ns ns ns ns	
BUSY TIMING IBAA IBDA IBAC IBDC IWH IWDD	G (For MASTER IDT 7130) BUSY Access Time from Address] BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable Write Hold After BUSY ⁽⁶⁾ Write Pulse to Data Delay ⁽²⁾			714 Com & M Min. 	0X55 i'i, Ind ilitary Max. 30 30 30 30 30 80	714(Com & M Min. 	0X100 'I, Ind ilitary Max. 50 50 50 50 50 120	ns ns ns ns ns ns	
BUSY TIMING tBAA tBDA tBDC tBDC tWH tWDD tDDD	G (For MASTER IDT 7130) BUSY Access Time from Address] BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable Write Hold After BUSY ⁽⁶⁾ Write Pulse to Data Delay ⁽²⁾ Write Data Valid to Read Data Delay ⁽²⁾			714 Com & M Min. 	0X55 i'i, Ind ilitary Max. 30 30 30 30 30 80	714(Com & M Min. 	0X100 'I, Ind ilitary Max. 50 50 50 50 50 120	ns ns ns ns ns ns ns	
BUSY TIMINO IBAA IBDA IBAC IBDC IBDC IWH IWDD IDDD IDDD IAPS IBDD	G (For MASTER IDT 7130) BUSY Access Time from Address] BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable Write Hold After BUSY ⁽⁶⁾ Write Pulse to Data Delay ⁽²⁾ Write Data Valid to Read Data Delay ⁽²⁾ Arbitration Priority Set-up Time ⁽³⁾			714 Com & M Min. 	0X55 '', Ind ilitary Max. 30 30 30 30 30 30 55 	714(Com & M Min. 	0X100 'I, Ind ilitary Max. 50 50 50 50 50 120 100 	ns ns ns ns ns ns ns ns ns	
BUSY TIMINO IBAA IBDA IBAC IBDC IBDC IWH IWDD IDDD IDDD IAPS IBDD	G (For MASTER IDT 7130) BUSY Access Time from Address] BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable Write Hold After BUSY ⁽⁶⁾ Write Pulse to Data Delay ⁽²⁾ Write Data Valid to Read Data Delay ⁽²⁾ Arbitration Priority Set-up Time ⁽³⁾ BUSY Disable to Valid Data ⁽⁴⁾			714 Com & M Min. 	0X55 '', Ind ilitary Max. 30 30 30 30 30 30 55 	714(Com & M Min. 	0X100 'I, Ind ilitary Max. 50 50 50 50 50 120 100 	ns ns ns ns ns ns ns ns ns ns	
BUSY TIMING tBAA tBDA tBDC tBDC tWH tWDD tDDD tAPS tBDD BUSY INPUT	G (For MASTER IDT 7130) BUSY Access Time from Address] BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable Write Hold After BUSY ⁽⁶⁾ Write Pulse to Data Delay ⁽²⁾ Write Data Valid to Read Data Delay ⁽²⁾ Arbitration Priority Set-up Time ⁽³⁾ BUSY Disable to Valid Data ⁽⁴⁾ TIMING (For SLAVE IDT 7140)			714 Com & M Min. — — 20 — 20 — 5 —	0X55 'I, Ind ilitary Max. 30 30 30 30 30 30 55 55	714(Com & M Min. 	0X100 'I, Ind ilitary Max. 50 50 50 50 50 120 100 65	ns ns ns ns ns ns ns ns ns ns	
BUSY TIMINO BAA BDA BDA BDC BDC WH WDD COD COD BUSY INPUT twB	G (For MASTER IDT 7130) BUSY Access Time from Address] BUSY Disable Time from Address BUSY Access Time from Chip Enable BUSY Disable Time from Chip Enable Write Hold After BUSY ⁽⁶⁾ Write Pulse to Data Delay ⁽²⁾ Write Data Valid to Read Data Delay ⁽²⁾ Arbitration Priority Set-up Time ⁽³⁾ BUSY Disable to Valid Data ⁽⁴⁾ TIMING (For SLAVE IDT 7140) Write to BUSY Input ⁽⁵⁾			714 Com & M Min. 	0X55 'I, Ind ilitary Max. 30 30 30 30 30 30 55 55	714(Com & M Min. 	0X100 'I, Ind ilitary Max. 50 50 50 50 50 120 100 65	ns ns ns ns ns ns ns ns ns ns ns ns	

NOTES:

1. PLCC, TQFP and STQFP packages only.

2. Port-to-port delay through RAM cells from the writing port to the reading port, refer to "Timing Waveform of Write with Port -to-Port Read and BUSY."

3. To ensure that the earlier of the two ports wins.

4. tBDD is a calculated parameter and is the greater of 0, twDD - twp (actual) or tDDD - tDw (actual).


5. To ensure that a write cycle is inhibited on port 'B' during contention on port 'A'.

6. To ensure that a write cycle is completed on port 'B' after contention on port 'A'.

7. 'X' in part numbers indicates power rating (S or L).

2689 tbl 11b

Timing Waveform of Write with Port-to-Port Read and BUSY^(2,3,4)




NOTES:

1. To ensure that the earlier of the two ports wins. tBDD is ignored for slave (IDT7140).

- 2. $\overline{CE}L = \overline{CE}R = VIL$
- 3. $\overline{OE} = V_{IL}$ for the reading port.

4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is opposite from port "A".

Timing Waveform of Write with $\overline{\text{BUSY}}^{(3)}$



NOTES:


1. twH must be met for both BUSY Input (IDT7140, slave) or Output (IDT7130 master).

2. BUSY is asserted on port "B" blocking R/W"B", until BUSY"B" goes HIGH.


3. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is oppsite from port "A".

2689 tbl 12a

Timing Waveform of **BUSY** Arbitration Controlled by \overline{CE} Timing⁽¹⁾



Timing Waveform by **BUSY** Arbitration Controlled by Address Match Timing⁽¹⁾



NOTES:

1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

2. If tAPS is not satisified, the BUSY will be asserted on one side or the other, but there is no guarantee on which side BUSY will be asserted (7130 only).

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽²⁾

		7140	X20 ⁽¹⁾ X20 ⁽¹⁾ I Only	714 Com	0X25 0X25 'I, Ind litary	714 Co	0X35 0X35 om'l ilitary	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUPT	riming							
tas	Address Set-up Time	0	_	0	_	0		ns
twR	Write Recovery Time	0		0		0		ns
tins	Interrupt Set Time		20		25	_	25	ns
tinr	Interrupt Reset Time	_	20		25		25	ns

NOTES:

1. PLCC, TQFP and STQFP package only.

2. 'X' in part numbers indicates power rating (SA or LA).


AC Electrical characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

		714 Com	0X55 0X55 'I, Ind litary	7140 Com	X100 X100 I, Ind litary	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRUPT	TIMING	-		-		
tas	Address Set-up Time	0		0		ns
twr	Write Recovery Time	0	_	0		ns
tins	Interrupt Set Time		45		60	ns
tinr	Interrupt Reset Time		45		60	ns

NOTES:

1. 'X' in part numbers indicates power rating (SA or LA).


Timing Waveform of Interrupt Mode⁽¹⁾



2689 drw 16

2689 tbl 12b

INT Clear:



- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. See Interrupt Truth Table II.
- 3. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- 4. Timing depends on which enable signal (CE or R/W) is de-asserted first.

Truth Tables

Truth Table I — Non-Contention Read/Write Control⁽⁴⁾

	Inputs ⁽¹⁾			
R/W	ΣĒ	ŌĒ	D0-7	Function
Х	Н	Х	Z	Port Disabled and in Power-Down Mode, Isb2 or Isb4
Х	Н	Х	Z	$\overline{CE}_{R} = \overline{CE}_{L} = V_{H}$, Power-Down Mode, ISB1 or ISB3
L	L	Х	DATAIN	Data on Port Written into Memory ⁽²⁾
Н	L	L	DATAOUT	Data in Memory Output on Port ⁽³⁾
Н	L	Н	Z	High Impedance Outputs

NOTES:

1. $AOL - A1OL \neq AOR - A1OR$.

2. If BUSY = L, data is not written.

3. If $\overline{\text{BUSY}}$ = L, data may not be valid, see twod and todd timing.

4. 'H' = VIH, 'L' = VIL, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

Truth Table II — Interrupt Flag^(1,4)

Left Port					Right Port					
R/₩L	<u>C</u> EL	ŌĒL	A9L-A0L	ĪNT∟	R/WR	ĊĒr	ŌĒR	A9R-A0R	ĪNTR	Function
L	L	Х	3FF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	3FE	Х	Set Left ĪNT∟ Flag
Х	L	L	3FE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left ĪNT∟ Flag

NOTES:

1. Assumes $\overline{\text{BUSY}}$ L = $\overline{\text{BUSY}}$ R = VIH

2. If $\overline{\text{BUSY}}$ L = VIL, then No Change.

3. If $\overline{\text{BUSYR}} = V_{\mathbb{L}}$, then No Change.

4. 'H' = HIGH,' L' = LOW,' X' = DON'T CARE

Truth Table III — Address $\overline{\text{BUSY}}$ Arbitration

	In	puts	Out	puts	
Ē	ĒĒR	Aol-A9l Aor-A9r	BUSYL ⁽¹⁾	BUSYR ⁽¹⁾	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

- Pins BUSYL and BUSYR are both outputs for IDT7130 (master). Both are inputs for IDT7140 (slave). BUSYX outputs on the IDT7130 are open drain, not push-pull outputs. On slaves the BUSYX input internally inhibits writes.
- 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs can not be LOW simultaneously.
- Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

2689 tbl 14

2689 tbl 13

2689 tbl 15

Functional Description

The IDT7130/IDT7140 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7130/IDT7140 has an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} = VIH). When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INTL}) is asserted when the right port writes to memory location 3FE (HEX), where a write is defined as the $\overline{CER} = R/\overline{WR} = VIL$ per Truth Table II. The left port clears the interrupt by accessing address location 3FE when $\overline{CEL} = \overline{OEL} = VIL$, R/\overline{W} is a "don't care". Likewise, the right port interrupt flag (\overline{INTR}) is asserted when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag (\overline{INTR}), the right port must access the memory location 3FF. The message (8 bits) at 3FE or 3FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FE and 3FF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table II for the interrupt operation.

Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The BUSY pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a BUSY indication, the write signal is gated internally to prevent the write from proceeding.

The use of $\overline{\text{BUSY}}$ logic is not required or desirable for all applications. In some cases it may be useful to logically OR the $\overline{\text{BUSY}}$ outputs together and use any $\overline{\text{BUSY}}$ indication as an interrupt source to flag the event of an illegal or illogical operation. In slave mode the $\overline{\text{BUSY}}$ pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the $\overline{\text{BUSY}}$ pins HIGH. If desired, unintended write operations can be prevented to a port by tying the $\overline{\text{BUSY}}$ pin for that port LOW.

The BUSY outputs on the IDT7130 RAM (Master) are open drain type outputs and require open drain resistors to operate. If these

RAMs are being expanded in depth, then the BUSY indication for the resulting array does not require the use of an external AND gate.

Width Expansion with Busy Logic Master/Slave Arrays

When expanding an RAM array in width while using busy logic, one master part is used to decide which side of the RAM array will receive a busy indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the busy signal as a write inhibit signal. Thus on the IDT7130/IDT7140 RAMs the BUSY pin is an output if the part is Master (IDT7130), and the BUSY pin is an input if the part is a Slave (IDT7140) as shown in Figure 3.





Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7130 (Master) and IDT7140 (Slave)RAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating busy on one side of the array and another master indicating busy on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The $\overline{\text{BUSY}}$ arbitration, on a Master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a $\overline{\text{BUSY}}$ flag to be output from the master before the actual write pulse can be initiated with either the R/W signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

Ordering Information



NOTES:

- 1. Contact your local sales office for industrial temp range for other speeds, packages and powers.
- 2. Green parts available. For specific speeds, packages and powers contact your local sales office.
- 3. For "P", plastic DIP, when ordering green package the suffix is "PDG".

Datasheet Document History

03/15/99:		Initiated datasheet document history
		Converted to new format
		Cosmetic and typographical corrections
	Pages 2 and 3	Added additional notes to pin configurations
06/08/99:	-	Changed drawing format
08/02/99:	Page 2	Corrected package number in note 3
09/29/99:	Page 2	Fixed pin 1 in DIP pin configuration
11/10/99:	Page 1 & 18	Replaced IDT logo
06/23/00:	Page4	Increased storage temperature parameters
	-	Clarified TA parameter
	Page 5	DC Electrical parameters-changed wording from "open" to "disabled"
	Page 10	Changed ±500mV to 0mV in notes
01/08/02:	Page 1	Added Ceramic Flatpack to 48-pin package offerings
	Page 2 & 3	Added date revision to pin configurations
	Page 4, 5, 8, 10,	Removed industrial temp option footnote from all tables
	12,14 & 15	

Datasheet Document History (cont'd)

Page 5, 8, 10, 12, & 14	Added industrial temp for 25ns to DC & AC Electrical Characteristics
Page 5, 8, 10, 12, & 14	Removed industrial temp for 35ns to DC & AC Electrical Characteristics
Page 18	Added industrial temp for 25ns and removed industrial temp for 35ns in ordering information
C C	Updated industrial temp option footnote
Page 1 & 19	Replaced IDT ™ logo with IDT ® logo
0	Added green availability to features
-	Added green indicator to ordering information
•	Replaced old IDT TM with new IDT TM logo
Page 18	Added "PDG" footnote to the ordering information
Page 18	Removed "IDT" from orderable part number
Page 2	Added L48-1 package and F48-1 package pin configurations
-	with corresponding foot notes
Page 13, 18, 19 & 20	Typo/corrections
Page 20	Added T & Reel indicator to ordering information
Page 2	Split the F48 and L48 pin configuration, creating two separate pin configurations:
	F48 pin ceramic flatpack rotated 90 degrees counterclockwise, removed footnote 5 reference
	and L48 LCC rotated 90 degrees clockwise to reflect pin 1 orientation and added dot at pin 1,
	removed footnote 5 reference
Page 3	P48 plastic DIP and C48 sidebrazed DIP, removed half moon and to reflect pin 1 orientation
-	added dot at pin 1
Page4	J52 PLCC rotated 90 degrees clockwise to reflect pin 1 orientation added dot at pin 1, removed
	footnote 5 reference
Page 5	PN64 TQFP and PP64 STQFP, chamfer removed, rotated 90 degrees counterclockwise to
	reflect pin 1 orientation and added dot at pin 1, removed footnote 5 reference
Page 20	All incidences of -1, -2 have been removed from the datasheet
	Page 5, 8, 10, 12, & 14 Page 18 Page 1 & 19 Page 1 Page 18 Page 1 & 19 Page 18 Page 18 Page 18 Page 2 Page 2 Page 20 Page 20 Page 2 Page 3 Page 4 Page 5



CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for idt manufacturer:

Other Similar products are found below :

8304AMILF 7133SA55JG 7025L25PF 70V3589S133BCI 7140SA55P 71T75602S133BGI F1423EVB-DI F1423EVB-SI 952601EGLF 9DB801CGLF F2912EVBI 54FCT162245ATEB ZSC31150KIT V1.2 7025L35G 70T653MS12BCI 70V05L15JG 70V3319S133BCI 70V3599S133BC 70V639S10BCG 70V658S10BF 71342LA20JG 72T36125L5BBGI 72V36110L7-5BBGI 74FCT162827CTPAG P9120-EVAL ZLED7020Kit-D1 V2.0 XUL536150.000JS6I 9112AF-17LF 854110AYILF EVKVC5-5933ALL 83PR226BKI-01LF 74ALVCH162244PAG8 7024L20PFGI 84329BYLF 670M-03ILF QS3VH251PAG QS34XVH245Q3G8 49FCT805PYG 82EBP33831-2 9FGV0241AKILFT F1978EVBI F2911EVBI F2950EVBI SDAH01 SDAH02 DEV5L2503 DEV5X2503 ZMID5201STKIT 5P49V6968-EVK EVK9FGL0441