

DATA SHEET

GENERAL DESCRIPTION

The 844008I-46 is a 10Gb Ethernet Clock Generator and a member of the HiPerClocks[™] family of high performance devices from IDT. The 844008I-46 can synthesize 156.25MHz or 100MHz with a 25MHz crystal. It has a total of 8 LVDS outputs. The 844008I-46 has excellent phase jitter performance and is packaged in a 32 Lead VFQFN package, making it ideal for use in systems with limited board space.


FEATURES

- Eight differential LVDS outputs
- Crystal oscillator interface designed for 18pF parallel resonant crystals
- Supports the following output frequencies: 156.25MHz or 100MHz
- VCO frequency: 625MHz or 600MHz
- RMS phase jitter @ 156.25MHz, using a 25MHz crystal (1.875MHz 20MHz): 0.45ps (typical)
- Full 2.5V supply mode
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) packages
- For functional replacement part use 8T49N285


Inpu	t				
XTAL Frequency (MHz)	FREQ_SEL	FB Divider	Output Divider	VCO (MHz)	Output Frequency (MHz)
25	0	÷25	÷4	625	156.25 (default)
25	1	÷24	÷6	600	100

FREQUENCY SELECT FUNCTION TABLE

BLOCK DIAGRAM



PIN ASSIGNMENT



Number	Name	Ту	/ре	Description
1, 2	Q0, nQ0	Output		Differential output pair. LVDS interface levels.
3, 11, 22, 32	GND	Power		Power supply ground.
4, 5	Q1, nQ1	Ouput		Differential output pair. LVDS interface levels.
6, 14, 19	V	Power		Output supply pins.
7, 8	Q2, nQ2	Output		Differential output pair. LVDS interface levels.
9, 10	Q3, nQ3	Output		Differential output pair. LVDS interface levels.
12, 13	Q4, nQ4	Output		Differential output pair. LVDS interface levels.
15, 16	Q5, nQ5	Output		Differential output pair. LVDS interface levels.
17, 18	Q6, nQ6	Output		Differential output pair. LVDS interface levels.
20, 21	Q7, nQ7	Output		Differential output pair. LVDS interface levels.
23	OE	Input	Pullup	Output enable pin. When LOW, outputs are disabled. When HIGH. outputs are enabled. LVCMOS/LVTTL interface levels. See Table 3.
24, 28, 29	nc	Unused		No connect.
25	V	Power		Analog supply pin.
26	FREQ_SEL	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels.
27	V	Power		Core supply pin.
30, 31	XTAL_IN, XTAL_OUT	Input		Parallel resonant crystal interface. XTAL_OUT is the output, XTAL_IN is the input.

TABLE 1. PIN DESCRIPTIONS

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
	Input Pulldown Resistor			51		kΩ
R	Input Pullup Resistor			51		kΩ

TABLE 3. OE FUNCTION TABLE

Inputs OE	Outputs Q[0:7]/nQ[0:7]
1	Enabled (default)
0	Hi-Z

Absolute Maximum Ratings

Supply Voltage, V	4.6V
Inputs, V	-0.5V to $V_{\text{\tiny DD}}$ + 0.5V
Outputs, I _o (LVDS) Continuous Current Surge Current	10mA 15mA
Package Thermal Impedance, $\theta_{_{JA}}$ Storage Temperature, $T_{_{STG}}$	37°C/W (0 mps) -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDD} = 2.5V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Core Supply Voltage		2.375	2.5	2.625	V
V _{DDA}	Analog Supply Voltage		V _{DD} - 0.25	2.5	V	V
V _{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
	Power Supply Current				60	mA
	Analog Supply Current				25	mA
	Output Supply Current				140	mA

TABLE 4B. LVCMOS / LVTTL DC CHARACTERISTICS, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage			2		V _{DD} + 0.3	V
V	Input Low Voltage			-0.3		0.8	V
	Input High Current	OE	V _{DD} = V _{IN} = 2.625			5	μA
и		FREQ_SEL	$V_{_{DD}} = V_{_{IN}} = 2.625$			150	μA
	Input I ow Current	OE	$V_{_{DD}} = 2.625V, V_{_{IN}} = 0V$	-150			μA
I.	Input Low Current	FREQ_SEL	$V_{DD} = 2.625V, V_{IN} = 0V$	-5			μA

TABLE 4C. LVDS DC Characteristics, $V_{DD} = V_{DDD} = 2.5V \pm 5\%$, TA = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Differential Output Voltage		247	340	454	mV
ΔV_{od}	V _{op} Magnitude Change				50	mV
V _{os}	Offset Voltage		1.10	1.25	1.375	V
ΔV_{os}	V _{os} Magnitude Change				50	mV

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fι	undamenta	ıl	
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				300	μW

TABLE 5. CRYSTAL CHARACTERISTICS

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 6. AC Characteristics, $V_{_{DD}} = V_{_{DDO}} = 2.5V \pm 5\%$, Ta = -40°C to 85°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
£		FREQ_SEL = 0		156.25		MHz
OUT	Output Frequency	FREQ_SEL = 1		100		MHz
tsk(o)	Output Skew; NOTE 1, 2				75	ps
tjit(cc)	Cycle-to-Cycle Jitter				20	ps
+::+(0)	RMS Phase Jitter (Random);	156.25MHz (1.875MHz - 20MHz)		0.45		ps
tjit(Ø)	NOTE 3	100MHz (1.875MHz - 20MHz)		0.52		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	300		700	ps
odc	Output Duty Cycle		48		52	%

NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.


Measured at the differential cross points.

NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.


NOTE 3: Please refer to the Phase Noise Plot.



PARAMETER MEASUREMENT INFORMATION



PARAMETER MEASUREMENT INFORMATION, CONTINUED



APPLICATION INFORMATION

Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 844008I-46 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL. V_{DD}, V_{DDA}, and V_{DDD} should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. *Figure 1* illustrates this for a generic V_{CC} pin and also shows that V_{DDA} requires that an additional 10Ω resistor along with a 10µF bypass capacitor be connected to the V_{DDA} pin.




FIGURE 1. POWER SUPPLY FILTERING

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.


OUTPUTS:

LVDS OUTPUTS

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, there should be no trace attached.

CRYSTAL INPUT INTERFACE

The 844008I-46 has been characterized with an 18pF parallel resonant crystals. The capacitor values shown in






FIGURE 2. CRYSTAL INPUT INTERFACE

LVCMOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50 Ω applications, R1 and R2 can be 100 Ω . This can also be accomplished by removing R1 and making R2 50 Ω .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

VFQFN EPAD THERMAL RELEASE PATH

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/ shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadfame Base Package, Amkor Technology.




FIGURE 4. P.C.ASSEMBLY FOR EXPOSED PAD THERMAL RELEASE PATH -SIDE VIEW (DRAWING NOT TO SCALE)

2.5V LVDS DRIVER TERMINATION

Figure 5 shows a typical termination for LVDS driver in characteristic impedance of 100Ω differential (50Ω single) transmission line environment.




FIGURE 5. TYPICAL LVDS DRIVER TERMINATION

SCHEMATIC LAYOUT

Figure 6 shows an example of 844008I-46 application schematic. In this example, the device is operated at $V_{DD} = V_{DDD} = 3.3$ V. The 18pF parallel resonant 25MHz crystal is used. The C1 = 27pF and C2 = 27pF are recommended

for frequency accuracy. For different board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy. Two examples of LVDS for receiver without built-in termination are shown in this schematic.




FIGURE 6. 844008I-46 SCHEMATIC LAYOUT

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 844008I-46. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 844008I-46 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for $V_{no} = 2.5V + 5\% = 2.625V$, which gives worst case results.

Power (core)_{MAX} = V_{DD,MAX} * (I_{DD,MAX} + I_{DDA MAX} + I_{DDD MAX}) = 2.625V * (60mA + 25mA + 140mA) = 590.625mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS[™] devices is 125°C.

The equation for Tj is as follows: $Tj = \theta_{JA} * Pd_{total} + T_{A}$

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_{A} = Ambient Temperature$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 37°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is: $85^{\circ}C + 0.591W * 37^{\circ}C/W = 106.8^{\circ}C$. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

TABLE 7. THERMAL RESISTANCE θ_{JA} for 32-Lead VFQFN, Forced Convection

θ _{JA} vs. Air Fl	ow (Meters pe	r Second)		
Multi-Layer PCB, JEDEC Standard Test Boards	0 37.0°C/W	1 32.4°C/W	2.5 29.0°C/W	

RELIABILITY INFORMATION


Table 8. $\boldsymbol{\theta}_{_{JA}} \text{vs.}$ Air Flow Table for 32 Lead VFQFN

θ_{JA} vs. Air Flow (Meters per Second)					
Multi-Layer PCB, JEDEC Standard Test Boards	0 37.0°C/W	1 32.4°C/W	2.5 29.0°C/W		

TRANSISTOR COUNT

The transistor count for 844008I-46 is: 2993

PACKAGE OUTLINE - K SUFFIX FOR 32 LEAD VFQFN



NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this

device. The pin count and pinout are shown on the front page. The package dimensions are in Table 9 below.

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS (VHHD -2/ -4)						
SYMBOL	Minimum	Maximum				
N	32					
А	0.80	1.0				
A1	0	0.05				
A3	0.25 Reference					
b	0.18	0.30				
е	0.50 BASIC					
N _D	8					
N _e	8					
D, E	5.0 BASIC					
D2, E2	3.0	3.3				
L Deference Decumer	0.30	0.50				

TABLE 9. PACKAGE DIMENSIONS

Reference Document: JEDEC Publication 95, MO-220

TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
844008AKI-46LF	ICS008AI46L	32 Lead "Lead-Free" VFQFN	Tray	-40°C to 85°C
844008AKI-46LFT	ICS008AI46L	32 Lead "Lead-Free" VFQFN	1000 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

REVISION HISTORY SHEET

Rev	Table	Page	Description of Change	
A			Product Discontinuation Notice - Last time buy expires November 2, 2016. PDN# CQ-15-05	11/6/15



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, California 95138

Sales 800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com

Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Generators & Support Products category:

Click to view products by IDT manufacturer:

Other Similar products are found below :

5P49V5901A748NLGI 5P49V5901B680NLGI 5P49V5901B744NLGI 5P49V5929B502NLGI 5P49V5935B520LTGI 5V49EE903-116NLGI CV183-2TPAG 82P33814ANLG/W 8T49N004A-002NLGI 8T49N004A-039NLGI 9FGV0631CKLF 9FGV0641AKLFT 9LRS3197AKLF 9UMS9633BFILF 9VRS4450AKLF NB3N51132DTR2G 8N3Q001EG-0035CDI 932SQ426AKLF 950810CGLF 9DBV0531AKILF 9DBV0741AKILF 9FGV0641AKLF 9UMS9633BKLF 9VRS4420DKILF 9VRS4420DKLF 9VRS4420DKLFT CY25404ZXI226 CY25422SXI-004 5P49V5901B712NLGI NB3H5150-01MNTXG 6INT61041NDG PL602-20-K52TC PL613-51QC 8N3Q001FG-1114CDI 9FGV0641AKILF ZL30314GKG2 ZL30253LDG1 ZL30251LDG1 ZL30250LDG1 ZL30169LDG1 ZL30142GGG2 9UMS9633BKILFT 9FGV0631CKLFT 9FGV0631CKILF 5P49V5935B536LTGI PI6LC48P0101LIE DS1099U-ST+ MAX24305EXG+ PI6LC48H02-01LIE 82P33814ANLG