


#### Features


- Programmable Interrupt Function with User-Defined Upper and Lower Threshold Settings
- Internal Filter Eliminates Signal Fluctuation Due to AC Lighting Flicker — No External Capacitor Required
- In-Package Trim Provides an Easy and Accurate Means to Achieve System-to-System Repeatability
- 16-Bit Digital Output with I<sup>2</sup>C at 400 kHz
- Programmable Analog Gain and Integration Time Supporting 1,000,000-to-1 Dynamic Range
- SYNC Input Synchronizes Integration Cycle to Modulated Light Sources (e.g. PWM)
- Operating Temperature Range -40°C to 85°C (CS Package) -30°C to 70°C (FN Package)
- Operating voltage of 2.7 V to 3.6 V
- Available in Both an FN and a CS Package. The CS Package is the Industry's Smallest Digital RGB Color Sensor

### **Applications**

- Provides Method to Derive Chromaticity Coordinates to Manage Display Backlighting (i.e. RGB LED, CCFL, etc.)
- Provides Means to Derive Color Temperature to White-Color Balance Displays Under Various Lighting Conditions

TAOS137A - APRIL 2011





Package Drawings are Not to Scale

### **End Products and Market Segments**

- HDTVs
- Tablets, Laptops, Monitors
- Medical Instrumentation
- Consumer Toys
- Industrial/Commercial Lighting
- Industrial Process Control

#### Description

The TCS3404 and TCS3414 digital color light sensors are designed to accurately derive the color chromaticity and illuminance (intensity) of ambient light and provide a digital output with 16-bits of resolution. The devices include an  $8 \times 2$  array of filtered photodiodes, analog-to-digital converters, and control functions on a single monolithic CMOS integrated circuit. Of the 16 photodiodes, 4 have red filters, 4 have green filters, 4 have blue filters, and 4 have no filter (clear). With the advanced patent pending in-package trim capability, device-to-device and system-to-system tolerance can be minimized allowing very precise repeatability to be attained.

The LUMENOLOGY ® Company

Copyright © 2011, TAOS Inc.

Texas Advanced Optoelectronic Solutions Inc. 1001 Klein Road • Suite 300 • Plano, TX 75074 • (972) 673-0759 www.taosinc.com


#### TAOS137A - APRIL 2011

A synchronization input (SYNC) provides precise external control of sensor integration allowing the internal conversion cycles to be synchronized to a pulsed light source. Furthermore, the synchronization feature supports the following advanced modes of operation to maximize flexibility across a broad range of hardware systems: (1) sync for one internal-time cycle, and (2) accumulate for specified number of pulses. The device also supports free-running and serial-bus-controlled integration modes if precise coupling between the sensor and light source is not required.

Four parallel analog-to-digital converters (ADC) transform the photodiode currents to an SMBus (TCS3404) or I<sup>2</sup>C (TCS3414) digital output that, in turn, can be input to a microprocessor. The RGB values can be read in a single read cycle to minimize the number of read command protocols defined in the communication interface. The slave address for this device is 39h (0111001b). A single SMB-Alert style interrupt (TCS3404) as well as a single traditional *level*-style interrupt (TCS3414) can be dynamically configured for any one of the four channels including a corresponding high/low threshold setting. The interrupt will remain asserted until the firmware clears the interrupt.

The TCS3404/14 devices can help (1) automatically adjust the display brightness of a backlight to extend battery, increase lamp life, and provide optimum viewing in diverse lighting conditions, (2) white-color balance display panel and/or captured images in diverse lighting conditions, and (3) manage RGB LED backlighting to maintain color consistency over a long period of time.

These devices are also ideal in controlling keyboard illumination in low ambient light conditions. Chromaticity coordinates (x,y) can be used to derive color temperature for the purpose of white-color balancing of displays and/or captured images. Illuminance, in lux, can be used to approximate the human eye response of ambient light and to manage exposure control in digital cameras. The TCS3404/14 devices are ideal in notebook/tablet PCs, LCD monitors, flat-panel televisions, cell phones, and digital cameras. Additional applications include street light control, security lighting, sunlight harvesting, and automotive instrumentation clusters.



#### **Functional Block Diagram**



TAOS137A - APRIL 2011

### **Terminal Functions**

	TERMINAL			
NAME	CS PKG NO.	FN PKG NO.	TYPE	DESCRIPTION
GND	A3	6		Power supply ground. All voltages are referenced to GND.
INT	B3	4	0	Level interrupt — open drain.
SCL	A1	1	I	Serial clock input terminal — clock signal for I <sup>2</sup> C serial data.
SDA	B1	3	I/O	Serial data I/O terminal — serial data I/O for I <sup>2</sup> C.
SYNC	A2	2	I	Synchronous input.
V <sub>DD</sub>	B2	5		Supply voltage.

#### **Available Options**

DEVICE	INTERFACE	I <sup>2</sup> C ADDRESS	PACKAGE – LEADS	PACKAGE DESIGNATOR	ORDERING NUMBER
TCS3404	SMBus	-	Chipscale-6 CS		TCS3404CS
TCS3404	SMBus	-	Dual Flat No-Lead-6	FN	TCS3404FN
TCS3413	l <sup>2</sup> C	0x29	Chipscale-6	Chipscale–6 CS	
TCS3413	l <sup>2</sup> C	0x29	Dual Flat No-Lead-6	FN	TCS3413FN
TCS3414 <sup>†</sup>	l <sup>2</sup> C	0x39	Chipscale-6	CS	TCS3414CS
TCS3414 <sup>†</sup>	l <sup>2</sup> C	0x39	Dual Flat No-Lead-6	FN	TCS3414FN
TCS3415	l <sup>2</sup> C	0x49	Chipscale-6	CS	TCS3415CS
TCS3415	l <sup>2</sup> C	0x49	Dual Flat No-Lead-6	FN	TCS3415FN
TCS3416	l <sup>2</sup> C	0x59	Chipscale-6	CS	TCS3416CS
TCS3416	l <sup>2</sup> C	0x59	Dual Flat No-Lead-6	FN	TCS3416FN

<sup>†</sup> Recommended device for single-device systems..

#### Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>DD</sub> (see Note 1)	3.8 V
Digital output voltage range, V <sub>O</sub>	–0.5 V to 3.8 V
Digital output current, I <sub>O</sub>	–1 mA to 20 mA
Storage temperature range, T <sub>stg</sub>	–40°C to 85°C
ESD tolerance, human body model	2000 V

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltages are with respect to GND.

### **Recommended Operating Conditions**

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	2.7	3	3.6	V
Operating free-air temperature, T <sub>A</sub> (CS PAckage)	-40		85	°C
Operating free-air temperature, T <sub>A</sub> (FN PAckage)	-30		70	°C
SCL, SDA input low voltage, VIL	-0.5		0.8	V
SCL, SDA input high voltage, VIH	2.1		3.6	V



TAOS137A – APRIL 2011

### Electrical Characteristics, $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		Power on (ADC inactive)		7.7	10	mA
I <sub>DD</sub>	DD Supply current @ V <sub>DD</sub> = 3.6 V	Power on (ADC active)				mA
		Power down		700	MAX 10 11 1000 0.4 5	μA
V <sub>OL</sub>	INT, SDA output low voltage	3 mA sink current	0		0.4	V
ILEAK	Input leakage current (SDA, SCL, SYNC)	$V_{IH} = V_{DD,} V_{IL} = GND$	-5		5	μA

### AC Electrical Characteristics, $V_{DD}$ = 3.3 V, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER <sup>†</sup>	TEST CONDITIONS	MIN	TYP	MAX	UNIT
,	Clock frequency 400 kHz (I <sup>2</sup> C)		0		400	kHz
f(SCL)	Clock frequency 100 kHz (SMBus)		10		100	kHz
t <sub>(BUF)</sub>	Bus free time between start and stop condition		1.3			μs
t <sub>(HDSTA)</sub>	Hold time after (repeated) start condition. After this period, the first clock is generated.		0.6			μs
t <sub>(SUSTA)</sub>	Repeated start condition setup time		0.6			μs
t <sub>(SUSTO)</sub>	Stop condition setup time		0.6			μs
t <sub>(HDDAT)</sub>	Data hold time		0		0.9	μs
t <sub>(SUDAT)</sub>	Data setup time		100			ns
t <sub>(LOW)</sub>	SCL clock low period		1.3			μs
t <sub>(HIGH)</sub>	SCL clock high period		0.6			μs
t(TIMEOUT)	Detect clock/data low timeout (SMBus only)		25		35	ms
t <sub>F</sub>	Clock/data fall time				300	ns
t <sub>R</sub>	Clock/data rise time				300	ns
Ci	Input pin capacitance				10	pF
t <sub>LOW</sub> (SYNC)	SYNC low period (see Figure 1)			50		μs
t <sub>HIGH</sub> (SYNC)	SYNC high period (see Figure 1)			50		μs
t <sub>F (SYNC)</sub>	SYNC fall time (see Figure 1)			50		ns
t <sub>R (SYNC)</sub>	SYNC rise time (see Figure 1)			50		ns

<sup>†</sup> Specified by design and characterization; not production tested.




Figure 1. Timing Diagram for Sync



TAOS137A - APRIL 2011

		TEST	Red Channel		Green Channel		Blue Channel			Clear Channel						
	ARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
	Irradiance responsivity R <sub>e</sub> (CS package)	$\lambda_p = 470 \text{ nm},$ See Note 3	0%		15%	15%		50%	65%		90%	59.0	65.6	72.5		
Re		$\lambda_p = 524 \text{ nm},$ See Note 4	0%		15%	60%		90%	0%		35%	71.2	76.9	82.7	(counts/ μW/ cm <sup>2</sup> )	
	package)	$\lambda_p = 640 \text{ nm},$ See Note 5	80%		110%	0%		15%	0%		15%	80.6	90.1	99.5		
	Irradiance	$\lambda_p = 470 \text{ nm},$ See Note 3	0%		15%	10%		50%	65%		90%	56.3	62.5	69.1		
R <sub>e</sub>	responsivity (FN package)	$\lambda_p = 524 \text{ nm},$ See Note 4	0%		15%	60%		90%	0%		35%	72.5	78.4	84.3	(counts/ μW/ cm <sup>2</sup> )	
	puonago)	$\lambda_p = 640 \text{ nm},$ See Note 5	80%		110%	0%		15%	0%		15%	94.2	105.3	116.3	0.11 )	

# Optical Characteristics, $V_{DD}$ = 3 V, $T_A$ = 25°C, GAIN = 64×, Tint = 12ms (unless otherwise noted) (see Notes 1 and 2)

NOTES: 1. The percentage shown represents the ratio of the respective red, green, or blue channel value to the clear channel value.

2. Optical measurements are made using small-angle incident radiation from a light-emitting diode (LED) optical source.

3. The 470 nm input irradiance is supplied by an InGaN light-emitting diode with the following characteristics:

peak wavelength  $\lambda_p$  = 470 nm, spectral halfwidth  $\Delta\lambda \frac{1}{2}$  = 35 nm, and luminous efficacy = 75 lm/W. 4. The 524 nm input irradiance is supplied by an InGaN light-emitting diode with the following characteristics:

4. The 524 nm input irradiance is supplied by an indian igniteriniting didde with the following characteristics peak wavelength  $\lambda_p = 524$  nm, spectral halfwidth  $\Delta\lambda/_2 = 47$  nm, and luminous efficiency = 520 lm/W.

5. The 640 nm input irradiance is supplied by a AIInGaP light-emitting diode with the following characteristics: peak wavelength  $\lambda_p = 640$  nm, spectral halfwidth  $\Delta \lambda \frac{1}{2} = 17$  nm, and luminous efficacy = 155 lm/W.

Illuminance responsivity R<sub>v</sub> is calculated from the irradiance responsivity R<sub>e</sub> by using the LED luminous efficacy values stated in notes 3, 4, and 5 and using 1 lx = 1 lm/m<sup>2</sup>.

### Operating Characteristics, $V_{DD} = 3 V$ , $T_A = 25^{\circ}C$ , (unless otherwise noted) (see Notes 2, 3, and 4)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
		4×		3.8	4	4.2	
	Gain scaling, relative to $1 \times$ gain setting	16×		15.2	16	16.8	
		64×		60.8	64	67.2	
	Dark ADC count value		$E_e = 0, 64 \times$ gain setting, $T_{int} = 400 \text{ ms}$	0	3	15	counts
	Maximum digital count value		Prescale = 1, T <sub>int</sub> = 400 ms (Note 1)			65535	counts
f <sub>osc</sub>	Oscillator frequency			4.2	4.4	4.6	MHz
	Internal integration time tolerance			-5		5	%
	Temperature coefficient of responsivity (SYN	C mode)	$\lambda \leq$ 700 nm, –40°C $\leq$ T <sub>A</sub> $\leq$ 85°C		± 200		ppm/°C

NOTES: 1. At shorter integration times and/or higher Prescale settings, the device will reach saturation of the analog section before the digital count reaches the maximum 16-bit value. The worst-case (lowest) analog saturation value can be obtained using the formula: Analog saturation = (fosc(min) ×Tint) ÷Prescale, where Fosc(min) is the minimum oscillator frequency in Hz, and tint is the actual integration time (internal, manually-timed, or sync-generated) in seconds.

2. Gain is controlled by the gain register (07h) described in the Register section.

3. Measurements taken when the Photodiode field value in the Photodiode Register (06h) is 00b and when the Prescaler field value in the Gain Register (07h) is 000b.

4. The full scale ADC count value is slew-rate limited for short integration times and is limited by the 16-bit counter for long integration times. The nominal transition between the two regions is  $t_{int} = 65535/5000 = 13.1$  ms.



TAOS137A - APRIL 2011





Figure 4. Example Timing Diagram for Receive Byte Format

Copyright © 2011, TAOS Inc.




TAOS137A - APRIL 2011



Note: When the device is powered on and the ADC is active I<sub>DD</sub> is approximately 1 mA higher.



TAOS137A - APRIL 2011



**TYPICAL CHARACTERISTICS** 

Copyright © 2011, TAOS Inc.



TAOS137A - APRIL 2011

### **PRINCIPLES OF OPERATION**

#### **Analog-to-Digital Converter**

The TCS3404/14 contains four integrating analog-to-digital converters (ADC) that integrate the currents from the four photodiodes (channel 1 through channel 4). Integration of all four channels occurs simultaneously, and upon completion of the conversion cycle the conversion results are transferred to the channel data registers, respectively. The transfers are double-buffered to ensure that invalid data is not read during the transfer. After the transfer, the device automatically begins the next integration cycle.

There are two ways to control the integration cycles: internally timed and externally timed. Internally-timed integration cycles can either be continuous back-to-back conversions or can be externally triggered as a single event using the SYNC pin. Externally-timed integrations can be controlled by setting and clearing a register bit (i.e. ADC\_EN in Control Register) using the serial interface, or by 1 or more pulses input to the SYNC pin. Integration options are configured through the Timing Register (see the Timing Register section for more information).

#### **Digital Interface**

Interface and control of the TCS3404/14 is accomplished through a two-wire serial interface to a set of registers that provide access to device control functions and output data. The serial interface is compatible with System Management Bus (SMBus) versions 1.1 and 2.0, and I<sup>2</sup>C bus Fast-Mode.

The TCS3404/14 device supports a single slave address outlined in Table 1. Additional devices shown in the Available Options table on page 3 support additional I<sup>2</sup>C slave addresses for systems requiring more than one device.

SLAVE ADDRESS	SMB ALERT ADDRESS
0111001	0001100

#### **Table 1. Slave Address**

NOTE: The slave and SMB Alert addresses are 7 bits. Please note the SMBus and I<sup>2</sup>C protocols on the following pages. A read/write bit should be appended to the slave address by the master device to communicate properly with the device.

#### Interrupt

Although the ADC channel data registers can be read at any time to obtain the most recent conversion value, in some applications, periodic polling of the device may not be desirable. For these types of applications, the device supports a variety of interrupt options allowing the user to configure the device to signal when a change in light intensity has occurred. High and low threshold registers allow a range of light levels to be defined, outside of which the device generates an interrupt. A persistence setting allows the user to specify a time duration that the measured value must remain outside of the defined range before generating an interrupt. The interrupt function can be assigned to any one of the four ADC color channels. See Interrupt Control Register for more information on configuring the interrupt functions.



TAOS137A - APRIL 2011

#### SMBus and I<sup>2</sup>C Protocols

Each *Send* and *Write* protocol is, essentially, a series of bytes. A byte sent to the TCS3404/14 with the most significant bit (MSB) equal to 1 will be interpreted as a COMMAND byte. The lower four bits of the COMMAND byte form the register select address (see Table 1), which is used to select the destination for the subsequent byte(s) received. The TCS3404/14 responds to any Receive Byte requests with the contents of the register specified by the stored register select address.

The TCS3404/14 implements the following protocols of the SMB 2.0 specification:

- Send Byte Protocol
- Receive Byte Protocol
- Write Byte Protocol
- Write Word Protocol
- Read Word Protocol
- Block Write Protocol
- Block Read Protocol

The TCS3404/14 implements the following protocols of the I<sup>2</sup>C specification:

- I<sup>2</sup>C Write Protocol
- I<sup>2</sup>C Read (Combined Format) Protocol

When an SMBus Block Write or Block Read is initiated (see description of COMMAND Register), the byte following the COMMAND byte is ignored but is a requirement of the SMBus specification. This field contains the byte count (i.e. the number of bytes to be transferred). The TCS3404 (SMBus) device ignores this field and extracts this information by counting the actual number of bytes transferred before the Stop condition is detected.

When an I<sup>2</sup>C Write or I<sup>2</sup>C Read (Combined Format) is initiated, the byte count is also ignored but follows the SMBus protocol specification. Data bytes continue to be transferred from the TCS3414 (I<sup>2</sup>C) device to Master until a NACK is sent by the Master.


The data formats supported by the TCS3404 and TCS3414 devices are:

- Master transmitter transmits to slave receiver (SMBus and I<sup>2</sup>C):
  - The transfer direction in this case is not changed.
- Master reads slave immediately after the first byte (SMBus only):
  - At the moment of the first acknowledgment (provided by the slave receiver) the master transmitter becomes a master receiver and the slave receiver becomes a slave transmitter.
- Combined format (SMBus and I<sup>2</sup>C):
  - During a change of direction within a transfer, the master repeats both a START condition and the slave address but with the R/W bit reversed. In this case, the master receiver terminates the transfer by generating a NACK on the last byte of the transfer and a STOP condition.

For a complete description of SMBus protocols, please review the SMBus Specification at http://www.smbus.org/specs. For a complete description of the I<sup>2</sup>C protocol, please review the NXP I<sup>2</sup>C design specification at http://www.i2c-bus.org/references/.



TAOS137A - APRIL 2011










Figure 14. SMBus Send Byte Protocol



#### Figure 15. SMBus Receive Byte Protocol



#### Figure 16. SMBus Write Byte Protocol






Figure 17. SMBus Read Byte Protocol

TAOS137A – APRIL 2011



NOTE: The I<sup>2</sup>C write protocol does not use the Byte Count packet, and the Master will continue sending Data Bytes until the Master initiates a Stop condition. See the Command Register on page 13 for additional information regarding the Block Read/Write protocol.



### Figure 21. SMBus Block Read or I<sup>2</sup>C Read (Combined Format) Protocols

NOTE: The I<sup>2</sup>C read protocol does not use the Byte Count packet, and the Master will continue receiving Data Bytes until the Master initiates a Stop Condition. See the Command Register on page 13 for additional information regarding the Block Read/Write protocol.



#### **Register Set**

The TCS3404/14 is controlled and monitored by 18 user registers and a command register accessed through the serial interface. These registers provide for a variety of control functions and can be read to determine results of the ADC conversions. The register set is summarized in Table 2.

ADDRESS	REGISTER NAME	REGISTER FUNCTION
	COMMAND	Specifies register address
00h	CONTROL	Control of basic functions
01h	TIMING	Integration time/gain control
02h	INTERRUPT	Interrupt control
03h	INT SOURCE	Interrupt source
04h	ID	Part number/ Rev ID
07h	GAIN	ADC gain control
08h	LOW_THRESH_LOW_BYTE	Low byte of low interrupt threshold
09h	LOW_THRESH_HIGH_BYTE	High byte of low interrupt threshold
0Ah	HIGH_THRESH_LOW_BYTE	Low byte of high interrupt threshold
0Bh	HIGH_THRESH_HIGH_BYTE	High byte of high interrupt threshold
0Fh		SMBus block read (10h through 17h)
10h	DATA1LOW	Low byte of ADC green channel
11h	DATA1HIGH	High byte of ADC green channel
12h	DATA2LOW	Low byte of ADC red channel
13h	DATA2HIGH	High byte of ADC red channel
14h	DATA3LOW	Low byte of ADC blue channel
15h	DATA3HIGH	High byte of ADC blue channel
16h	DATA4LOW	Low byte of ADC clear channel
17h	DATA4HIGH	High byte of ADC clear channel

#### Table 2. Register Set

The mechanics of accessing a specific register depends on the specific SMB protocol used. Refer to the section on SMBus protocols on the previous pages. In general, the COMMAND register is written first to specify the specific control/status register for following read/write operations.



TAOS137A – APRIL 2011

#### **Command Register**

The command register specifies the address of the target register for subsequent read and write operations. This register contains eight bits as described in Table 3 and defaults to 00h at power on.

**Table 3. Command Register** 

					inana nogio					
	7	6	5	4	3	2	1	0		
	CMD	TRANS	ACTION		ADDRESS					
Reset Value:	0	0	0	0	0	0	0	0		
FIELD	BITS				DESC	RIPTION				
CMD	7	Select cor	elect command register. Must write as 1.							
		Transactio	n. Selects ty	pe of transact	ion to follow in	subsequent of	data transfer.			
			FIELD	VALUE	TRA	NSACTION		DE	SCRIPTION	
		(	00	Byt	e protocol	SME	SMB read/write byte protocol			
TRANSACTION	6:5	(	)1	Wo	rd protocol	SMB	read/write w	ord protocol		
		1	0	Bloo	ck protocol	SMB	read/write b	lock protocol		
			1	Inte	rrupt clear		Clear any pending interrupt and is a write- once-to-clear field			
ADDRESS	4:0		ddress. This cording to Tab		ne specific con	trol or status	register for fo	llowing write	and read com-	

- NOTES: 1. An I<sup>2</sup>C block transaction will continue until the Master sends a stop condition. See Figure 18 and Figure 19. Unlike the I<sup>2</sup>C protocol, the TCS3404/14 SMBus read/write protocol requires a Byte Count. All eight ADC Channel Data Registers (10h through 17h) can be read simultaneously in a single SMBus transaction. This is the only 64-bit data block supported by the TCS3404 SMBus protocol. The TRANSACTION field must be set to 10, and a read condition should be initiated with a COMMAND CODE of CFh. By using a COMMAND CODE of CFh during an SMBus Block Read Protocol, the TCS3404 device will automatically insert the appropriate Byte Count (Byte Count = 8) as illustrated in Figure 18. A write condition should not be used in conjunction with the 0Fh register.
  - 2. Only the Send Byte Protocol should be used when clearing interrupts.


Copyright © 2011, TAOS Inc.



TAOS137A - APRIL 2011

### **Control Register (00h)**

The CONTROL register contains two bits and is primarily used to power the TCS3404/14 device up and down as shown in Table 4.



#### Table 4. Control Register

NOTES: 1. Both ADC\_EN and POWER must be asserted before the ADC channels will operate correctly.

2. INTEG\_MODE and TIME/COUNTER fields in the Timing Register (01h) should be written before ADC\_EN is asserted.

3. If a value of 03h is written, the value returned during a read cycle will be 03h. This feature can be used to verify that the device is communicating properly.

4. During writes and reads, the POWER bit is overridden and the oscillator is enabled, independent of the state of POWER.



TAOS137A - APRIL 2011

### **Timing Register (01h)**

The TIMING register controls the synchronization and integration time of the ADC channels. The Timing Register settings apply to all four ADC channels. The Timing Register defaults to 00h at power on.

			Ta	able 5. Tim	ning Regist	ter						
	7	6	5	4	3	2	1	0				
01h	Resv	SYNC_EDGE	INTEG	_MODE	ODE PAR/			АМ				
Reset Value:	0	0	0	0	0	0	0	0				
FIELD	BIT	rs			DES	CRIPTION						
Resv	7	Reserve	erved. Write as 0.									
SYNC_EDGE	6	cycle w	hen INTEG_I	MODE is 11.	i low, the fallin If SYNC_EDG ΓEG_MODE is	ng edge of the GE is high, the s 11.	sync pin is us rising edge o	sed to stop a If the sync pi	n integration n is used to			
		Selects IN) mod		ation time, ma	anual integrati	ion (via serial b	ous), or exter	nal synchror	ization (SYNC			
			FIELD VALUE			М	ODE					
			00	internally-g	de, the integra generated Nor ration Time tal		ning and one on Times is so	of the three elected for e	ach conversion			
INTEG_MODE	5:	4	01	Manually s trol Regist		gration through	serial bus us	sing ADC_EI	N field in Con-			
			10	Synchronize exactly one internally-timed integration cycle as specified in the NOMINAL INTEGRATION TIME beginning 2.4 $\mu s$ after being initiated by the SYNC IN pin.								
			11	Integrate over specified number of pulses on SYNC IN pin (See SYNC PULSE COUNT table below). Minimum width of sync pulse is 50 $\mu$ s. SIN must be low at least 3.6 $\mu$ s.								
		number	of SYNC IN	pulses to cou	nt when the I	lect one of thre NTEG_MODE elds should be	accumulate r	node (11) is				
		FIEL	D VALUE	NOMINAL	NOMINAL INTEGRATION TIME							
			0000	12 ms								
			0001	100 ms								
			0010	400 ms								
						_						
PARAM	3:		D VALUE	-	PULSE COUN	11						
			0000	1								
			0010	4								
			0010	8								
			0100	16								
			0101	32								
			0110	64								
			0111	128								
			1000	256								

#### Table 5. Timing Register



#### Interrupt Control Register (02h)

The INTERRUPT register controls the extensive interrupt capabilities of the device. The open-drain interrupt pin is active low and requires a pullup resistor to  $V_{DD}$  in order to pull high in the inactive state. Using the Interrupt Source Register (03h), the interrupt can be configured to trigger on any one of the four ADC channels. The TCS3404/14 permits both SMB-Alert style interrupts as well as traditional level style interrupts. The Interrupt Register provides control over when a *meaningful interrupt* will occur. The concept of a *meaningful* change can be defined by the user both in terms of light intensity and time, or persistence of that change in intensity. The value must cross the threshold (as configured in the Threshold Registers 08h through 0Bh) and persist for some period of time as outlined in the table below.

When a level Interrupt is selected, an interrupt is generated whenever the last conversion results in a value outside of the programmed threshold window. The interrupt is active-low and remains asserted until cleared by writing an 11 in the TRANSACTION field in the COMMAND register.

In SMB-Alert mode, the interrupt is similar to the traditional level style and the interrupt line is asserted low. To clear the interrupt, the host responds to the SMB-Alert by performing a modified Receive Byte operation, in which the Alert Response Address (ARA) is placed in the slave address field, and the TCS3404/14 that generated the interrupt responds by returning its own address in the seven most significant bits of the receive data byte. If more than one device connected on the bus has pulled the SMBAlert line low, the highest priority (lowest address) device will win control of the bus during the slave address transfer. If the device loses this arbitration, the interrupt will not be cleared. The Alert Response Address is 0Ch.

When INTR = 11, the interrupt is generated immediately following the SMBus write operation. Operation then behaves in an SMB-Alert mode, and the software set interrupt may be cleared by an SMB-Alert cycle.

	7	6	5	4	3	2	1	0		
	•		5			2		Ū	1	
02h	Resv	INTR_STOP	IN	TR	Resv		PERSIST		INTERRUPT	
Reset Value:	0	0	0	0	0	0	0	0		
FIELD	BITS				DESC	CRIPTION				
Resv	7	Reserved	d. Write as 0							
INTR_STOP	6	To resum COMMA	Stop ADC integration on interrupt. When high, ADC integration will stop once an To resume operation (1) de-assert ADC_EN using CONTROL register, (2) clear in COMMAND register, and (3) re-assert ADC_EN using CONTROL register. <b>Note</b> : a particular condition when the sensor is continuously integrating.						t is asserted. using <i>is bit to isolate</i>	
		INTR Co	ntrol Select. 7	This field dete	rmines mode o	of interrupt lo	gic according	to the table b	pelow:	
		FIELD	O VALUE	INTERRUPT CONTROL						
			00 Interrupt output disabled.							
INTR	5:4		01 Level Interrupt.							
			10	SMB-Alert compliant.						
			11	Sets an interrupt and functions as mode 10.						
			<b>NOTE:</b> Value 11 may be used to test interrupt connectivity in a system or to assist in service routine software. See Application Software section for further information.					ugging interrupt		
Resv	3	Reserved	Reserved. Write as 0.							
		Interrupt	Interrupt persistence. Controls rate of interrupts to the host processor:							
		FIELD	O VALUE		TIMER		DESCRIPTION			
PERSIST	0.0		000		Every	Ever	y ADC cycle g	enerates inte	errupt	
PERSIS I	2:0		001		Single	Any	value outside o	of threshold r	ange.	
			010		0.1 sec	Con	secutively out o	of range for C	0.1 second	
			011		1 sec	Con	secutively out o	of range for 1	second	

Table 6. Interrupt Control Register

The LUMENOLOGY ® Company



#### TAOS137A - APRIL 2011

#### Interrupt Source Register (03h)

The Interrupt Source register selects which ADC channel value to use to generate an interrupt. Only one of the four ADC channels can be selected.

			Table 7	7. Interrup	t Source R	egister			
	7	6	5	4	3	2	1	0	
03h	Resv	Resv	Resv	Resv	Resv	Resv		URCE	
Reset Value:	0	0	0	0	0	0	0	0	
FIELD	BITS		DESCRIPTION						
Resv	7:2	Reserve	d. Write as 0						
		Interrupt	Interrupt Source. Selects which ADC channel to use to generate an interrupt:						
		FIEL	D VALUE	INTERRUPT SOURCE					
			00	Green chan	inel				
INT SOURCE	1:0		01	Red channe	el				
			10	Blue chann	el				
			11	Clear chanr	nel				

# NOTE: The INTERRUPT THRESHOLD Register (08h–0Bh) should be configured appropriately to correspond to the ADC channel value that generates an interrupt.

#### ID Register (04h)

The ID register provides the value for both the part number and silicon revision number for that part number. It is a read-only register, whose value never changes.

#### Table 8. ID Register

	7	6	5	4	3	2	1	0	
04h		PAR	TNO			RE	VNO		D
Reset Value:	: -	-	-	-	-	_	-	_	

FIELD	BITS	DESCRIPTION
PARTNO	7:4	Part Number Identification: field value 0000 = TCS3404 field value 0001 = TCS3413, TCS3414, TCS3415, and TCS3416
REVNO	3:0	Revision number identification



### Gain Register (07h)

The Gain register provides a common gain control adjustment for all four parallel ADC output channels. Two gain bits [5:4] in the Gain Register allow the relative gain to be adjusted from  $1 \times to 64 \times in 4 \times increments$ . The advantage of the gain adjust is to extend the dynamic range of the light input up to a factor of  $64 \times$  before analog or digital saturation occurs. If analog saturation has occurred, lowering the gain sensitivity will likely prevent analog saturation especially when the integration time is relatively short. For longer integration times, the 16-bit output could be in digital saturation (64K). If lowering the gain to  $1 \times$  does not prevent digital saturation from occurring, the use of PRESCALER can be useful.

The PRESCALER is 3 bits [2:0] in the gain register that divides down the output count (i.e. shifts the LSB of the count value to the right). The PRESCALER adjustment range is divide by 1 to 64 in multiples of 2.

The most sensitive gain setting of the device would be when GAIN is set to 11b ( $64\times$ ), and PRESCALER is set to 000b (divide by 1). The least sensitive part setting would be GAIN 00 ( $1\times$ ) and PRESCALER 110 (divide by 64). If the part continues to be in digital saturation at the least sensitive setting, the integration time can be lowered (see Timing Register section).

	7	6	5	4	3	2	1	0	
07h	Resv	Resv	GA	IN	Resv		PRESCALEF	2	GAIN
Reset Value:	0	0	0	0	0	0	0	0	

FIELD	BITS	DESCRIPTION				
Resv	7:6	Reserved. Write as 0.	Reserved. Write as 0.			
		Analog Gain Control. modes are provided:	This field switches the common analog gain of the four ADC channels. Four gain			
		FIELD VALUE	GAIN			
GAIN	5:4	00	1X			
		01	4×			
		10	16×			
		11	64×			
Resv	3	Reserved. Write as 0.	Reserved. Write as 0.			
			Prescaler. This field controls a 6-bit digital prescaler and divider. The prescaler reduces the sensitivity of each ADC integrator as shown in the table below:			
		FIELD VALUE	PRESCALER MODE			
		000	Divide by 1.			
		001	Divide by 2.			
PRESCALER	2:0	010	Divide by 4.			
		011	Divide by 8.			
		100	Divide by 16.			
		101	Divide by 32.			
		110	Divide by 64.			
		111	Not used.			

#### Table 9. Gain Register

TEXAS

TAOS137A - APRIL 2011

#### Interrupt Threshold Register (08h – 0Bh)

The interrupt threshold registers store the values to be used as the high and low trigger points for the comparison function for interrupt generation. The high and low bytes from each set of registers are combined to form a 16-bit threshold value. If the value generated by the Interrupt Source Register (03h) converges below or equal to the low threshold specified, an interrupt is asserted on the interrupt pin. If the value generated by Interrupt Source Register (03h) converges above the high threshold specified, an interrupt is asserted on the interrupt pin. If the value generated by Interrupt Source Register (03h) converges above the high threshold specified, an interrupt is asserted on the interrupt pin. Registers LOW\_THRESH\_LOW\_BYTE and LOW\_THRESH\_HIGH\_BYTE provide the low byte and high byte, respectively, of the lower interrupt threshold. Registers HIGH\_THRESH\_LOW\_BYTE and HIGH\_THRESH\_HIGH\_BYTE provide the low and high bytes, respectively, of the upper interrupt threshold. The interrupt threshold registers default to 00h on power up.

REGISTER	ADDRESS	BITS	DESCRIPTION
LOW_THRESH_LOW_BYTE	08h	7:0	ADC interrupt source lower byte of the low threshold.
LOW_THRESH_HIGH_BYTE	09h	7:0	ADC interrupt source upper byte of the low threshold.
HIGH_THRESH_LOW_BYTE	0Ah	7:0	ADC interrupt source lower byte of the high threshold.
HIGH_THRESH_HIGH_BYTE	0Bh	7:0	ADC interrupt source upper byte of the high threshold.

#### Table 10. Interrupt Threshold Register

NOTES: 1. The Interrupt Source Register (03h) selects which ADC channel to generate an interrupt and should correspond to the threshold setting. Both registers should be configured appropriately when setting up an interrupt service routine.

2. Since two 8-bit values are combined for a single 16-bit value for each of the high and low interrupt thresholds, the SMBus Send Byte protocol should not be used to write to these registers. Any values transferred by the Send Byte protocol with the MSB set would be interpreted as the COMMAND field and stored as an address for subsequent read/write operations and not as the interrupt threshold information as desired. The Write Word protocol should be used to write byte-paired registers. For example, the LOW\_THRESH\_LOW\_BYTE and LOW\_THRESH\_HIGH\_BYTE registers (as well as the HIGH\_THRESH\_LOW\_BYTE and HIGH\_THRESH\_LOW\_BYTE and be written together to set the 16-bit ADC value in a single transaction.

### ADC Channel Data Registers (10h – 17h)

The ADC channel data are expressed as 16-bit values spread across four registers. The channel low and high provide the lower and upper bytes respectively for each ADC channel data registers. Each DATALOW and DATAHIGH register is identified below as 1, 2, 3, or 4. All channel data registers are read-only and default to 00h on power up.

REGISTER	ADDRESS	BITS	DESCRIPTION
GREEN_LOW	10h	7:0	ADC channel 1 lower byte
GREEN_HIGH	11h	7:0	ADC channel 1 upper byte
RED_LOW	12h	7:0	ADC channel 2 lower byte
RED_HIGH	13h	7:0	ADC channel 2 upper byte
BLUE_LOW	14h	7:0	ADC channel 3 lower byte
BLUE_HIGH	15h	7:0	ADC channel 3 upper byte
CLEAR_LOW	16h	7:0	ADC channel 4 lower byte
CLEAR_HIGH	17h	7:0	ADC channel 4 upper byte

#### Table 11. ADC Channel Data Registers

The upper byte data registers can only be read following a read to the corresponding lower byte register. When the lower byte register is read the upper eight bits are strobed into a shadow register, which is read by a subsequent read to the upper byte. The upper register will therefore read the correct value even if additional ADC integration cycles complete between the reading of the lower and upper registers.

NOTE: The SMBus Read Word protocol can be used to read byte-paired registers. For example, the DATA1LOW and DATA1HIGH registers (as well as the other three individual register pairs) may be read together to obtain the 16-bit ADC value in a single transaction.

Copyright © 2011, TAOS Inc.



TAOS137A - APRIL 2011

#### **APPLICATION INFORMATION: SOFTWARE**

#### **Basic Operation**

After applying  $V_{DD}$ , the device will initially be in the power–down state. To operate the device, issue a command to access the control register followed by the data value 03h to the control register to set ADC\_EN and POWER to power up the device. At this point, all four ADC channels will begin a conversion at the default integration time of 12 ms. After 12 ms, the conversion results will be available in ADC Channel Data Registers (10h through 17h). The following pseudo code illustrates a procedure for reading the TCS3404/14 device using Word and Byte transactions:

// Read ADC Channels Using Read Word Protocol - RECOMMENDED Address = 0x39Command = 0x80PowerUp = 0x03//Power Up and Enable ADC //Wait for integration conversion //Address the Ch1 lower data register and configure for Read Word Command = 0xB0//Set Command bit and Word transaction //Reads two bytes from sequential registers 10h and 11h //Results are returned in DataLow and DataHigh variables ReadWord (Address, Command, DataLow, DataHigh) Channel1 = 256 \* DataHigh + DataLow //Address the Ch2 lower data register and configure for Read Word Command = 0xB2//Set Command bit and Word transaction //Reads two bytes from sequential registers 12h and 13h //Results are returned in DataLow and DataHigh variables ReadWord (Address, Command, DataLow, DataHigh) Channel2 = 256 \* DataHigh + DataLow //Shift DataHigh to upper byte //Address the Ch3 lower data register and configure for Read Word Command = 0xB4//Set Command bit and Word transaction //Reads two bytes from sequential registers 14h and 15h //Results are returned in DataLow and DataHigh variables ReadWord (Address, Command, DataLow, DataHigh) Channel3 = 256 \* DataHigh + DataLow //Address the Ch4 lower data register and configure for Read Word Command = 0xB8//Set Command bit and Word transaction //Reads two bytes from sequential registers 16h and 17h //Results are returned in DataLow and DataHigh variables ReadWord (Address, Command, DataLow, DataHigh) Channel4 = 256 \* DataHigh + DataLow //Shift DataHigh to upper byte



TAOS137A - APRIL 2011

// Read ADC Channels Using Read Byte Protocol Address = 0x39Command = 0x90ReadByte (Address, Command, DataLow) Command = 0x91ReadByte (Address, Command, DataHigh) Channel1 = 256 \* DataHigh + DataLow Command = 0x92ReadByte (Address, Command, DataLow) Command = 0x93ReadByte (Address, Command, DataHigh) Channel2 = 256 \* DataHigh + DataLow Command = 0x94ReadByte (Address, Command, DataLow) Command = 0x95ReadByte (Address, Command, DataHigh) Channel3 = 256 \* DataHigh + DataLow Command = 0x96ReadByte (Address, Command, DataLow) Command = 0x97ReadByte (Address, Command, DataHigh) Channel4 = 256 \* DataHigh + DataLow

//Slave addr - also 0x29 or 0x49 //Address the Ch1 lower data register //Result returned in DataLow //Address the Ch1 upper data register //Result returned in DataHigh //Shift DataHigh to upper byte //Address the Ch2 lower data register //Result returned in DataLow //Address the Ch2 upper data register //Result returned in DataHigh //Shift DataHigh to upper byte //Address the Ch3 lower data register //Result returned in DataLow //Address the Ch3 upper data register //Result returned in DataHigh //Shift DataHigh to upper byte //Address the Ch4 lower data register //Result returned in DataLow //Address the Ch4 upper data register //Result returned in DataHigh //Shift DataHigh to upper byte





TAOS137A - APRIL 2011

### **APPLICATION INFORMATION: SOFTWARE**

#### **Configuring the Timing Register**

The command, timing, and control registers are initialized to default values on power up. Setting these registers to the desired values would be part of a normal initialization or setup procedure. In addition, to maximize the performance of the device under various conditions, the integration time and gain may be changed often during operation. The following pseudo code illustrates a procedure for setting up the timing register for various options.

```
// Set up Timing Register
       //Low Gain (1x), integration time of 12ms (default value)
      Address = 0x39
      Command = 0x81
                                                   //Timing Register
      Data = 0x02
      WriteByte(Address, Command, Data)
      //Low Gain (1x), integration time of 101ms
      Command = 0x81
                                                   //Timing Register
      Data = 0x01
      WriteByte(Address, Command, Data)
       //Low Gain (1x), integration time of 12ms
      Data = 0x00
      WriteByte (Address, Command, Data)
      //High Gain (16x), integration time of 101ms
      Command = 0x81
                                                   //Timing Register
      Data = 0x01
      WriteByte (Address, Command, Data)
      Command = 0x87
                                                   //Gain Control Register
      Data = 0x20
      WriteByte(Address, Command, Data)
//Read data registers (see Basic Operation example)
//Perform Manual Integration of 50 us
      //Set up for manual integration
      Command = 0x80
      Data = 0x01
                                                   //Disable ADC EN
      WriteByte(Address, Command, Data)
      Command = 0x81
      Data = 0x10
                                                   //Set manual integration
      WriteByte(Address, Command, Data)
      Command = 0x80
      Data = 0x03
                                                   //Enable ADC EN and begin integration
      WriteByte (Address, Command, Data)
       //Integrate for 50ms
      Sleep (50)
                                                   //Wait for 50ms
       //Stop integrating
      Command 0x80
      Data = 0x01
                                                   //Disable ADC_EN and stop integration
      WriteByte(Address, Command, Data)
```

//Read data registers (see Basic Operation example)




TAOS137A - APRIL 2011

### **APPLICATION INFORMATION: SOFTWARE**

#### Synchronization

There are two basic modes of operation for controlling synchronization: (1) internally timed, and (2) externally timed. Internally-timed integration cycles can either be continuous back-to-back conversions or can be externally triggered as a single event using the SYNC pin. Externally-timed integrations can be controlled by setting and clearing the ADC Enable in the Control Register using the serial interface, or by one or more pulses input to the SYNC pin. Internally-timed integration cycle times are dependent on the PARAM field value and the internal clock frequency. Nominal integration times and respective scaling between integration times scale proportionally as shown in the PARAM field in Table 5. See Operating Characteristics Table notes for detailed information regarding how the scale values were obtained.

If a particular integration time period is required that is not listed in the PARAM Integration Time field value, then the manual timing control feature can be used to manually start and stop the integration time period by setting INTEG\_MODE=01b. Manual integration is performed as follows:



### Figure 22. Manual Integration (INTEG\_MODE 01b)


- 1. Disable ADC\_EN (= 0) before initiating a manual integration cycle
- 2. Clear and enable INTR before each cycle
- 3. Write 01b to INTEG\_MODE field
- 4. Set ADC\_EN (= 1) to start integration
- 5. Clear ADC\_EN (= 0) to stop integration
- 6. Read channel data



TAOS137A - APRIL 2011

### **APPLICATION INFORMATION: SOFTWARE**

When the INTEG\_MODE field value is set to 10b, an externally-controlled synchronization input (SYNC) is used to trigger the start of an integration period. The integration period starts on the rising edge of the SYNC pulse, triggers a single, internally-timed integration cycle, and continues until the Nominal Integration Time, as defined in the PARAM field, is completed.



NOTE: ADC\_EN must be toggled (i.e. from high to low and back to high again) before next integration cycle

#### Figure 23. One-Shot Integration (INTEG\_MODE 10b) Falling Edge

- 1. Enable ADC\_EN (= 1)
- 2. Set PARAM for desired integration cycle (12ms, 100ms, or 400ms)
- 3. Set INTEG\_MODE to 10b
- 4. Disable SYNC and clear INTR
- 5. Read channel data






Copyright  $\ensuremath{\textcircled{C}}$  2011, TAOS Inc.

TAOS137A - APRIL 2011

### **APPLICATION INFORMATION: SOFTWARE**

When the INTEG\_MODE field value is set to 11b, the device integrates from the rising edge of the first pulse until the rising or falling edge of a subsequent pulse as specified by the SYNC\_EDGE and PARAM field values. See example timing diagrams below. ADC\_EN must be toggled (i.e. from high to low and back to high again) before the next integration cycle. With this device feature, the SYNC IN input pin can be used to synchronize the device with an external light source (e.g. LED).



NOTES: 1. Rising edge of second SYNC IN pulse required to terminate integration cycle 2. ADC\_EN must be toggled (i.e. from high to low and back to high again) before next integration cycle


#### Figure 24. Integrate Over One Pulse (SYNC\_EDGE 1b, INTEG\_MODE 11b, PARAM 0b) Rising Edge

- 1. Enable ADC\_EN (= 1)
- 2. Set SYNC EDGE to 1
- 3. Set PARAM for SYNC PULSE COUNT of 1
- 4. Set INTEG\_MODE to 11b
- 5. Input two external SYNC pulses
- 6. Disable SYNC and read channels



TAOS137A - APRIL 2011


### **APPLICATION INFORMATION: SOFTWARE**



NOTE: ADC\_EN must be toggled (i.e. from high to low and back to high again) before next integration cycle

Figure 25. Integrate Over One Pulse (SYNC\_EDGE 0b, INTEG\_MODE 11b, PARAM 0b) Falling Edge

- 1. Enable ADC\_EN (= 1)
- 2. Set SYNC EDGE to 0
- 3. Set PARAM for SYNC PULSE COUNT of 1
- 4. Set INTEG\_MODE to 11b
- 5. Input external SYNC pulse
- 6. Disable SYNC and read channels



NOTES: 1. Rising edge of third SYNC IN pulse required to terminate integration cycle
2. ADC\_EN must be toggled (i.e. from high to low and back to high again) before next integration cycle


Figure 26. Integrate Over Two Pulses (SYNC\_EDGE 1b, INTEG\_MODE 11b, PARAM Xb) Rising Edge

- 1. Enable ADC\_EN (= 1)
- 2. Set SYNC EDGE to 1
- 3. Set PARAM for desired SYNC PULSE COUNT
- 4. Set INTEG\_MODE to 11b
- 5. Input N+1 external SYNC pulses
- 6. Disable SYNC and read channels



TAOS137A - APRIL 2011

### **APPLICATION INFORMATION: SOFTWARE**



NOTE: ADC\_EN must be toggled (i.e. from high to low and back to high again) before next integration cycle

#### Figure 27. Integrate Over Two Pulses (SYNC\_EDGE 0b, INTEG\_MODE 11b, PARAM Xb) Falling Edge

- 1. Enable ADC\_EN (= 1)
- 2. Set SYNC EDGE to 0
- 3. Set PARAM for desired SYNC PULSE COUNT
- 4. Set INTEG\_MODE to 11b
- 5. Input N external SYNC pulse(s)
- 6. Disable SYNC and read channels



TAOS137A - APRIL 2011

### **APPLICATION INFORMATION: SOFTWARE**

A synchronization input (SYNC IN) is supported to precisely start/stop sensor integration and synchronize with the light source. The TIMING Register (01h) provides two synchronization modes of operation. The first mode of operation synchronizes the SYNC IN pin for one integration cycle as specified in the Timing Register (01h). When the rising edge of the signal is detected, the TCS3404/14 begins integration. The second mode accumulates a specified number of SYNC IN pulses (see Timing Register) in which the minimum pulse width is 50 µs. A pulse counter is used to count the rising and falling edges of the pulse(s) and precisely integrate the light level when the SYNC IN pulse is high.

The following pseudo code illustrates a procedure for reading the TCS3404/14 device using the synchronization feature:

```
// Synchronize one integration cycle
      // See "Basic Operation" to power-on and start device
      // See "Configuring the Timing Register" to setup environment
      Address = 0x39
                                            //Slave addr - also 0x29 or 0x49
      Command = 0x81
                                            //Set Command bit and address Timing Register
      Data = 0x21
                                            //Sync one 100ms integration period
      //External SYNC IN pulse initiates 100ms integration
      Sleep (100)
      // See "Basic Operation" to read Data Registers using Byte or Word Protocol
// Synchronize N number of SYNC IN pulses
      // See "Basic Operation" to power-on and start device
      // See "Configuring the Timing Register" to setup environment
      Address = 0x39
                                            //Slave addr - also 0x29 or 0x49
      Command = 0x81
                                            //Set Command bit and address Timing Register
      Data = 0x30
                                            //Integrate one SYNC IN pulse
      //External SYNC IN pulse synchronizes integration
      // See "Basic Operation" to read Data Registers using Byte or Word Protocol
```



TAOS137A - APRIL 2011

### **APPLICATION INFORMATION: SOFTWARE**

#### Interrupts

The interrupt feature of the TCS3404/14 device simplifies and improves system efficiency by eliminating the need to poll the sensor for a light intensity value. Interrupt mode is determined by the INTR field in the Interrupt Control Register. The interrupt feature may be disabled by writing a field value of 00h to the Interrupt Control Register (02h) so that polling can be performed.

The versatility of the interrupt feature provides many options for interrupt configuration and usage. The primary purpose of the interrupt function is to signal a meaningful change in light intensity. However, it also be used as an end-of-conversion signal. The concept of a meaningful change can be defined by the user both in terms of light intensity and time, or persistence, of that change in intensity. The TCS3404/14 device implements two 16-bit-wide interrupt threshold registers that allow the user to define thresholds above and below a desired light level. An interrupt will then be generated when the value of a conversion exceeds either of these limits. For simplicity of programming, the threshold comparison uses the Interrupt Source Register (03h) to select which ADC channel (1 through 4) to generate the interrupt. This simplifies calculation of thresholds that are based on a percent of the current light level. For example, it is adequate to use only one channel (e.g. green channel) when calculating light intensity differences since, for a given light source, channel values are linearly proportional to each other and thus each value scales linearly with light intensity.

To further control when an interrupt occurs, the TCS3404/14 device provides an interrupt persistence feature. This feature allows the user to specify the length in time of the number of consecutive ADC channel values for which a light intensity exceeding either interrupt threshold must persist before actually generating an interrupt. This can be used to prevent transient changes in light intensity from generating an unwanted interrupt. See Table 6 regarding the number of timer values provided.

Two different interrupt styles are available: Level and SMBus Alert. The difference between these two interrupt styles is how they are cleared. Both result in the interrupt line going active low and remaining low until the interrupt is cleared. A level style interrupt is cleared by setting the Interrupt Clear field in the the COMMAND register to 11b. The SMBus Alert style interrupt is cleared by an Alert Response as described in the Interrupt Control Register section and SMBus specification.

To configure the interrupt as an end-of-conversion signal so that every ADC integration cycle generates an interrupt, the interrupt PERSIST field in the Interrupt Control Register (02h) is set to 000b. Either Level or SMBus Alert style can be used. An interrupt will be generated upon completion of each conversion. The interrupt threshold registers are ignored. The following example illustrates the configuration of a level interrupt:

<pre>// Set up end-of-conversion interrup</pre>	t, Level style
Address = 0x39	<pre>//Slave address - alternatively 0x29 or 0x49</pre>
Command = 0x83	//Interrupt Source Register
Data = 0x01	//Select Channel 2
WriteByte(Address, Command, Data)	
Command = 0x82 Data = 0x10 WriteByte(Address, Command, Data)	//Address Interrupt Register //Level style, every ADC cycle



TAOS137A - APRIL 2011

#### **APPLICATION INFORMATION: SOFTWARE**

The following example pseudo code illustrates the configuration of an SMB-Alert style interrupt when the light intensity changes 20% from the current value, and persists for 2.5 seconds:

```
//Assume Interrupt Source as Channel 1
//Read current light level
Address = 0x39
                                      //Slave address - alternatively 0x29 or 0x49
Command = 0xB0
                                      //Set Command bit and SMBus Word read
ReadWord (Address, Command, DataLow, DataHigh)
Channel1 = (256 * DataHigh) + DataLow
//Calculate upper and lower thresholds
T Upper = Channel1 + (0.2 * Channel1)
T Lower = Channel1 - (0.2 * Channel1)
//Write the lower threshold register
                                      //Address lower threshold register, set Word Bit
Command = 0xA8
WriteWord (Address, Command, T_Lower.LoByte, T_Lower.HiByte)
//Write the upper threshold register
Command = 0xAA
                                      //Address upper threshold register, set Word bit
WriteWord (Address, Command, T Upper.LoByte, T Upper.HiByte)
//Enable interrupt
Command = 0x82
                                      //Address interrupt register
                                      //SMBAlert style, Persist 2.5 seconds
Data = 0x24
WriteByte(Address, Command, Data)
```

In order to generate an interrupt on demand during system test or debug, a test mode (INTR = 11) can be used. The following example illustrates how to generate an interrupt on demand:

```
// Generate an interrupt
   Address = 0x39
   Command = 0x82
   Data = 0x30
   WriteByte(Address, Command, Data)
```

//Slave address alternately 0x29 or 0x49
//Address Interrupt Control Register
//Test interrupt

//Interrupt line should now be low




TAOS137A - APRIL 2011

### **APPLICATION INFORMATION: HARDWARE**

#### Power Supply Decoupling and Application Hardware Circuit

The power supply lines must be decoupled with a 0.1  $\mu$ F capacitor placed as close to the device package as possible (Figure 28). The bypass capacitor should have low effective series resistance (ESR) and low effective series inductance (ESI), such as the common ceramic types, which provide a low impedance path to ground at high frequencies to handle transient currents caused by internal logic switching.



#### Figure 28. Bus Pull-Up Resistors

Pull-up resistors (Rp) maintain the SDA and SCL lines at a *high* level when the bus is free and ensure the signals are pulled up from a low to a high level within the required rise time. For a complete description of I<sup>2</sup>C maximum and minimum Rp values, please review the NXP I<sup>2</sup>C design specification at http://www.i2c-bus.org/references/.

A pull-up resistor (R<sub>Pl</sub>) is also required for the interrupt (INT), which functions as a wired-AND signal in a similar fashion to the SCL and SDA lines. A typical impedance value between 10 k $\Omega$  and 100 k $\Omega$  can be used. Please note that while the figure above shows INT being pulled up to V<sub>DD</sub>, the interrupt can optionally be pulled up to V<sub>BUS</sub>.

Copyright © 2011, TAOS Inc.




TAOS137A - APRIL 2011

### **APPLICATION INFORMATION: HARDWARE**

### PCB Pad Layout for CS Package

Suggested PCB pad layout guidelines for the CS package are shown in Figure 29.




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

#### Figure 29. Suggested CS Package PCB Layout

#### PCB Pad Layout for FN Package

Suggested PCB pad layout guidelines for the Dual Flat No-Lead (FN) surface mount package are shown in Figure 30.



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.




TAOS137A - APRIL 2011

### **MECHANICAL DATA**


#### PACKAGE CS

#### **TOP VIEW**




**Six-Lead Chipscale** 


#### PINOUT **TOP VIEW**



#### **END VIEW**



### **BOTTOM VIEW**





NOTES: A. All linear dimensions are in micrometers. Dimension tolerance is  $\pm$  25  $\mu$ m unless otherwise noted.

- B. Solder bumps are formed of Sn (96.5%), Ag (3%), and Cu (0.5%).
- C. The layer above the photodiode is glass and epoxy with an index of refraction of 1.53.
- D. This drawing is subject to change without notice.


#### Figure 31. Package CS — Six-Lead Chipscale Packaging Configuration

Copyright © 2011, TAOS Inc.



TAOS137A - APRIL 2011

### **MECHANICAL DATA**



NOTES: A. All linear dimensions are in micrometers. Dimension tolerance is  $\pm$  20  $\mu m$  unless otherwise noted.

- B. The die is centered within the package within a tolerance of  $\pm$  3 mils.
- C. Package top surface is molded with an electrically nonconductive clear plastic compound having an index of refraction of 1.55.
- D. Contact finish is copper alloy A194 with pre-plated NiPdAu lead finish.
- E. This package contains no lead (Pb).
- F. This drawing is subject to change without notice.

#### Figure 32. Package FN — Dual Flat No-Lead Packaging Configuration


The LUMENOLOGY ® Company




TAOS137A - APRIL 2011

**MECHANICAL DATA** 







- NOTES: A. All linear dimensions are in millimeters. Dimension tolerance is  $\pm$  0.10 mm unless otherwise noted.
  - B. The dimensions on this drawing are for illustrative purposes only. Dimensions of an actual carrier may vary slightly.
  - C. Symbols on drawing A<sub>0</sub>, B<sub>0</sub>, and K<sub>0</sub> are defined in ANSI EIA Standard 481–B 2001.
  - D. Each reel is 178 millimeters in diameter and contains 3500 parts.
  - E. TAOS packaging tape and reel conform to the requirements of EIA Standard 481-B.
  - F. In accordance with EIA standard, device pin 1 is located next to the sprocket holes in the tape
  - G. This drawing is subject to change without notice.


#### Figure 33. Package CS Carrier Tape

Copyright © 2011, TAOS Inc.




TAOS137A - APRIL 2011

#### **MECHANICAL DATA**



DETAIL A

**DETAIL B** 



- I. The dimensions on this drawing are for illustrative purposes only. Dimensions of an actual carrier may vary slightly.
  - J. Symbols on drawing  $A_0$ ,  $B_0$ , and  $K_0$  are defined in ANSI EIA Standard 481–B 2001.
  - K. Each reel is 178 millimeters in diameter and contains 3500 parts.
  - L. TAOS packaging tape and reel conform to the requirements of EIA Standard 481–B.
  - M. In accordance with EIA standard, device pin 1 is located next to the sprocket holes in the tape
  - N. This drawing is subject to change without notice.

#### Figure 34. Package FN Carrier Tape

The LUMENOLOGY 
<sup>®</sup> Company

TAOSING TAOSING SOLUTIONS

TAOS137A - APRIL 2011

### MANUFACTURING INFORMATION

The CS and FN packages have been tested and has demonstrated an ability to be reflow soldered to a PCB substrate.

The solder reflow profile describes the expected maximum heat exposure of components during the solder reflow process of product on a PCB. Temperature is measured on top of component. The components should be limited to a maximum of three passes through this solder reflow profile.

Table 12. Solder Reflow Profile

PARAMETER	REFERENCE	TCS3404/14
Average temperature gradient in preheating		2.5°C/sec
Soak time	t <sub>soak</sub>	2 to 3 minutes
Time above 217°C (T1)	t <sub>1</sub>	Max 60 sec
Time above 230°C (T2)	t <sub>2</sub>	Max 50 sec
Time above T <sub>peak</sub> -10°C (T3)	t <sub>3</sub>	Max 10 sec
Peak temperature in reflow	T <sub>peak</sub>	260° C (-0°C/+5°C)
Temperature gradient in cooling		Max –5°C/sec




Figure 35. Solder Reflow Profile Graph



TAOS137A - APRIL 2011

### MANUFACTURING INFORMATION

#### **Moisture Sensitivity**

Optical characteristics of the device can be adversely affected during the soldering process by the release and vaporization of moisture that has been previously absorbed into the package molding compound. To ensure the package molding compound contains the smallest amount of absorbed moisture possible, each device is dry-baked prior to being packed for shipping. Devices are packed in a sealed aluminized envelope with silica gel to protect them from ambient moisture during shipping, handling, and storage before use.

#### CS Package

The CS package has been assigned a moisture sensitivity level of MSL 2 and the devices should be stored under the following conditions:

Temperature Range	5°C to 50°C
Relative Humidity	60% maximum
Floor Life	1 year out of bag at ambient < 30°C / 60% RH

Rebaking will be required if the aluminized envelope has been open for more than 1 year. If rebaking is required, it should be done at 50°C for 12 hours.

#### **FN Package**

The FN package has been assigned a moisture sensitivity level of MSL 3 and the devices should be stored under the following conditions:

Temperature Range	5°C to 50°C
Relative Humidity	60% maximum
Total Time	12 months from the date code on the aluminized envelope — if unopened
Opened Time	168 hours or fewer

Rebaking will be required if the devices have been stored unopened for more than 12 months or if the aluminized envelope has been open for more than 168 hours. If rebaking is required, it should be done at 50°C for 12 hours.



TAOS137A - APRIL 2011

**PRODUCTION DATA** — information in this document is current at publication date. Products conform to specifications in accordance with the terms of Texas Advanced Optoelectronic Solutions, Inc. standard warranty. Production processing does not necessarily include testing of all parameters.

# LEAD-FREE (Pb-FREE) and GREEN STATEMENT

**Pb-Free (RoHS)** TAOS' terms *Lead-Free* or *Pb-Free* mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TAOS Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br)** TAOS defines *Green* to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).

**Important Information and Disclaimer** The information provided in this statement represents TAOS' knowledge and belief as of the date that it is provided. TAOS bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TAOS has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TAOS and TAOS suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

### NOTICE

Texas Advanced Optoelectronic Solutions, Inc. (TAOS) reserves the right to make changes to the products contained in this document to improve performance or for any other purpose, or to discontinue them without notice. Customers are advised to contact TAOS to obtain the latest product information before placing orders or designing TAOS products into systems.

TAOS assumes no responsibility for the use of any products or circuits described in this document or customer product design, conveys no license, either expressed or implied, under any patent or other right, and makes no representation that the circuits are free of patent infringement. TAOS further makes no claim as to the suitability of its products for any particular purpose, nor does TAOS assume any liability arising out of the use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages.

TEXAS ADVANCED OPTOELECTRONIC SOLUTIONS, INC. PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN CRITICAL APPLICATIONS IN WHICH THE FAILURE OR MALFUNCTION OF THE TAOS PRODUCT MAY RESULT IN PERSONAL INJURY OR DEATH. USE OF TAOS PRODUCTS IN LIFE SUPPORT SYSTEMS IS EXPRESSLY UNAUTHORIZED AND ANY SUCH USE BY A CUSTOMER IS COMPLETELY AT THE CUSTOMER'S RISK.

LUMENOLOGY, TAOS, the TAOS logo, and Texas Advanced Optoelectronic Solutions are registered trademarks of Texas Advanced Optoelectronic Solutions Incorporated.

Copyright © 2011, TAOS Inc.



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Light to Digital Converters category:

Click to view products by ams manufacturer:

Other Similar products are found below :

 TSL25721FN
 TCS34087M
 LTR-553ALS-01
 TCS34715FN
 TCS34727FN
 TCS37727FN
 TSL27721FN
 TCS37725FN
 AS3400-EQFP-500

 AS3560-BWLT-500
 TSL25723FN
 TCS34725FN
 TCS37717FN
 ISL29009IROZ-T7
 TCS34711FN
 TCS34083M
 TCS34717FN

 TCS34727FN
 TCS37013M
 TCS37073M
 TSL2561T
 TSL2569CS
 TSL2569T
 TSL2583FN
 TSL2584TSV
 TSL25911FN

 TSL27713FN
 ISL29006IROZ-T7
 ISL29020IROZ-T7
 ISL29023IROZ-T7
 ISL29034IROZ-T7
 ISL290035IROZ-T7
 ISL29001IROZ-T7

 ISL29030AIROZ-T7
 ISL29027IROZ-T7
 ISL29038IROZ-T7
 ISL29028AIROZ-T7
 PMCM650VNEZ
 TCS37725FN

 OPT3002DNPR
 OPT3002DNPT
 ISL2902DNPT
 ISL29020NPC
 ISL29020NPC
 ISL29020NPC