

## FXMHD103 — HDMI Voltage Translator

### Features

- CEC, DDC, and HPD Level Shifting without a Direction Pin
- Host Port Voltage Supply ( $V_{CCA}$ ): 1.6V – 3.6V
- HDMI Port Voltage Supply ( $V_{CCC}$ ): 4.8V – 5.3V
- Long HDMI Cable Support with Integrated DDC ( $I^2C$ ) Edge Rate Accelerators
- Supports DDC ( $I^2C$ ) Clock Stretching
- Pin Out Tailored for PCB Trace Routing to HDMI Type D Connectors
- Back Drive Protection
- Non-Preferential Power-Up/Down Sequencing between  $V_{CCA}$  and  $V_{CCC}$
- Operating Temperature Range:  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$
- ESD Protection:
  - 8kV HBM (per JESD22-A114)
  - 2kV CDM (per JESD22-C101)

### Applications

- Smart Phones
- Multimedia Phones
- Digital Camcorders
- Digital Still Cameras
- Portable Game Consoles
- Notebooks
- MP3 Players
- PC and Consumer Electronics

### Description

The FXMHD103 is a reduced-pin-count, low-power, High-Definition Multimedia Interface (HDMI), voltage translator for the Data Display Channel (DDC), Consumer Electronic Control (CEC), and Hot Plug Detect (HPD) control lines.

There are three non-inverting bi-directional voltage translation circuits for the DDC serial data (SDA)/clock (SCL) lines and CEC lines. Each line has a common power rail ( $V_{CCA}$ ) on the host side from 1.6V to 3.6V. On the HDMI connector side, the SCL\_C and SDA\_C pins each have an internal  $1.75\text{K}\Omega$  pull-up connected to the HDMI 5V rail,  $V_{CCC}$ . The SCL and SDA pins exceed the HDMI specification for driving up to  $800\text{pF}$  loads. The CEC\_C pin has an internal  $27\text{K}\Omega$  pull-up to an internal 3.3V supply ( $V_{REG}$ ).

The HPD\_C path is uni-directional. The direction is from the HDMI connector port to the host port. HPD\_H references  $V_{CCA}$ , and HPD\_C references  $V_{CCC}$ . HPD\_C offers hysteresis to avoid false detection due to bouncing while inserting the HDMI plug.

The FXMHD103 device can be powered down if the OE pin is LOW. If OE is HIGH, the HPD path is enabled. If an HDMI sink asserts the HPD\_C pin HIGH, the DDC and CEC paths are enabled. OE references  $V_{CCA}$ .

Back drive protection is provided on pins facing the HDMI connector.

### Ordering Information

Part Number	Top Mark	Operating Temperature Range	Package	Packing Method
FXMHD103UMX	BZ	$-40^{\circ}\text{C}$ to $85^{\circ}\text{C}$	12-Terminal, Quad $\mu\text{MLP}$ , 1.8mm x 1.8mm Package	5000 Units on Tape and Reel

## Block Diagrams




Figure 1. System Block Diagram





Figure 2. Application Drawing

**Note:**

1. The external TVS devices depicted in the Application Drawing (Figure 2) provide system-level IEC61000-4-2, Level 4 ESD protection to the mobile device system at the HDMI connector. The FXMHD103 provides device-level ESD protection defined in the ESD section of the Absolute Maximum Ratings table.

**Block Diagrams** (Continued)



**Figure 3. Circuit Block Diagram**

**Table 1. Truth Table ( $V_{CCA}$  &  $V_{CCC}$  Valid)**

OE	HPD_C	OE Internal	VREG	HPD_H	SCL_C	SDA_C	CEC_C
LOW	Don't Care	LOW	Disabled	3-State	3-State	3-State	3-State
HIGH	LOW	LOW	Disabled	Enabled	3-State <sup>(2)</sup>	3-State <sup>(2)</sup>	3-State <sup>(2)</sup>
HIGH	HIGH	HIGH	Enabled	Enabled	Enabled	Enabled	Enabled

**Note:**

2. SCL\_C and SDA\_C internally pulled up to  $V_{CCC}$ . CEC\_C is 0V because  $V_{REG}$  is disabled. This is required for HDMI compliance testing. The  $V_{OUT_{DIS}}$  parameter captures this requirement.

## Pin Configuration




Figure 4. Pin Assignments (Top View)

## Pin Definitions

Pin #	Signal Name	Description
1	SCL_H	Host-side (DDC) SCL bi-directional I <sup>2</sup> C pin; referenced to VCCA.
2	SDA_H	Host-side (DDC) SDA bi-directional I <sup>2</sup> C pin; referenced to VCCA.
3	OE	Output enable: LOW=DDC, CEC, & HPD paths disabled; HIGH=DDC, CEC, & HPD paths enabled.
4	GND	Device GND
5	VCCC	HDMI port supply: 5V V <sub>CC</sub> reference for HPD_C, SCL_C, SDA_C, and V <sub>REG</sub> input.
6	SDA_C	Connector-side (DDC) SDA bi-directional I <sup>2</sup> C pin; referenced to VCCC.
7	SCL_C	Connector-side (DDC) SCL bi-directional I <sup>2</sup> C pin; referenced to VCCC.
8	CEC_C	Connector-side (CEC) bi-directional pin; referenced to internal 3.3V voltage regulator (V <sub>REG</sub> ). RPU decoupled from "3.3V Internal" if OE=LOW.
9	HPD_C	Connector-side HPD, input for the "hot plug" detect.
10	HPD_H	Host-side HPD; output for the hot plug detect. This pin references VCCA and indicates to the HDMI controller (HDMI source) when there is an HDMI sink connected to the FXMHD103.
11	VCCA	Host-side power supply, 1.6V – 3.6V.
12	CEC_H	Host-side CEC, bi-directional pin; referenced to VCCA. RPU decoupled from VCCA if OE=LOW.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Condition	Min.	Max.	Unit	
V <sub>CC</sub>	Supply Voltage Range	VCCA, VCCC	-0.5	6.5	V	
V <sub>IN</sub> <sup>(3)</sup>	Input Voltage Range	SCL_H, SDA_H, CEC_H, OE	-0.5	6.5	V	
		SCL_C, SDA_C, CEC_C, HPD_C	-0.5	6.5		
V <sub>O</sub> <sup>(3)</sup>	Output Voltage	SCL_H, SDA_H, CEC_H, HPD_H	-0.5	6.5	V	
		SCL_C, SDA_C, CEC_C	-0.5	6.5		
I <sub>IK</sub>	Input Clamp Current	V <sub>IN</sub> < 0V		-50	mA	
I <sub>OK</sub>	Output Clamp Current	V <sub>O</sub> < 0V		-50	mA	
T <sub>J</sub>	Junction Temperature		-40	+150	°C	
T <sub>STG</sub>	Storage Temperature Range		-65	+150	°C	
ESD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114-B	All Pins		8	kV
		Charged Device Model, JESD22-C101	All Pins		2	
		IEC 61000-4-2	Air Gap		16	
			Contact		9	

### Note:

3. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings. Unless otherwise noted, values are across the recommended operating free-air temperature range.

Symbol	Parameter	Condition	Min.	Max.	Unit	
V <sub>CCA</sub>	Supply Voltage	VCCA	1.6	3.6	V	
V <sub>CCC</sub>	Supply Voltage	VCCC	4.8	5.3	V	
V <sub>IN</sub>	Input Voltages	Host Port	SCL_H, SDA_H, CEC_H	0	V <sub>CCA</sub>	V
			OE	0	V <sub>CCA</sub>	
		Connector Port	SCL_C, SDA_C	0	V <sub>CCC</sub>	
			CEC_C	0	3.3V (Internal)	
			HPD_C	0	V <sub>CCC</sub>	
T <sub>A</sub>	Ambient Temperature		-40	+85	°C	
T <sub>J</sub>	Junction Temperature		-40	+125	°C	

## Thermal Properties

Junction-to-ambient thermal resistance is a function of application and board layout. This data is measured with four-layer 2s2p boards in accordance to JEDEC standard JESD51. Special attention must be paid not to exceed junction temperature  $T_J$  (maximum) at a given ambient temperature.

Symbol	Parameter	Typ.	Unit
$\Theta_{JA}$	Junction-to-Ambient Thermal Resistance	320	$^{\circ}\text{C}/\text{W}$

## DC Electrical Characteristics ( $I_{CC}$ )

Unless otherwise specified,  $T_A = -40$  to  $85^{\circ}\text{C}$ .

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
$I_{CCPD1}$	Power Down 1	$V_{CCA}=0\text{V}$ , or $V_{CCC}=0\text{V}$ , All Other Pins=Don't Care			1	$\mu\text{A}$
$I_{CCPD2}$	Power Down 2	OE=LOW, $V_{CCA}$ and $V_{CCC}$ Valid, All Other Pins=Don't Care			1	$\mu\text{A}$
$I_{CCHPD}$	Active HPD Only	OE=HIGH, $V_{CCA}$ and $V_{CCC}$ Valid, SCL_H, SDA_H and CEC_H=HIGH, HPD_C=0V			1.5	$\mu\text{A}$
$I_{CCA}$	Active HDMI Link	$V_{CCA}$ and $V_{CCC}$ Valid, SCL_H, SDA_H and CEC_H=HIGH, HPD_C= $V_{CCC}$ , OE=HIGH			5	$\mu\text{A}$
$I_{CCC}$		$V_{CCA}$ and $V_{CCC}$ Valid, SCL_H, SDA_H and CEC_H=HIGH, HPD_C= $V_{CCC}$ , OE=HIGH			5	$\mu\text{A}$

## Back Drive Current

Unless otherwise specified,  $T_A = -40$  to  $85^{\circ}\text{C}$ .

Symbol	Parameter	Condition	$V_{CCA}$	$V_{CCC}$	Typ.	Max.	Unit
$I_{back_{CEC}}$	Current Through CEC_C	CEC_C=0V - 5V	0V	0V	0.1	1.8	$\mu\text{A}$
$I_{back_{DDC}}$	Current Through SDA_C and SCL_C	SDA_C and SCL_C=0V – 5V	0V	0V	0.1	5.0	$\mu\text{A}$
$I_{back_{VCCC}}$	Current Through VCCC	$V_{CCC}=0\text{V} - 5\text{V}$	0V	NA	0.1	5.0	$\mu\text{A}$
$I_{back_{HPD}}$	Current Through HPD_C	HPD_C=0V – 5V	0V	0V	0.1	5.0	$\mu\text{A}$

**Voltage Level Shifter: SCL, SDA Lines (Host/Connector Ports)**

Unless otherwise specified,  $T_A = -40$  to  $85^\circ\text{C}$ .

Symbol	Parameter	Condition	$V_{CCA}$	Min.	Typ.	Max.	Unit
$V_{IH}$	High Level input Voltage	Host Side	1.6V to 3.6V	$V_{CCA} - 0.4$			V
		Connector Side	1.6V to 3.6V	$V_{CCC} - 0.4$			
$V_{IL}$	Low Level Input Voltage	Host Side	<2V			$0.2 \times V_{CCA}$	V
		Host Side	>2V			0.4	
		Connector Side	1.6V to 3.6V			0.4	
$V_{OH}$	High Level Output Voltage	Host Side: $I_{OH} = -10\mu\text{A}$	1.6V to 3.6V	$V_{CCA} \times 0.8$			V
		Connector Side: $I_{OH} = -10\mu\text{A}$	1.6V to 3.6V	$V_{CCC} - 0.3$			
$V_{OL1}$	Low Level Output Voltage	$I_{OL} = 3\text{mA}$ , $V_{IL} = 0\text{V}$ ; Both Directions	1.6V to 3.6V			0.05	V
$V_{OL2}$		$I_{OL} = 3\text{mA}$ , $V_{IL} = 0.25\text{V}$ ; Both Directions	1.6V to 3.6V			0.30	V
$V_{OL3}$		$I_{OL} = 3\text{mA}$ , $V_{IL} = 0.3\text{V}$ ; Both Directions	1.6V to 3.6V			0.35	V
$V_{OL4}$		$I_{OL} = 3\text{mA}$ , $V_{IL} = 0.4\text{V}$ ; Both Directions	1.6V to 3.6V			0.45	V
$V_{OL5}$		$I_{OL} = 3\text{mA}$ , $V_{IL} = 0.6\text{V}$ C $\rightarrow$ H Direction Only	1.6V to 3.6V			0.65	V
RPU	Internal Pull-up	SCL_H, Internal Pull-up Connected to SDA_H, $V_{CCA}$ Rail			10.00		k $\Omega$
		SCL_C, Internal Pull-up Connected to SDA_C, $V_{CCC}$			1.75		
$I_{PULLUPAC}$	Transient Boosted Pull-up Current (Edge Rate Accelerator)	SCL_C, Internal Pull-up Connected to SDA_C, $V_{CCC}$			15		mA
$I_{OFF}$	Host Port	$V_{CCA} = 0\text{V}$ , $V_I$ or $V_O = 0$ to 3.6V	0V			$\pm 5$	$\mu\text{A}$
	Connector Port	$V_{CCC} = 0\text{V}$ , $V_I$ or $V_O = 0$ to 5.3V	0V to 3.6V			$\pm 5$	
$I_{OZ}$	Connector Port	$V_O = V_{CCO}$ or GND	1.6V to 3.6V			$\pm 5$	$\mu\text{A}$
	Host Port	$V_I = V_{CCI}$ or GND	1.6V to 3.6V			$\pm 5$	

**Voltage Level Shifter: CEC Lines (Host/Connector Ports)**Unless otherwise specified,  $T_A = -40$  to  $85^\circ\text{C}$ .

Symbol	Parameter	Condition	$V_{CCA}$	Min.	Typ.	Max.	Unit
$V_{IH}$	High Level input Voltage	Host Side	1.6V to 3.6V	$V_{CCA} - 0.4$		$V_{CCA}$	V
$V_{IL}$	Low Level Input Voltage	Host Side	<2V			$0.2 \times V_{CCA}$	V
		Host Side	>2V			0.4	
		Connector Side	1.6V to 3.6V			0.6	
$V_{OH}$	High Level Output Voltage	Host Side, $I_{OH} = -10\mu\text{A}$	1.6V – 3.6V	$V_{CCA} \times 0.8$			V
$V_{OH}$	High Level Output Voltage	Connector Side, $I_{OH} = -10\mu\text{A}$	1.6V – 3.6V	2.75	3.10		V
$V_{OL1}$	Low Level Output Voltage Host & Connector Sides	$I_{OL} = 3\text{mA}$ , $V_{IL} = 0\text{V}$	1.6V to 3.6V			0.05	V
$V_{OL2}$		$I_{OL} = 3\text{mA}$ , $V_{IL} = 0.25\text{V}$	1.6V to 3.6V			0.30	V
$V_{OL3}$		$I_{OL} = 3\text{mA}$ , $V_{IL} = 0.3\text{V}$	1.6V to 3.6V			0.35	V
$V_{OL4}$		$I_{OL} = 3\text{mA}$ , $V_{IL} = 0.4\text{V}$	1.6V to 3.6V			0.45	V
$V_{OL5}$		$I_{OL} = 3\text{mA}$ , $V_{IL} = 0.6\text{V}$	1.6V to 3.6V			0.65	V
$V_{OUT\_DIS}$	Output Voltage when Disabled	CEC_C: HPD_C=LOW, OE=HIGH, $V_{CC} = 4.8\text{V} - 5.3\text{V}$	1.6V to 3.6V			0.3	V
$R_{PU}$	Internal Pull-up	CEC_H, Internal Pull-up Connected to $V_{CCA}$ Rail			10		k $\Omega$
		CEC_C, Internal Pull-up Connected to Internal 3.3V Rail			27		
$I_{OFF}$	H Port	$V_{CCA} = 0\text{V}$ , $V_I$ or $V_O = 0$ to 3.6V	0V			$\pm 5.0$	$\mu\text{A}$
	C Port	$V_{CC} = 0\text{V}$ , $V_I$ or $V_O = 0$ to 5.3V	0V to 3.6V			$\pm 1.8$	
$I_{OZ}$	C Port	$V_O = V_{CCO}$ or GND	1.6V to 3.6V			$\pm 5.0$	$\mu\text{A}$
	H Port	$V_I = V_{CCI}$ or GND	1.6V to 3.6V			$\pm 5.0$	

**Voltage Level Shifter: HPD Lines (Host/Connector Ports)** $T_A = -40$  to  $85^\circ\text{C}$  unless otherwise specified.

Symbol	Parameter	Condition	$V_{CCA}$	Min.	Typ.	Max.	Unit
$V_{IH}$	High Level Input Voltage		1.6V to 3.6V	2			V
$V_{IL}$	Low Level Input Voltage		1.6V to 3.6V			0.8	V
$V_{OH}$	High Level Output Voltage	$I_{OH} = -3\text{mA}$	1.6V to 3.6V	$0.7 \times V_{CCA}$			V
$V_{OL}$	Low Level Output Voltage	$I_{OL} = 3\text{mA}$	1.6V to 3.6V			0.3	V
$V_{HYS}$	HPD_C ( $V_{T+} - V_{T-}$ )		1.6V to 3.6V		200		mV
$R_{PD}$	Internal Pull-Down	HPD_C, Internal Pull-down Connected to Ground, $V_{CCA}$ and $V_{CC}$ Powered up			100		K $\Omega$
$I_{OFF}$	Host Port	$V_O = V_{CCO}$ or GND	0V			$\pm 5$	$\mu\text{A}$
$I_{OZ}$	Host Port	$V_I = V_{CCI}$ or GND	3.6V			$\pm 5$	$\mu\text{A}$



### AC Electrical Characteristics<sup>(4)</sup>

Unless otherwise specified,  $T_A = -40$  to  $85^\circ\text{C}$ . Typical values  $T_A = 25^\circ\text{C}$ .

#### Voltage Level Shifter: SCL, SDA Lines (Host and Connector Ports); $V_{CCA}=1.8\text{V}$

Symbol	Parameter	Pins	Condition	Min.	Typ.	Max.	Unit
$t_{PHL}$	Propagation Delay	H to C	DDC Channels Enabled		100		ns
		C to H			5		
$t_{PLH}$		H to C			25		ns
		C to H			5		
$t_f$	H Port Fall Time	H Port	DDC Channels Enabled 70% -30%		2		ns
	C Port Fall time	C Port			80		
$t_r$	H Port Rise Time	H Port	DDC Channels Enabled 30% -70%		2		ns
	C Port Rise Time	C Port			50		
$f_{MAX}$	Maximum Switching Frequency		DDC Channels Enabled	400			kHZ

#### Voltage Level Shifter: CEC Line (Host and Connector Ports); $V_{CCA}=1.8\text{V}$

Symbol	Parameter	Pins	Condition	Min.	Typ.	Max.	Unit
$t_{PHL}$	Propagation Delay	H to C	CEC Channels Enabled		100		ns
		C to H			5		
$t_{PLH}$		H to C			25		ns
		C to H			5		
$t_f$	H Port Fall Time	H Port	CEC Channels Enabled 90% - 10%		10	50000	ns
	C Port Fall time	C Port			200	50000	
$t_r$	H Port Rise Time	H Port	CEC Channels Enabled 10% - 90%		5	400	ns
	C Port Rise Time	C Port			0.2	250	

#### Voltage Level Shifter: HPD Line (Host and Connector Ports); $V_{CCA}=1.8\text{V}$

Symbol	Parameter	Pins	Condition	Min.	Typ.	Max.	Unit
$t_{PHL}$	Propagation Delay	C to H	HPD Channel Enabled		10		ns
$t_{PLH}$		C to H			5		
$t_f$	H Port Fall Time	H Port	HPD Channel Enabled 90% - 10%		1		ns
$t_r$	H Port Rise Time	H Port	HPD Channel Enabled 10% - 90%		3		ns

### I/O Capacitance


$T_A = 25^\circ\text{C}$  unless otherwise specified.

Symbol	Parameter	Condition	$V_{CCA}$ & $V_{CCC}$	Min.	Typ.	Max.	Unit
$C_I$	Control Inputs		0V		2		pF
$C_{IO}$	DDC & CEC on Host Port		0V		5		pF
	DDC on Connector Port	LCR: $V_{bias}=2.5\text{V}$ ; AC Input= $3.5V_{pp}$ ; $f=100\text{kHz}$	0V		10	16.5	pF
	CEC on Connector Port	LCR: $V_{bias}=1.65\text{V}$ ; AC Input= $2.5V_{pp}$ ; $f=100\text{kHz}$	0V		10	16.5	pF

**Note:**

4. AC Characteristics are guaranteed by Design and Characterization, not production tested.

**AC Parameter Measurement Information** (5,6,7,8,9)



**Figure 5. Device Under Test Setup**


**Table 2. AC Load**

Symbol	Parameter	Condition	V <sub>CCA</sub>	Min.	Typ.	Max.	Unit
C <sub>L</sub>	Bus Load Capacitance (Connector-Side)	CEC	1.6V to 3.6V			1300	pF
	Bus Load Capacitance (Connector-Side)	DDC & HPD	1.6V to 3.6V			800	
	Bus Load Capacitance (Host-Side)	All Pins	1.6V to 3.6V			15	


**Notes:**

5. R<sub>T</sub> termination resistance should be equal to Z<sub>OUT</sub> of the pulse generator.
6. C<sub>L</sub> includes probe and jig capacitance.
7. All input pulses supplied by generators have the following characteristics: PRR ≤ 10MHz, Z<sub>O</sub>=50Ω, slew rate ≥ 1V/ns.
8. The outputs are measured one at a time, with one transition per measurement.
9. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>PD</sub>.


**Timing Diagrams** (10,11,12,13,14)



**Figure 6. Waveform for Inverting and Non-Inverting Functions**




**Figure 7. 3-STATE Output Low Enable Time**




**Figure 8. 3-STATE Output High Enable Time**


Symbol	V <sub>CC</sub>
V <sub>mi</sub>	V <sub>CCI</sub> / 2
V <sub>mo</sub>	V <sub>CCO</sub> / 2
V <sub>x</sub>	0.5 x V <sub>CCO</sub>
V <sub>y</sub>	0.1 x V <sub>CCO</sub>




**Figure 9. Active Output Rise Time**



**Figure 10. Active Output Fall Time**



**Figure 11. F-Toggle Rate**



**Figure 12. Output Skew Time**

$t_{skew} = (t_{pHLmax} - t_{pHLmin}) \text{ or } (t_{pLHmax} - t_{pLHmin})$

**Notes:**

- 10. Input  $t_R=t_F=2.0ns$ , 10% to 90% at  $V_{IN}=1.65V$  to  $1.95V$ ;  
 Input  $t_R=t_F=2.0ns$ , 10% to 90% at  $V_{IN}=2.3$  to  $2.7V$ ;  
 Input  $t_R=t_F=2.5ns$ , 10% to 90%, at  $V_{IN}=3.0V$  to  $3.6V$  only;  
 Input  $t_R=t_F=2.5ns$ , 10% to 90%, at  $V_{IN}=4.5V$  to  $5.5$  only.
- 11.  $V_{CCI}=V_{CCA}$  for control pin OE or  $V_{mi}=(V_{CCA} / 2)$ .
- 12. DDC Rise Times 30% - 70%, CEC & HPD Rise Times 10% - 90%
- 13. DDC Fall Times 30% - 70%, CEC & HPD Fall Times 10% - 90%
- 14.  $V_{CCI}$  is the  $V_{CC}$  associated with the input side.  $V_{CCO}$  is the  $V_{CC}$  associated with the output side.

## Application Information

### Power Down

The FXMHD103 can be powered down if either  $V_{CCA}$  or  $V_{CC}$  equals 0V, or if OE is LOW.

### “Hot Plug” Detect Operation

After  $V_{CCA}$  and  $V_{CC}$  have powered up to valid levels, and OE enabled (HIGH) the HPD path is enabled. The internal 3.3V voltage regulator and the CEC & DDC blocks are disabled due to the internal weak pull-down resistor (100kΩ to GND) on HPD\_C. When the HDMI sink recognizes a valid 5V signal on the HDMI connector, to inform the HDMI source there is a valid HDMI sink connected to the HDMI connector; the sink typically ties the HPD\_C signal to the HDMI 5V supply through a 1KΩ resistor. A HIGH on HPD\_C, in turn, enables the internal voltage regulator, as well as the DDC & CEC paths. The HDMI link is active between the HDMI source and the HDMI sink.

When HPD\_C is LOW, the respective resistor pull-ups (RPU) on the host and connector sides of the DDC paths remain coupled to their respective voltage references. Likewise, when HPD\_C is LOW, the RPUs on the host and connector sides of the CEC path remain coupled to their respective voltage references. Since HPD\_C disables  $V_{REG}$  and  $V_{REG}$  is the CEC\_C voltage reference, CEC\_C is held to 0V by a weak (50nA) current source when HPD\_C is LOW. This is captured by the  $V_{OUT\_DIS}$  parameter.

### Backdrive Protection

Backdrive-current protection is available on all FXMHD103 signals interfacing with the HDMI connector, including  $V_{CC}$ , SCL\_C, SDA\_C, CEC\_C, and HPD\_C. If the FXMHD103 is powered down,  $V_{CCA}=0V$  or  $V_{CC}=0V$  and the HDMI sink forces 0V – 5V onto any of the HDMI connector-facing pins ( $V_{CC}$ , SCL\_C, SDA\_C, CEC\_C & HPD\_C). The maximum current flow from the FXMHD103 is only 5μA, with the exception of 1.8μA (maximum) on CEC\_C.

### DDC Channel Description

The HDMI specification implements the Video Electronics Standards Association (VESA) Display Data Channel (DDC) for communication between a single HDMI source and a single HDMI sink. The DDC is used by the HDMI source to read the HDMI sink's Enhanced Extended Display Identification Data (E-EDID) to discover the sink's configuration or capabilities. DDC must meet the I<sup>2</sup>C specification, version 2.1, for Standard Mode devices. Because the HDMI application is meant for high-definition Transition-Minimized Differential Signaling (TMDS) video transport across a cable, the HDMI specification requires the DDC signals (SCL & SDA) be able to drive a minimum capacitance of 800pF (source 50pF + cable assembly 700pF + sink 50pF). The I<sup>2</sup>C specification requires a minimum of 400pF capacitance.




Figure 13. DDC Channel Block Diagram, 1 of 2 Channels (SDA & SCL)

## Edge Rate Accelerators

The FXMHD103 DDC channel is designed for high-performance I<sup>2</sup>C level shifting. Figure 13 shows that each bi-directional channel contains an Npassgate and two dynamic drivers. This hybrid architecture is highly beneficial in an I<sup>2</sup>C application with large capacitive loads and where auto-direction is necessary.

For example, during the following I<sup>2</sup>C protocol events the bus direction needs to change from “Source-to-Sink” to “Sink-to-Source” without the occurrence of an edge:

- Clock Stretching
- Slave’s ACK Bit (9th bit=0) following a Master’s Write Bit (8th bit=0)
- Clock Synchronization and Multi Master Arbitration

If there is an I<sup>2</sup>C translator between the source and sink in these examples, the I<sup>2</sup>C translator must change direction when both A and C ports are LOW. The Npassgate can accomplish this efficiently because, when both A and C ports are LOW, the Npassgate acts as a low resistive short between the (A and C) ports.

Due to the I<sup>2</sup>C open-drain topology, I<sup>2</sup>C drivers are not push/pull devices. Logic LOWs are “pulled down” ( $I_{sink}$ ), while logic HIGHs are “let go” (3-state). For example, when the source lets go of SCL (SCL always comes from the source), the rise time of SCL is largely determined by the RC time constant, where  $R=R_{PU}$  and  $C$ =the bus capacitance. If the FXMHD103 is attached to the source [on the A port] and there is a source on the C port, the Npassgate acts as a low-resistive short between both ports until either of the port’s  $V_{CC/2}$  thresholds is reached. After the RC time constant has reached the  $V_{CC/2}$  threshold of either port, the port’s edge detector triggers both dynamic drivers to drive their respective ports in the LOW-to-HIGH (LH) direction, accelerating the rising edge. The resulting rise time resembles the scope shot in Figure 14. Effectively, two distinct slew rates appear in rise time. The first slew rate (slower) is the RC time constant of the bus. The second slew rate (much faster) is the dynamic driver accelerating the edge.




Figure 14. Rise Time Driving 600pF Load

If both the A and C ports of the translator are HIGH, a high-impedance path exists between the A and C ports because both the Npassgates are turned off. If a source or sink device decides to pull SCL or SDA LOW, that device’s driver pulls down ( $I_{sink}$ ) SCL or SDA until the edge reaches the A or C port  $V_{CC/2}$  threshold. When either the A or C port threshold is reached, the port’s edge detector triggers both dynamic drivers to drive their respective ports in the HIGH-to-LOW (HL) direction, accelerating the falling edge.

## Driving a Capacitive Load

The FXMHD103 dynamic drivers have enough current sourcing capability to drive an 800pF capacitive bus. The Figure 14 scope shot is of an FXMHD103 driving a lumped load of 600pF. Notice the (30% - 70%) rise time is only 112ns ( $R_{PU}=5K\Omega$ ). This is well below the maximum rise time of 1000ns in Standard Mode (100KHz) or 300ns in Fast Mode (400KHz).

## V<sub>OL</sub> vs. V<sub>IL</sub> & I<sub>OL</sub>


The I<sup>2</sup>C specification mandates a maximum  $V_{IL}$  ( $I_{OL}$  of 3mA) of  $V_{CC} \times 0.3$  for an I<sup>2</sup>C receiver and a maximum  $V_{OL}$  of 0.4V for an I<sup>2</sup>C transmitter. If there is an HDMI source on the A port of an I<sup>2</sup>C translator with a  $V_{CC}$  of 1.8V and an HDMI sink on the I<sup>2</sup>C translator C port with a  $V_{CC}$  of 5.0V, the maximum  $V_{IL}$  of the source is (1.6V x 0.3) 480mV. Meanwhile, the sink could transmit a valid logic LOW of 0.4V to the source. 80mV is not very much margin between the maximum transmitted  $V_{OL}$  of 400mV (HDMI sink) to the maximum received  $V_{IL}$  of 480mV (HDMI source). This appears to be an oversight in the I<sup>2</sup>C specification, but there is an explanation. The I<sup>2</sup>C specification assumes transmitters and receivers share the same  $V_{CC}$ . The I<sup>2</sup>C specification does call out separate  $V_{OL}$  requirements vs.  $V_{CC}$  conditions where  $V_{OL1}=0.4V$  when  $V_{CC}$  is > 2.0V and  $V_{OL3}=0.2 \times V_{CC}$ , when  $V_{CC}$  is < 2.0V. When there is  $V_{CC}$  alignment between I<sup>2</sup>C transmitters and receivers, the I<sup>2</sup>C specification provides adequate  $V_{IL}$  vs.  $V_{OL}$  margins. However, when you have a transmitter operating at 5V and a receiver operating at 1.6V through a translator or level shifter, the  $V_{OL}$  vs.  $V_{IL}$  margin gets very tight, as in the above example. Therefore, the voltage drop across the I<sup>2</sup>C translator must be as low as possible.

In general, if the I<sup>2</sup>C translator’s channel resistance is too high, the voltage drop across the translator could present a  $V_{IL}$  to a receiver greater than the receiver’s maximum  $V_{IL}$ . To complicate matters, the I<sup>2</sup>C specification states that 6mA of  $I_{OL}$  is recommended for bus capacitances approaching 400pF in Fast Mode. More  $I_{OL}$  increases the voltage drop across the I<sup>2</sup>C translator. The I<sup>2</sup>C application benefits when I<sup>2</sup>C translators exhibit low  $V_{OL}$  performance. Table 3 depicts the FXMHD103 targeted  $V_{OL}$  performance vs.  $V_{IL}/I_{OL}$  when the direction is from C side to A side,  $V_{CC}=5.0V$  and  $V_{CCA}=1.6V$ .

**Table 3. DDC Voltage Drop ( $V_{OL}$  vs.  $V_{IL}/I_{OL}$ ): Port C  $\rightarrow$  Port A Direction,  $V_{CCA}=1.6V$**


$V_{IL}$ (mV)	$I_{OL}$ (mA)	$V_{OL}$ Max. (mV)	Voltage Drop Max. (mV)	Calculated Max. $R_{ON}$ ( $\Omega$ )
0	6	50	50	8.33
250	6	300	50	8.33
300	6	350	50	8.33
400	6	450	50	8.33
600	6	650	50	8.33

**PCB Layout Recommendation**



**Figure 15. PCB Routing Example (Molex HDMI Type-D Connector)**

## Physical Dimensions



**Figure 16. 12-Lead, UMLP, Quad JEDEC MO-252, 1.8mm x 1.8mm, 0.4mm Pitch**

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.




Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:  
<http://www.fairchildsemi.com/packaging/>





**TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

- |   |  |   |   |
|---|--|---|---|
| 2Cool™  | F-PFS™   | PowerTrench®  | The Power Franchise®  |
| AccuPower™  | FRFET®   | PowerXS™  | the pwer franchise  |
| AX-CAP™*  | Global Power Resource <sup>SM</sup>            | Programmable Active Droop™  | TinyBoost™  |
| BitSiC™   | GreenBridge™                                   | QFET®   | TinyBuck™   |
| Build it Now™   | Green FPS™                                     | QS™   | TinyCalc™   |
| CorePLUS™   | Green FPS™ e-Series™                           | Quiet Series™   | TinyLogic®  |
| CorePOWER™  | Gmax™  | RapidConfigure™   | TINYOPTO™   |
| CROSSVOL™   | GTO™   |  ™ | TinyPower™  |
| CTL™  | IntelliMAX™                                    | Saving our world, 1mW/W/kW at a time™   | TinyPWM™  |
| Current Transfer Logic™   | ISOPLANAR™                                     | SignalWise™   | TinyWire™   |
| DEUXPEED®   | Making Small Speakers Sound Louder and Better™ | SmartMax™   | TranSiC™  |
| Dual Cool™  | MegaBuck™                                      | SMART START™  | TriFault Detect™  |
| EcoSPARK®   | MICROCOUPLER™                                  | Solutions for Your Success™   | TRUECURRENT®*   |
| EfficientMax™   | MicroFET™                                      | SPM®  | µSerDes™  |
| ESBC™   | MicroPak™                                      | STEALTH™  |  ™ |
|  ™ | MicroPak2™                                     | SuperFET®   | UHC®  |
| Fairchild®  | MillerDrive™                                   | SuperSOT™-3   | Ultra FRFET™  |
| Fairchild Semiconductor®  | MotionMax™                                     | SuperSOT™-6   | UniFET™   |
| FACT Quiet Series™  | Motion-SPM™                                    | SuperSOT™-8   | VCX™  |
| FACT®   | mWSaver™                                       | SupreMOS®   | VisualMax™  |
| FACT®   | OptoHIT™                                       | SyncFET™  | VoltagePlus™  |
| FastvCore™  | OPTOLOGIC®                                     | Sync-Lock™  | XS™   |
| FETBench™   | OPTOPLANAR®                                    |  ™ |   |
| FlashWriter®*   |  |   |   |
| FPS™  |  |   |   |

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

**DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**ANTI-COUNTERFEITING POLICY**

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, [www.fairchildsemi.com](http://www.fairchildsemi.com), under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

**PRODUCT STATUS DEFINITIONS**

**Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I61



## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [Translation - Voltage Levels](#) category:*

*Click to view products by [ON Semiconductor](#) manufacturer:*

Other Similar products are found below :

[NLJVHC1GT08DFT2G](#) [NLSX4373DMR2G](#) [NLSX5012MUTAG](#) [HV583GA-G](#) [MC10H641FNR2G](#) [NLSX0102FCT1G](#) [NLSX0102FCT2G](#)  
[NLSX4302EBMUTCG](#) [NLVSX4373DR2G](#) [PCA9306FMUTAG](#) [SY10H351JZ](#) [MC100EPT622MNG](#) [MAX9376EUB+T](#) [MAX9374AEKA+T](#)  
[MAX3378EETD+](#) [MAX34405BEZT+](#) [NLSX3014MUTAG](#) [NVT4556BUKZ](#) [NLSV4T244EMUTAG](#) [NLSX5011MUTCG](#) [NLV9306USG](#)  
[NLVSX4014MUTAG](#) [MAX34405BEZT+T](#) [NLSV4T3144MUTAG](#) [NSV12200LT1G](#) [NLVSX4373MUTAG](#) [NB3U23CMNTAG](#)  
[MAX3371ELT+T](#) [MAX3008EUP+T](#) [NLVPCA9306AMUTCG](#) [NLSX3013BFCT1G](#) [MAX9378EUA+T](#) [NLV7WBD3125USG](#)  
[NLV14504BDTG](#) [NLSX3012DMR2G](#) [NLSX5012DR2G](#) [MAX3391EEUD+T](#) [MAX3379EETD+](#) [PI4ULS3V4857GEAEX](#)  
[MAX3391EEBC+T](#) [MAX14842ATE+T](#) [74AVCH1T45FZ4-7](#) [CLVC16T245MDGGREP](#) [HEF4104BT](#) [TC74LCX16245\(EL,F\)](#)  
[MC10H124FNG](#) [CAVCB164245MDGGREP](#) [7WBD383USG](#) [NVT2001GM,115](#) [CLVC8T245MRHLTEP](#)