

IRF7902PbF

HEXFET® Power MOSFET


Applications

- Dual SO-8 MOSFET for POL Converters in Notebook Computers, Servers, Graphics Cards, Game Consoles and Set-Top Box

V_{DSS}	R_{DS(on)} max	I_D
30V	Q1 22.6mΩ@V_{GS} = 10V	6.4A
	Q2 14.4mΩ@V_{GS} = 10V	9.7A

Benefits

- Very Low R_{DS(on)} at 4.5V V_{GS}
- Low Gate Charge
- Fully Characterized Avalanche Voltage and Current
- 20V V_{GS} Max. Gate Rating
- Improved Body Diode Reverse Recovery
- Lead-Free



Absolute Maximum Ratings

	Parameter	Q1 Max.	Q2 Max.	Units
V _{DS}	Drain-to-Source Voltage	30		V
V _{GS}	Gate-to-Source Voltage			
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V	6.4	9.7	A
I _D @ T _A = 70°C	Continuous Drain Current, V _{GS} @ 10V	5.1	7.8	
I _{DM}	Pulsed Drain Current ①	51	78	
P _D @ T _A = 25°C	Power Dissipation	1.4	2.0	W
P _D @ T _A = 70°C	Power Dissipation	0.9	1.3	
	Linear Derating Factor	0.011	0.016	W/°C
T _J	Operating Junction and	-55 to + 150		°C
T _{STG}	Storage Temperature Range			

Thermal Resistance

	Parameter	Q1 Max.	Q2 Max.	Units
R _{θJL}	Junction-to-Drain Lead ⑤	20	20	°C/W
R _{θJA}	Junction-to-Ambient ④⑤	90	62.5	

Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter		Min.	Typ.	Max.	Units	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	Q1&Q2	30	—	—	V	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$
$\Delta V_{\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	Q1	—	0.023	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 1\text{mA}$
		Q2	—	0.025	—		
$R_{\text{DS(on)}}$	Static Drain-to-Source On-Resistance	Q1	—	18.1	22.6	m Ω	$V_{\text{GS}} = 10\text{V}, I_D = 6.4\text{A}$ ③
		—	—	23.8	29.7		$V_{\text{GS}} = 4.5\text{V}, I_D = 5.1\text{A}$ ③
		Q2	—	11.5	14.4		$V_{\text{GS}} = 10\text{V}, I_D = 9.7\text{A}$ ③
		—	—	14.9	18.7		$V_{\text{GS}} = 4.5\text{V}, I_D = 7.8\text{A}$ ③
$V_{\text{GS(th)}}$	Gate Threshold Voltage	Q1&Q2	1.35	1.8	2.25	V	$V_{\text{DS}} = V_{\text{GS}}, I_D = 25\mu\text{A}$
$\Delta V_{\text{GS(th)}}/\Delta T_J$	Gate Threshold Voltage Coefficient	Q1	—	-4.7	—	mV/ $^\circ\text{C}$	
		Q2	—	-5.9	—		
I_{DSS}	Drain-to-Source Leakage Current	Q1&Q2	—	—	1.0	μA	$V_{\text{DS}} = 24\text{V}, V_{\text{GS}} = 0\text{V}$
		Q1&Q2	—	—	150		$V_{\text{DS}} = 24\text{V}, V_{\text{GS}} = 0\text{V}, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	Q1&Q2	—	—	100	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	Q1&Q2	—	—	-100		$V_{\text{GS}} = -20\text{V}$
g_{fs}	Forward Transconductance	Q1	13	—	—	S	$V_{\text{DS}} = 15\text{V}, I_D = 5.1\text{A}$
		Q2	19	—	—		$V_{\text{DS}} = 15\text{V}, I_D = 7.8\text{A}$
Q_a	Total Gate Charge	Q1	—	4.6	6.9	nC	
		Q2	—	6.5	9.8		
Q_{qs1}	Pre-V _{th} Gate-to-Source Charge	Q1	—	0.9	—		
		Q2	—	1.4	—		
Q_{qs2}	Post-V _{th} Gate-to-Source Charge	Q1	—	0.5	—		
		Q2	—	0.8	—		
Q_{qd}	Gate-to-Drain Charge	Q1	—	1.8	—		
		Q2	—	2.3	—		
Q_{qodr}	Gate Charge Overdrive	Q1	—	1.4	—		
		Q2	—	2.0	—		
Q_{sw}	Switch Charge ($Q_{\text{qs2}} + Q_{\text{qd}}$)	Q1	—	2.3	—		
		Q2	—	3.1	—		
Q_{oss}	Output Charge	Q1	—	3.0	—	nC	$V_{\text{DS}} = 16\text{V}, V_{\text{GS}} = 0\text{V}$
		Q2	—	4.4	—		
R_G	Gate Resistance	Q1	—	3.1	4.9	Ω	
		Q2	—	3.1	4.9		
$t_{\text{d(on)}}$	Turn-On Delay Time	Q1	—	7.4	—	ns	
		Q2	—	6.1	—		
t_r	Rise Time	Q1	—	8.2	—		
		Q2	—	8.6	—		
$t_{\text{d(off)}}$	Turn-Off Delay Time	Q1	—	8.4	—		
		Q2	—	8.2	—		
t_f	Fall Time	Q1	—	3.4	—		
		Q2	—	3.3	—		
C_{iss}	Input Capacitance	Q1	—	580	—	pF	
		Q2	—	900	—		
C_{oss}	Output Capacitance	Q1	—	130	—		
		Q2	—	190	—		
C_{rss}	Reverse Transfer Capacitance	Q1	—	74	—		
		Q2	—	86	—		

Avalanche Characteristics

	Parameter		Typ.	Q1 Max.	Q2 Max.	Units
E_{AS}	Single Pulse Avalanche Energy ②		—	3.4	7.3	mJ
I_{AR}	Avalanche Current ①		—	5.1	7.8	A

Diode Characteristics

	Parameter		Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	Q1	—	—	1.7	A	MOSFET symbol showing the integral reverse p-n junction diode.
		Q2	—	—	2.5		
I_{SM}	Pulsed Source Current (Body Diode) ①	Q1	—	—	51	A	
		Q2	—	—	78		
V_{SD}	Diode Forward Voltage	Q1	—	—	1.0	V	$T_J = 25^\circ\text{C}, I_S = 5.1\text{A}, V_{\text{GS}} = 0\text{V}$ ③
		Q2	—	—	1.0		$T_J = 25^\circ\text{C}, I_S = 7.8\text{A}, V_{\text{GS}} = 0\text{V}$ ③
t_{rr}	Reverse Recovery Time	Q1	—	7.8	12	ns	$Q1 \quad T_J = 25^\circ\text{C}, I_F = 5.1\text{A}, V_{\text{DD}} = 15\text{V}, di/dt = 100\text{A}/\mu\text{s}$ ③
		Q2	—	12	18		$Q2 \quad T_J = 25^\circ\text{C}, I_F = 7.8\text{A}, V_{\text{DD}} = 15\text{V}, di/dt = 100\text{A}/\mu\text{s}$ ③
Q_{rr}	Reverse Recovery Charge	Q1	—	1.5	2.3	nC	
		Q2	—	3.1	4.7		

Typical Characteristics




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Output Characteristics




Fig 4. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 6. Typical Transfer Characteristics

Q1 - Control FET




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage

Q2 - Synchronous FET




Fig 8. Typical Capacitance vs. Drain-to-Source Voltage




Fig 9. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 10. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 11. Maximum Safe Operating Area




Fig 12. Maximum Safe Operating Area

Typical Characteristics

Q1 - Control FET




Fig 13. Normalized On-Resistance vs. Temperature

Q2 - Synchronous FET




Fig 14. Normalized On-Resistance vs. Temperature




Fig 15. Typical Source-Drain Diode Forward Voltage




Fig 16. Typical Source-Drain Diode Forward Voltage




Fig 17. Typical On-Resistance vs.Gate Voltage




Fig 18. Typical On-Resistance vs.Gate Voltage

Q1 - Control FET




Fig 19. Maximum Drain Current vs. Ambient Temperature

Q2 - Synchronous FET




Fig 20. Maximum Drain Current vs. Ambient Temperature




Fig 21. Threshold Voltage vs. Temperature




Fig 22. Threshold Voltage vs. Temperature




Fig 23. Maximum Avalanche Energy vs. Drain Current




Fig 24. Maximum Avalanche Energy vs. Drain Current




Fig 25. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient (Q1)




Fig 26. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient (Q2)




Fig 27. Layout Diagram




Fig 28. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 29a. Unclamped Inductive Test Circuit




Fig 29b. Unclamped Inductive Waveforms




Fig 30a. Switching Time Test Circuit




Fig 30b. Switching Time Waveforms




Fig 31a. Gate Charge Test Circuit






Fig 31b. Gate Charge Waveform

SO-8 Package Outline


Dimensions are shown in millimeters (inches)



DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.0532	.0688	1.35	1.75
A1	.0040	.0098	0.10	0.25
b	.013	.020	0.33	0.51
c	.0075	.0098	0.19	0.25
D	.189	.1968	4.80	5.00
E	.1497	.1574	3.80	4.00
e	.050	BASIC	1.27	BASIC
e1	.025	BASIC	0.635	BASIC
H	.2284	.2440	5.80	6.20
K	.0099	.0196	0.25	0.50
L	.016	.050	0.40	1.27
y	0°	8°	0°	8°




- NOTES:
1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
 2. CONTROLLING DIMENSION: MILLIMETER
 3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
 4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
 5. DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 [.006].
 6. DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.010].
 7. DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.




SO-8 Part Marking Information

EXAMPLE: THIS IS AN IRF7101 (MOSFET)




SO-8 Tape and Reel

Dimensions are shown in millimeters (inches)



NOTES:

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^\circ\text{C}$, Q1: $L = 0.26\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 5.1\text{A}$;
 Q2: $L = 0.24\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 7.8\text{A}$.
- ③ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.

- ④ When mounted on 1 inch square copper board.
- ⑤ R_θ is measured at T_J approximately 90°C .

Data and specifications subject to change without notice.
 This product has been designed and qualified for the Consumer market.
 Qualification Standards can be found on IR's Web site.

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
 TAC Fax: (310) 252-7903
 Visit us at www.irf.com for sales contact information. 07/2006

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Infineon manufacturer:

Other Similar products are found below :

[614233C](#) [648584F](#) [D2003UK](#) [705463DB](#) [MCH6422-TL-E](#) [FW231A-TL-E](#) [APT5010JFLL](#) [NTNS3A92PZT5G](#) [IRF100S201](#) [JANTX2N5237](#)
[2SK2464-TL-E](#) [2SK3818-DL-E](#) [FCA20N60_F109](#) [FDZ595PZ](#) [STD6600NT4G](#) [FQD4P40TM_AM002](#) [FSS804-TL-E](#) [FW217A-TL-2W](#)
[APT10050JVFR](#) [2SJ277-DL-E](#) [2SK1691-DL-E](#) [2SK2545\(Q,T\)](#) [D1014UK](#) [D2294UK](#) [405094E](#) [423220D](#) [MCH6646-TL-E](#) [TPCC8103,L1Q\(CM](#)
[IRF3710](#) [367-8430-0972-503](#) [VN1206L](#) [424134F](#) [026935X](#) [051075F](#) [SBVS138LT1G](#) [614234A](#) [715780A](#) [NTNS3166NZT5G](#) [751625C](#) [873612G](#)
[IPS70R2K0CEAKMA1](#) [APT8015JVFR](#) [APT50M85JVR](#) [APT5010JVFR](#) [APT12031JFLL](#) [APT12040JVR](#) [NTE6400](#) [NVC3S5A51PLZT1G](#)
[JANTX2N6796U](#) [JANTX2N6784U](#)