3.3 V 2.7 Gb/s Limiting Amplifier

## Data Sheet

## FEATURES

SFP reference design available
Input sensitivity: $\mathbf{3} \mathbf{~ m V} \mathbf{p - p}$
80 ps rise/fall times
CML outputs: $\mathbf{7 0 0} \mathbf{m V}$ p-p differential
Programmable LOS detector: $\mathbf{2} \mathbf{~ m V}$ to 13 mV
Rx signal strength indicator (RSSI):
SFF-8472 compliant average power measurement
Single-supply operation: 3.3 V
Low power dissipation: 130 mW
Available in space-saving $\mathbf{3 m m} \times 3 \mathrm{~mm}$ 16-lead LFCSP

## APPLICATIONS

## SFP/SFF/GBIC optical transceivers

OC-3/12/48, GbE, Fibre Channel receivers
10GBASE-LX4 transceivers
WDM transponders

## GENERAL DESCRIPTION

The ADN2890 is a high gain, limiting amplifier optimized for use in SONET, Gigabit Ethernet (GbE), and Fibre Channel optical receivers that accept input levels of up to 2.0 V p-p differential and have 3 mV p-p differential input sensitivity. The ADN2890 provides the receiver functions of quantization and loss of signal (LOS) detection. The ADN2890 can easily operate at up to $3.2 \mathrm{~Gb} /$ s to support LX4 transceivers.

The limiting amplifier also measures average received power based on a direct measurement of the photodiode current with better than 1 dB of accuracy over the entire input range of the receiver. This eliminates the need for external average Rx power detection circuitry in SFF-8472 compliant optical transceivers.

The ADN2890 limiting amplifier operates from a single 3.3 V supply, has low power dissipation, and is available in a spacesaving $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ 16-lead lead frame chip scale package (LFCSP).

## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
General Description ..... 1
Functional Block Diagram .....  1
Revision History ..... 2
Specifications ..... 3
Absolute Maximum Ratings ..... 5
Thermal Resistance ..... 5
ESD Caution ..... 5
Pin Configuration and Function Descriptions. .....  6
REVISION HISTORY
10/13-Rev. 0 to Rev. A
Change to Output Voltage Swing Parameter, Table 1 ..... 3
Change to Figure 2 ..... 6
Updated Outline Dimensions ..... 11
Changes to Ordering Guide ..... 11
5/04-Revision 0: Initial Version
Typical Performance Characteristics .....  .7
Theory of Operation .....  8
LIMAMP .....  8
Loss of Signal (LOS) Detector .....  8
Received Signal Strength Indicator (RSSI) .....  8
Squelch Mode .....  8
Applications Information .....  9
PCB Design Guidelines .....  9
Outline Dimensions ..... 11
Ordering Guide ..... 11

## SPECIFICATIONS

$\mathrm{VCC}=\mathrm{V}_{\mathrm{MIN}}$ to $\mathrm{V}_{\mathrm{MAX}}, \mathrm{VEE}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 1.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| QUANTIZER DC CHARACTERISTICS <br> Input Voltage Range <br> Input Common Mode <br> Peak-to-Peak Differential Input Range <br> Input Sensitivity <br> Input Offset Voltage <br> Input RMS Noise <br> Input Resistance <br> Input Capacitance | $\begin{aligned} & 1.8 \\ & 2.1 \\ & 4 \end{aligned}$ | $\begin{aligned} & 3 \\ & 100 \\ & 235 \\ & 50 \\ & 0.65 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.8 \\ & 2.7 \\ & 2.0 \end{aligned}$ | Vp-p <br> V <br> V p-p <br> $m V p-p$ <br> $\mu \mathrm{V}$ <br> $\mu \mathrm{V}$ rms <br> $\Omega$ <br> pF | At PIN or NIN, dc-coupled DC-coupled <br> PIN - NIN, ac-coupled <br> PIN - NIN, BER $\leq 1 \times 10^{-10}$ <br> Single-ended |
| QUANTIZER AC CHARACTERISTICS <br> Input Data Rate <br> Small Signal Gain <br> S11 <br> S22 <br> Random Jitter <br> Deterministic Jitter <br> Low Frequency Cutoff <br> Power Supply Rejection | 155 | $\begin{aligned} & 57 \\ & -10 \\ & -10 \\ & 2.4 \\ & 13.7 \\ & 30 \\ & 1.0 \\ & 45 \end{aligned}$ | $2700$ $5$ $19$ | Mb/s <br> dB <br> dB <br> dB <br> ps rms <br> ps p-p <br> kHz <br> kHz <br> dB | Differential <br> Differential, $\mathrm{f}<2.7 \mathrm{GHz}$ <br> Differential, $\mathrm{f}<2.7 \mathrm{GHz}$ <br> Input $\geq 10 \mathrm{mV}$ p-p, OC-48, PRBS $2^{23}-1$ <br> Input $\geq 10 \mathrm{mV}$ p-p, OC-48, PRBS $^{23}-1$ <br> $C A Z=$ Open <br> $C A Z=0.01 \mu \mathrm{~F}$ <br> $100 \mathrm{kHz}<\mathrm{f}<10 \mathrm{MHz}$ |
| LOSS OF SIGNAL DETECTOR (LOS) <br> LOS Assert Level <br> Hysteresis <br> LOS Assert Time <br> LOS De-Assert Time | $\begin{aligned} & 0.5 \\ & 7.0 \\ & 2.0 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 12.0 \\ & 3.0 \\ & 3.0 \\ & 4.5 \\ & 4.5 \\ & 600 \\ & 100 \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 16.0 \\ & 6.0 \\ & 7.5 \end{aligned}$ | mV p-p <br> mV p-p <br> dB <br> dB <br> dB <br> dB <br> ns <br> ns | $\begin{aligned} & \mathrm{R}_{\text {THRADJ }}=100 \mathrm{k} \Omega \\ & \mathrm{R}_{\text {THRAD }}=0 \Omega \end{aligned}$ <br> OC-3, PRBS $2^{23}-1$, RThrad $=0 \Omega$ $\text { OC-3, PRBS } 2^{23}-1, \mathrm{R}_{\text {THRAD }}=10 \mathrm{k} \Omega$ <br> OC-48, PRBS $2^{23}-1$, RThRADJ $=0 \Omega$ $\text { OC-48, PRBS } 2^{23}-1, \mathrm{R}_{\text {THRAD }}=100 \mathrm{k} \Omega$ <br> DC-coupled <br> DC-coupled |
| RSSI <br> Input Current Range RSSI Output Accuracy <br> Gain <br> Offset <br> Compliance Voltage | 5 $V_{c c}-1.05$ | $\begin{aligned} & 1.0 \\ & 50 \end{aligned}$ | $\begin{aligned} & 1000 \\ & 15 \% \\ & 10 \% \\ & \\ & V_{\text {cc }}-0.3 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mathrm{mA} / \mathrm{mA}$ <br> nA <br> V | $\begin{aligned} & \mathrm{I}_{\mathrm{N}} \leq 20 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{N}}>20 \mu \mathrm{~A} \\ & \mathrm{I}_{\text {Rss/ } / \text { lpd }} \\ & \text { At PD_CATHODE } \end{aligned}$ |
| POWER SUPPLIES <br> Vcc <br> Icc | 3.0 | $\begin{aligned} & 3.3 \\ & 39 \end{aligned}$ | $\begin{aligned} & 3.6 \\ & 54 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~mA} \end{aligned}$ |  |
| OPERATING TEMPERATURE RANGE | -40 | +25 | +85 | ${ }^{\circ} \mathrm{C}$ | $\mathrm{T}_{\text {min }}$ to $\mathrm{T}_{\text {max }}$ |
| CML OUTPUT CHARACTERISTICS <br> Output Impedance <br> Output Voltage Swing <br> Output Rise and Fall Time | 650 | $\begin{aligned} & 50 \\ & 700 \\ & 80 \end{aligned}$ | $\begin{aligned} & 800 \\ & 100 \end{aligned}$ | $\begin{aligned} & \Omega \\ & \mathrm{mV} \mathrm{p}-\mathrm{p} \\ & \mathrm{ps} \\ & \hline \end{aligned}$ | Single-ended <br> Differential <br> 20\% to 80\% |


| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS (SQUELCH) |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{H}}$, Input High Voltage | 2.0 |  |  | V |  |
| VIL, Input Low Voltage |  |  | 0.8 | V |  |
| Input Current | -100 |  |  | nA | $\mathrm{I}_{\text {INH, }} \mathrm{V}_{\mathrm{IN}}=2.4 \mathrm{~V}$ |
|  |  |  | 100 | nA | $\mathrm{I}_{\text {ILL, }} \mathrm{V}_{\text {IN }}=0.4 \mathrm{~V}$ |
| LOGIC OUTPUTS (LOS) |  |  |  |  |  |
| $\mathrm{V}_{\text {он, }}$ Output High Voltage | 2.4 |  |  | V | Open drain output, $4.7 \mathrm{k} \Omega-10 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}_{\text {cc }}$ |
| Vol, Output Low Voltage |  |  | 0.4 | V | Open drain output, $4.7 \mathrm{k} \Omega-10 \mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}_{\text {cc }}$ |

## ABSOLUTE MAXIMUM RATINGS

Table 2.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage | 4.2 V |
| Minimum Input Voltage (All Inputs) | VEE -0.4 V |
| Maximum Input Voltage (All Inputs) | VCC +0.4 V |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+155^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature Range (Soldering 10 s ) | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $125^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\text {IA }}$ is specified for 4-layer PCB with exposed paddle soldered to GND.

Table 3.

| Package Type | $\theta_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| $16-$ Lead $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP | 28 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration

Table 4. Pin Function Descriptions

| Pin No. | Mnemonic | I/O | Description |
| :--- | :--- | :--- | :--- |
| 1 | AVCC | Power | Analog Power |
| 2 | PIN | Input | Differential Data Input |
| 3 | NIN | Input | Differential Data Input |
| 4 | AVEE | Power | Analog Ground |
| 5 | THRADJ | Input | LOS Threshold Adjust Resistor |
| 6 | CAZ1 |  | Offset Correction Loop Capacitor |
| 7 | CAZ2 | Offset Correction Loop Capacitor |  |
| 8 | LOS | Output | LOS Detector Output |
| 9 | DRVEE | Power | Output Buffer Ground |
| 10 | OUTN | Output | Differential Data Output |
| 11 | OUTP | Output | Differential Data Output |
| 12 | DRVCC | Power | Output Buffer Power |
| 13 | SQUELCH | Input | Disable Outputs |
| 14 | RSSI_OUT | Output | Average Current Output |
| 15 | PD_VCC | Power | Power Input for RSSI Measurement |
| 16 | PD_CATHODE | Output | Photodiode Bias Voltage |
| Exposed Pad | Pad | Power | Connect to Ground |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. RSSI Output vs. Average PIN Photodiode Current


Figure 4. Los Trip Point vs. Threshold Adjust Resistor


Figure 5. Typical PSRR vs. Supply-Noise Frequency


Figure 6. Eye Diagram at $3.2 \mathrm{~Gb} / \mathrm{s}$


Figure 7. Eye Diagram at 2.488 Gb/s

## THEORY OF OPERATION

## LIMAMP

## Input Buffer

The limiting amplifier has differential inputs (PIN/NIN), with an internal $50 \Omega$ termination. The ROSA (receive optical subassembly) is typically ac-coupled to the ADN2890 inputs, although dc coupling is possible.
An internal offset correction loop requires that a capacitor be connected between the CAZ1 and CAZ2 pins. A $0.01 \mu \mathrm{~F}$ capacitor provides a low frequency cutoff of 2 kHz .

## CML Output Buffer

The ADN2890 provides CML outputs, OUTP/OUTN. The outputs are internally terminated with $50 \Omega$ to VCC.

The outputs can be kept at a static voltage by driving the SQUELCH pin to a logic high. The SQUELCH pin can be driven directly by the LOS pin, which automatically disables the LIMAMP outputs in situations with no data input.

## LOSS OF SIGNAL (LOS) DETECTOR

The receiver front-end LOS detector circuit indicates when the input signal level has fallen below the user-adjustable threshold. The threshold is set by a resistor connected between the THRADJ pin and Vee. The ADN2890 LOS circuit has a trip point down to $<3.0 \mathrm{mV}$ with $>3 \mathrm{~dB}$ electrical hysteresis to prevent chatter at the LOS output. The LOS output is an opencollector output that must be pulled up externally with a $4.7 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$ resistor.

## RECEIVED SIGNAL STRENGTH INDICATOR (RSSI)

The ADN2890 has an on-chip RSSI circuit that automatically detects the average received power based on a direct measurement of the PIN photodiode's current. The photodiode bias is supplied by the ADN2890, which allows a very accurate, onchip, average power measurement based on the amount of current supplied to the photodiode. The output of the RSSI is a current that is directly proportional to the average amount of PIN photodiode current. Placing a resistor between the RSSI_OUT pin and GND converts the current to a GND referenced voltage. This function eliminates the need for external RSSI circuitry in SFF-8472 compliant optical receivers.

## SQUELCH MODE

Driving the SQUELCH input to a logic high disables the limiting amplifier outputs. The SQUELCH input can be connected to the LOS output to keep the limiting amplifier outputs at a static voltage level anytime the input level to the limiting amplifier drops below the programmed LOS threshold.

## APPLICATIONS INFORMATION

## PCB DESIGN GUIDELINES

Proper RF PCB design techniques must be used for optimal performance.

## Power Supply Connections and Ground Planes

Use of one low impedance ground plane is recommended. The VEE pins should be soldered directly to the ground plane to reduce series inductance. If the ground plane is an internal plane and connections to the ground plane are made through vias, multiple vias can be used in parallel to reduce the series inductance, especially on Pin 9 , which is the ground return for the output buffers. The exposed pad should be connected to the GND plane using filled vias so that solder does not leak through the vias during reflow. Using filled vias under the package
greatly enhances the reliability of the connectivity of the exposed pad to the GND plane during reflow.
Use of a $10 \mu \mathrm{~F}$ electrolytic capacitor between VCC and VEE is recommended at the location where the 3.3 V supply enters the PCB. When using $0.1 \mu \mathrm{~F}$ and 1 nF ceramic chip capacitors, they should be placed between the IC power supply VCC and VEE, as close as possible to the ADN2890 VCC pins.

If connections to the supply and ground are made through vias, the use of multiple vias in parallel helps to reduce series inductance, especially on Pin 12, which supplies power to the high speed OUTP/OUTN output buffers. Refer to the schematic in Figure 8 for recommended connections.


## PCB Layout

Figure 9 shows a recommended PC board layout. Use of $50 \Omega$ transmission lines is required for all high frequency input and output signals to minimize reflections: PIN, NIN, OUTP and OUTN. It is also necessary for the PIN/NIN input traces to be matched in length, and OUTP/OUTN output traces to be matched in length to avoid skew between the differential traces. $\mathrm{C} 1, \mathrm{C} 2$, C 3 , and C4 are ac-coupling capacitors in series with the high speed I/O. It is recommended that components be used such that the pad for the capacitor is the same width as the transmission line in order to minimize the mismatch in the $50 \Omega$ transmission line at the capacitor's pads. It is recommended that the transmission lines not change layers through vias, if possible. For supply decoupling, the 1 nF decoupling capacitor should be placed on the same layer as the ADN2890 as close as possible to the VCC pin. The $0.1 \mu \mathrm{~F}$ capacitor can be placed on the bottom of the PCB directly underneath the 1 nF decoupling capacitor. All high speed CML outputs are back-terminated on chip with
$50 \Omega$ resistors connected between the output pin and VCC. The high speed inputs, PIN and NIN, are internally terminated with $50 \Omega$ to an internal reference voltage.

As with any high speed mixed-signal design, take care to keep all high speed digital traces away from sensitive analog nodes.

## Soldering Guidelines for Chip Scale Package

The lands on the 16 LFCSP are rectangular. The printed circuit board pad for these should be 0.1 mm longer than the package land length and 0.05 mm wider than the package land width. The land should be centered on the pad. This ensures that the solder joint size is maximized. The bottom of the chip scale package has a central exposed pad. The pad on the printed circuit board should be at least as large as this exposed pad. The user must connect the exposed pad to VEE using filled vias so that solder does not leak through the vias during reflow. This ensures a solid connection from the exposed pad to VEE.


Figure 9. Recommended ADN2890 PCB Layout

## OUTLINE DIMENSIONS



FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION AND FUNCTION DESCRIPTIONS SECTION OF THIS DATA SHEET.

COMPLIANT TO JEDEC STANDARDS MO-220-WEED-6.


Figure 10. 16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
$3 \mathrm{~mm} \times 3 \mathrm{~mm}$ Body, Very Very Thin Quad
(CP-16-27)
Dimensions shown in millimeters

## ORDERING GUIDE

| Model $^{\mathbf{1}}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADN2890ACPZ-RL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP-WQ] | CP-16-27 |
| ADN2890ACPZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16-Lead Lead Frame Chip Scale Package [LFCSP-WQ] | CP-16-27 |
| ADN2890-EVALZ |  | Evaluation Board |  |

[^0]
## NOTES

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Limiting Amplifiers category:
Click to view products by Analog Devices manufacturer:
Other Similar products are found below :

| M |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX3268CUB+ MAX3748HETE+ MAX3964AETP+T MAX3645ESE MAX3748HETE MAX3945ETE SY88943VKG SY88149HALMG |  |  |  |  |  |  |  |
| SY88073LMG SY88063CLMG HMC914LP4ETR ADN2891ACPZ-500RL7 HMC865LC3 HMC866LC3 HMC914LP4E SY88403BLEY |  |  |  |  |  |  |  |
| $\underline{\text { SY88993AVKG SY88933ALKG SY88903ALKG MAX3747BEUB+T MAX3945ETE+T MAX3748HETE+T MAX3272AETP+T }}$ |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |
| SY88403BLMG SY88773VMG SY88923VKG SY88803VKG-TR SY88903VKG-TR |  |  |  |  |  |  |  |


[^0]:    ${ }^{1} Z=$ RoHS Compliant Part.

