

PMZ350XN

N-channel TrenchMOS standard level FET

Rev. 01 — 21 February 2008

Product data sheet

1. Product profile

1.1 General description

N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.

1.2 Features

- Profile 55 % lower than SOT23
- Low on-state resistance
- Leadless package

- Footprint 90 % smaller than SOT23
- Low threshold voltage
- fast switching

1.3 Applications

- Driver circuits
- DC-to-DC converters

■ Load switching in portable appliances

1.4 Quick reference data

- $V_{DS} \le 30 \text{ V}$
- \blacksquare R_{DSon} \leq 420 m Ω

- $I_D \le 1.87 \text{ A}$
- Arr P_{tot} \leq 2.50 W

2. Pinning information

Table 1. Pinning

Pin	Description	Simplified outline	Symbol
1	gate (G)		_
2	source (S)	1 3	D
3	drain (D)	2	
		Transparent top view	
		SOT833 (SC-101)	mbb076 S



PMZ350XN **NXP Semiconductors**

N-channel TrenchMOS standard level FET

Ordering information

Table 2. **Ordering information**

Type number	Package				
	Name	Description	Version		
PMZ350XN	SC-101	leadless ultra small plastic package; 3 solder lands; body 1.0 \times 0.6 \times 0.5 mm	SOT883		

Limiting values

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.


Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

Table 3. **Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).


Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage	25 °C ≤ T _j ≤ 150 °C	-	30	V
V_{DGR}	drain-gate voltage (DC)	25 °C \leq T _j \leq 150 °C; R _{GS} = 20 k Ω	-	30	V
V_{GS}	gate-source voltage	-	-	±12	V
I_D	drain current	T_{mb} = 25 °C; V_{GS} = 10 V; see <u>Figure 2</u> and <u>3</u>	-	1.87	Α
		$T_{mb} = 100 ^{\circ}\text{C}; V_{GS} = 10 \text{V}; \text{see} \frac{\text{Figure 2}}{}$	-	1.18	Α
I _{DM}	peak drain current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$; see Figure 3	-	3.74	Α
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 1</u>	-	2.50	W
T _{stg}	storage temperature	-	-55	+150	°C
T_j	junction temperature	-	-55	+150	°C
Source-	drain diode				
Is	source current	$T_{mb} = 25 ^{\circ}C$	-	1.87	Α
I _{SM}	peak source current	T_{mb} = 25 °C; pulsed; $t_p \le 10 \mu s$	-	3.74	Α
Electros	tatic discharge				
V_{esd}	electrostatic discharge voltage	human body model; C = 100 pF; R = 1.5 k Ω (all pins)	-	65	V
		machine model; C = 200 pF (all pins)	-	35	V

N-channel TrenchMOS standard level FET




$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100 \%$$

Fig 1. Normalized total power dissipation as a function of mounting base temperature



$$I_{der} = \frac{I_D}{I_{D(25^{\circ}C)}} \times 100 \%$$

Fig 2. Normalized continuous drain current as a function of mounting base temperature



 T_{mb} = 25 °C; I_{DM} is single pulse

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage


N-channel TrenchMOS standard level FET

5. Thermal characteristics

Table 4. Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{\text{th(j-sp)}}$	thermal resistance from junction to solder point	see Figure 4	-	-	50	K/W
$R_{th(j-a)}$	thermal resistance from junction to ambient	-	[1]	670	-	K/W

[1] Mounted on a printed-circuit board; vertical in still air.



N-channel TrenchMOS standard level FET

6. Characteristics

Table 5. Characteristics

 $T_j = 25 \,^{\circ}C$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static ch	aracteristics					
V _{(BR)DSS}	drain-source breakdown	$I_D = 10 \mu A; V_{GS} = 0 V$				
	voltage	T _j = 25 °C	30	-	-	V
		T _j = −55 °C	27	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$I_D = 0.25 \text{ mA}$; $V_{DS} = V_{GS}$; see Figure 9 and 10				
		T _j = 25 °C	0.5	1	1.5	V
		T _j = 150 °C	0.35	-	-	V
		T _j = −55 °C	-	-	1.8	V
I _{DSS}	drain leakage current	$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}$				
		T _j = 25 °C	-	-	1	μΑ
		T _j = 150 °C	-	-	100	μΑ
I_{GSS}	gate leakage current	$V_{GS} = \pm 8 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nΑ
R_{DSon}	drain-source on-state resistance	$V_{GS} = 4.5 \text{ V}$; $I_D = 0.2 \text{ A}$; see Figure 6 and 8				
		T _j = 25 °C	-	350	420	$m\Omega$
		T _j = 150 °C	-	595	714	$m\Omega$
		$V_{GS} = 2.5 \text{ V}$; $I_D = 0.1 \text{ A}$; see Figure 6 and 8	-	520	650	$m\Omega$
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 1 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 4.5 \text{ V};$	-	0.65	-	nC
Q_{GS}	gate-source charge	see Figure 11 and 12	-	0.14	-	nC
Q_{GD}	gate-drain charge		-	0.18	-	nC
$V_{GS(pl)}$	gate-source plateau voltage	-	-	2.45	-	V
C _{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz};$	-	37	-	pF
C _{oss}	output capacitance	see Figure 14	-	8.6	-	pF
C _{rss}	reverse transfer capacitance		-	5.4	-	pF
t _{d(on)}	turn-on delay time	V_{DS} = 15 V; R_L = 15 Ω ; V_{GS} = 4.5 V; R_G = 6 Ω	-	6.5	-	ns
t _r	rise time		-	9.5	-	ns
t _{d(off)}	turn-off delay time		-	14	-	ns
t _f	fall time		-	5.5	-	ns
Source-o	Irain diode					
V_{SD}	source-drain voltage	$I_S = 0.3 \text{ A}$; $V_{GS} = 0 \text{ V}$; see <u>Figure 13</u>	-	0.78	1.2	V

N-channel TrenchMOS standard level FET

03ao01




Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values




Fig 6. Drain-source on-state resistance as a function of drain current; typical values





Fig 7. Transfer characteristics: drain current as a function of gate-source voltage; typical values



$$a = \frac{R_{DSon}}{R_{DSon(25^{\circ}C)}}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature

N-channel TrenchMOS standard level FET






Fig 9. Gate-source threshold voltage as a function of junction temperature



 $T_j = 25 \,^{\circ}C; \, V_{DS} = 5 \,^{\circ}V$

Fig 10. Sub-threshold drain current as a function of gate-source voltage



 $I_D = 1 A; V_{DS} = 15 V$

Fig 11. Gate-source voltage as a function of gate charge; typical values




Fig 12. Gate charge waveform definitions

N-channel TrenchMOS standard level FET





Fig 13. Source current as a function of source-drain voltage; typical values



 $V_{GS} = 0 V$; f = 1 MHz

Fig 14. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

PMZ350XN **NXP Semiconductors**

N-channel TrenchMOS standard level FET

Package outline

Leadless ultra small plastic package; 3 solder lands; body 1.0 x 0.6 x 0.5 mm **SOT883** e₁ 0.5 1 mm DIMENSIONS (mm are the original dimensions) UNIT b_1 D Ε е L L_1 e₁ 0.50 0.20 0.55 0.62 1.02 0.30 0.30 mm 0.03 0.35 0.65 0.46 0.95 0.22 0.22 1. Including plating thickness REFERENCES OUTLINE **EUROPEAN** ISSUE DATE VERSION **PROJECTION** IEC **JEDEC JEITA** 03-02-05

Fig 15. Package outline SOT883 (SC-101)

PMZ350XN_1 © NXP B.V. 2008. All rights reserved.


SC-101

SOT883

03-04-03

N-channel TrenchMOS standard level FET

8. Soldering



N-channel TrenchMOS standard level FET

9. Revision history

Table 6. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PMZ350XN_1	20080221	Product data sheet	-	-

N-channel TrenchMOS standard level FET

10. Legal information

10.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

10.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

10.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

11. Contact information

For additional information, please visit: http://www.nxp.com

For sales office addresses, send an email to: salesaddresses@nxp.com

PMZ350XN_1 © NXP B.V. 2008. All rights reserved.

N-channel TrenchMOS standard level FET

12. Contents

1	Product profile
1.1	General description
1.2	Features
1.3	Applications 1
1.4	Quick reference data
2	Pinning information 1
3	Ordering information
4	Limiting values 2
5	Thermal characteristics 4
6	Characteristics 5
7	Package outline 9
8	Soldering 10
9	Revision history
10	Legal information
10.1	Data sheet status
10.2	Definitions
10.3	Disclaimers
10.4	Trademarks12
11	Contact information 12
10	Contents 12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.





© NXP B.V. 2008. All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 21 February 2008

Document identifier: PMZ350XN_1

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by NXP manufacturer:

Other Similar products are found below:

614233C 648584F MCH3443-TL-E MCH6422-TL-E FDPF9N50NZ FW216A-TL-2W FW231A-TL-E APT5010JVR NTNS3A92PZT5G IRF100S201 JANTX2N5237 2SK2464-TL-E 2SK3818-DL-E FCA20N60_F109 FDZ595PZ STD6600NT4G FSS804-TL-E 2SJ277-DL-E 2SK1691-DL-E 2SK2545(Q,T) D2294UK 405094E 423220D MCH6646-TL-E TPCC8103,L1Q(CM 367-8430-0972-503 VN1206L 424134F 026935X 051075F SBVS138LT1G 614234A 715780A NTNS3166NZT5G 751625C 873612G IRF7380TRHR IPS70R2K0CEAKMA1 RJK60S3DPP-E0#T2 RJK60S5DPK-M0#T0 APT5010JVFR APT12031JFLL APT12040JVR DMN3404LQ-7 NTE6400 JANTX2N6796U JANTX2N6784U JANTXV2N5416U4 SQM110N05-06L-GE3 SIHF35N60E-GE3