



#### LIN Transceiver

#### **DATASHEET**


#### **Features**

- Supply voltage up to 40V
- Operating voltage V<sub>S</sub> = 5V to 28V
- Very low supply current
  - Sleep mode: typically 9µA
  - Fail-safe mode: typically 80µA
  - Normal mode: typically 250μA
- Fully compatible with 3.3V and 5V devices
- LIN physical layer according to LIN 2.0, 2.1, 2.2, 2.2A and SAEJ2602-2
- Wake-up capability via LIN bus (100µs dominant)
- External wake-up via WKin pin (100µs low level)
- INH output to control an external voltage regulator or to switch the master pull-up
- Wake-up source recognition
- TXD time-out timer
- Bus pin is over-temperature and short-circuit protected vs. GND and battery
- Advanced EMC and ESD performance
- Fulfills the OEM "Hardware Requirements for LIN in Automotive Applications Rev.1.3"
- Interference and damage protection according to ISO7637
- Qualified according to AEC-Q100
- Package: SO8, DFN8 with wettable flanks (Moisture Sensitivity Level 1)

## 1. Description

The Atmel® ATA663211 is a fully integrated LIN transceiver designed in compliance with the LIN specification 2.0, 2.1, 2.2, 2.2A and SAEJ2602-2. It interfaces the LIN protocol handler and the physical layer. The device is designed to handle the low-speed data communication in vehicles, for example, in convenience electronics. Improved slope control at the LIN bus ensures data communication up to 20Kbaud. Sleep mode guarantees minimal current consumption even in the case of a floating bus line or a short circuit on the LIN bus to GND.

Figure 1-1. Block Diagram



# 2. Pin Configuration

Figure 2-1. Pinning DFN8 and SO8




Table 2-1. Pin Description

| Pin      | Symbol | Function  |
|----------|--------|---|
| 1        | RXD    | Receive data output   |
| 2        | EN     | Enables normal mode if the input is high  |
| 3        | WKin   | High voltage input for local wake-up request. If not needed, connect directly to VS   |
| 4        | TXD    | Transmit data input   |
| 5        | GND    | Ground, heat slug   |
| 6        | LIN    | LIN bus line input/output   |
| 7        | VS     | Supply voltage  |
| 8        | INH    | Battery-related high-side switch output for controlling an external voltage regulator or to switch off the LIN master pull-up resistor; switched on after a wake-up request |
| Backside |        | Heat slug, internally connected to the GND pin  |



### 3. Pin Description

#### 3.1 Supply Pin (VS)

LIN operating voltage is  $V_S$  = 5V to 28V. Undervoltage detection is implemented to disable transmission if  $V_S$  falls below typ. 4.5V, thereby avoiding false bus messages. After switching on  $V_S$ , the IC starts in fail-safe mode and the INH output is switched on

The supply current in sleep mode is typically 9µA.

#### 3.2 Ground Pin (GND)

The IC does not affect the LIN bus in the event of GND disconnection. It is able to handle a ground shift of up to 11.5% of V<sub>S</sub>.

#### 3.3 Bus Pin (LIN)

A low-side driver with internal current limitation and thermal shutdown as well as an internal pull-up resistor according to LIN specification 2.x is implemented. The voltage range is from -27V to +40V. This pin exhibits no reverse current from the LIN bus to  $V_S$ , even in the event of a GND shift or  $V_{Bat}$  disconnection. The LIN receiver thresholds comply with the LIN protocol specification.

The fall time (from recessive to dominant) and the rise time (from dominant to recessive) are slope-controlled.

During a short circuit at LIN to  $V_{Bat}$ , the output limits the output current to  $I_{BUS\_LIM}$ . Due to the power dissipation, the chip temperature exceeds  $T_{LINoff}$  and the LIN output is switched off. The chip cools down and after a hysteresis of  $T_{hys}$ , switches the output on again. RXD stays on high because LIN is high.

During a short circuit from LIN to GND the IC can be switched into sleep mode and even in this case the current consumption is lower than 100µA. If the short-circuit disappears, the IC starts with a remote wake-up.

The reverse current is  $< 2\mu A$  at pin LIN during loss of  $V_{Bat}$ . This is optimal behavior for bus systems where some slave nodes are supplied from battery or ignition.

#### 3.4 Input/Output (TXD)

In normal mode the TXD pin is the microcontroller interface for controlling the state of the LIN output. TXD must be pulled to ground in order to drive the LIN bus low. If TXD is high, the LIN output transistor is turned off and the bus is in the recessive state. If the TXD pin stays at GND level while switching into normal mode, it must be pulled to high level longer than 10µs before the LIN driver can be activated. This feature prevents the bus line from being accidentally driven to dominant state after normal mode has been activated (also in case of a short circuit at TXD to GND). During fail-safe mode, this pin is used as output and signals the fail-safe source.

The TXD pin provides a pull-down resistor in order to have a defined level if TXD is disconnected.

An internal timer prevents the bus line from being driven permanently in the dominant state. If TXD is forced to low longer than  $t_{dom} > 20$ ms, the LIN bus driver is switched to the recessive state. Nevertheless, when switching to sleep mode, the actual level at the TXD pin is relevant.

To reactivate the LIN bus driver, switch TXD to high (>10µs).

#### 3.5 Output Pin (RXD)

In normal mode this pin reports the state of the LIN bus to the microcontroller. LIN high (recessive state) is indicated by a high level at RXD; LIN low (dominant state) is indicated by a low level at RXD.

The output is an open drain; therefore, it is compatible with a 3.3V or 5V power supply. The AC characteristics are defined by an external pull-up resistor of 4.7kOhm to 5V and a load capacitor of 20pF.

In unpowered mode, RXD is switched off.



#### 3.6 Enable Input Pin (EN)

The enable input pin controls the operating mode of the device. If EN is high, the circuit is in normal mode, with transmission paths from TXD to LIN and from LIN to RXD both active.

If EN is switched to low while TXD is still high, the device is forced to sleep mode. No data transmission is then possible, and current consumption is reduced to  $I_{VSsleep}$  typ.  $9\mu A$ .

The EN pin provides a pull-down resistor to force the transceiver into recessive mode if EN is disconnected.

#### 3.7 Inhibit Output Pin (INH)

This pin is used to control an external voltage regulator or to switch the LIN master pull-up resistor ON/OFF in case the device is used in a master node. The inhibit pin provides an internal switch toward the VS pin which is protected by temperature monitoring. If the device is in normal or fail-safe mode, the inhibit high-side switch is turned on. When the device is in sleep mode, the inhibit switch is turned off, thus disabling the voltage regulator or other connected external devices.

A wake-up event on the LIN bus or at the WKin pin switches the INH pin to the VS level. After a system power-up (VS rises from zero), the INH pin switches to the VS level automatically.

#### 3.8 WKin Pin

This pin is a high-voltage input used for waking up the device from sleep mode. It is usually connected to an external switch in the application to generate a local wake-up. A pull-up current source with typically 10µA is implemented. The voltage threshold for a wake-up signal is typically 2V below the VS voltage.

If a local wake up is not needed in the application, the WKin pin can be connected directly to the VS pin.




## 4. Functional Description

### 4.1 Physical Layer Compatibility

Because the LIN physical layer is independent of higher LIN layers (e.g., LIN protocol layer), all nodes with a LIN physical layer according to revision 2.x can be mixed with LIN physical layer nodes based on earlier versions (i.e., LIN 1.0, LIN 1.1, LIN 1.2, LIN 1.3) without any restrictions.

#### 4.2 Operating Modes

Figure 4-1. Operating Modes



a:  $VS > V_{VS\_th\_U\_F\_up}$  (2.4V) b:  $VS < V_{VS\_th\_U\_down}$  (1.9V) c: Bus wake-up event (LIN) d: e:  $VS < V_{VS\_th\_N\_F\_down}$  (3.9V) f:  $VS > V_{VS\_th\_F\_N\_up}$  (4.9V) g: Local WAKE event (WKin)

Table 4-1. Operating Modes

| Operating Mode  | Transceiver | INH   | LIN               | TXD   | RXD  |  |  |
|-----------------|-------------|---|-------------------|---|------|--|--|
| Fail-safe       | OFF         | $ON$ , except $VS < V_{VS\_th\_N\_F\_down}$ | Recessive         | Signaling fail-safe sources (see Table 4-2) |      |  |  |
| Normal          | ON          | ON  | TXD-<br>dependent | Follows data transmission                   |      |  |  |
| Sleep/Unpowered | OFF         | OFF   | Recessive         | High  | High |  |  |
|                 |             |   |                   | Low   | Low  |  |  |

#### 4.2.1 Normal Mode

This is the normal transmitting and receiving mode of the LIN Interface, in accordance with LIN specification 2.x.

#### 4.2.2 Sleep Mode

A falling edge at EN switches the IC into sleep mode. In sleep mode the transmission path is disabled and the device is in low-power mode. Supply current from VBat is typically  $9\mu$ A. In sleep mode the INH pin is switched off. The internal termination between the LIN pin and VS pin is disabled. Only a weak pull-up current (typical  $10\mu$ A) between the LIN pin and VS pin is present. Sleep mode can be activated independently from the actual level on the LIN or WKin pin.

If the TXD pin is short-circuited to GND, it is possible to switch to sleep mode via EN after t >  $t_{dom}$ .

#### 4.2.3 Fail-Safe Mode

The device automatically switches to fail-safe mode at system power-up or after a wake-up event. The INH output is switched on and the LIN transceiver is switched off. The IC stays in this mode until EN is switched to high. The IC then changes to normal mode. During fail-safe mode the TXD pin is an output and, together with the RXD output pin, signals the fail-safe source.

If the device enters fail-safe mode coming from the normal mode (EN=1) due to an  $V_S$  undervoltage condition ( $V_S < V_{VS\_th\_N\_F\_down}$ ), it is possible to switch into sleep mode by a falling edge at the EN input. With this feature the current consumption can be further reduced.

A wake-up event from sleep mode is signalled to the microcontroller using the RXD pin and the TXD pin. A  $V_S$  undervoltage condition is also signalled at these two pins. The coding is shown in the table below.

Table 4-2. Signaling in Fail-safe Mode

| Fail-Safe Sources   | TXD  | RXD  |
|---|------|------|
| LIN wake-up (LIN pin)   | Low  | Low  |
| Local wake-up (WKin pin)                                      | Low  | High |
| VS <sub>th</sub> (battery) undervoltage detection (VS < 3.9V) | High | Low  |




#### 4.3 Wake-up Scenarios from Sleep Mode

#### 4.3.1 Remote Wake-up via LIN Bus

#### 4.3.1.1 Remote Wake-up from Sleep Mode

A voltage lower than the LIN pre-wake detection VLINL at the LIN pin activates the internal LIN receiver and starts the wake-up detection timer. A falling edge at the LIN pin, followed by a dominant bus level maintained for a certain period of time (>  $t_{BUS}$ ) and following a rising edge at the LIN pin result in a remote wake-up request and the device switches to fail-safe mode. The INH pin is activated (switches to VS) and the internal termination resistor is switched on. The remote wake-up request is indicated by a low level at pin RXD and interrupts the microcontroller.

Figure 4-2. LIN Wake-up from Sleep Mode



#### 4.3.2 Local Wake-up via WKin Pin

A falling edge at the WKin pin followed by a low level maintained for a certain period of time ( $> t_{WKin}$ ) result in a local wake-up request and the device switches to fail-safe mode. The INH pin is activated (switches to Vs) and the internal slave termination resistor is switched on.

The local wake-up request is indicated by a low level at the TXD pin and a high level at the RXD pin, generating an interrupt for the microcontroller. Even when the WKin pin is low, it is possible to switch to sleep mode via the EN pin. In this case, the wake-up signal has to be switched to high > 10µs before the negative edge at WKin starts a new local wake-up request.

Fail-safe Mode **Normal Mode** WKin State change High INH Low or floating High **RXD** TXD Low (strong pull-down) Wake filtering time External  $t_{WKin}$ On state voltage Off state regulator Regulator wake-up time delay EN High ΕN Node in sleep state Microcontroller start-up delay time

Figure 4-3. Local Wake-up from Wake-up Switch



#### 4.3.3 Wake-up Source Recognition

The device can distinguish between different wake-up sources. The wake-up source can be read on the TXD and RXD pin in fail-safe mode. These flags are immediately reset if the microcontroller sets the EN pin to high and the IC is in normal mode.

Table 4-3. Signaling in Fail-safe Mode

| Fail-Safe Sources   | TXD  | RXD  |
|---|------|------|
| LIN wake-up (LIN pin)   | Low  | Low  |
| Local wake-up (WKin pin)                                      | Low  | High |
| VS <sub>th</sub> (battery) undervoltage detection (VS < 3.9V) | High | Low  |

### 4.4 Behavior under Low Supply Voltage Condition

After the battery voltage has been connected to the application circuit, the voltage at the VS pin increases according to the block capacitor used in the application (see Fig. 5-1 on page 15). If  $V_{VS}$  is higher than the minimum VS operation threshold  $V_{VS\_th\_U\_F\_up}$ , the IC mode changes from unpowered mode to fail-safe mode, the INH output is switched on and the LIN transceiver can be activated.

If during **sleep mode** the voltage level of  $V_{VS}$  drops below the undervoltage detection threshold  $V_{VS\_th\_N\_F\_down}$  (typ. 4.3V), the operation mode is not changed and no wake-up is possible. Only if the supply voltage on pin VS drops below the VS operation threshold  $V_{VS\_th\_U\_down}$  (typ. 2.05V), does the IC switch to unpowered mode.

If during **normal mode** the voltage level on the VS pin drops below the VS undervoltage detection threshold  $V_{VS\_th\_N\_F\_down}$  (typ. 4.3V), the IC switches to fail-safe mode. This means the LIN transceiver is disabled in order to avoid malfunctions or false bus messages. If the supply voltage VS drops further below the VS operation threshold  $V_{VS\_th\_U\_down}$  (typ. 2.05V), the IC switches to unpowered mode and the INH output switches off.

## 5. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameters  | Symbol             | Min.         | Тур. | Max.         | Unit     |
|---|--------------------|--------------|------|--------------|----------|
| Supply voltage V <sub>S</sub>   | $V_S$              | -0.3         |      | +40          | V        |
| Logic pins voltage levels (RxD, TxD, EN, NRES)  |                    | -0.3         |      | +5.5         | V        |
| Logic output DC currents  | I <sub>Logic</sub> | -5           |      | +5           | mA       |
| LIN - DC voltage - Pulse time < 500ms   |                    | -27          |      | +40<br>+43.5 | V<br>V   |
| INH<br>-DC voltage  | INH                | -0.3         |      | Vs + 0,3     | V        |
| WKin voltage levels - DC voltage -Transient voltage according to ISO7637 (coupling 1nF), (with 2.7K serial resistor)                                    | $V_{WKin}$         | -0.3<br>-150 |      | +40<br>+100  | V        |
| ESD according to IBEE LIN EMC Test specification 1.0 following IEC 61000-4-2 - Pin VS, LIN to GND, WKin (with ext. circuitry acc. applications diagram) |                    | ±6           |      |              | KV       |
| ESD HBM following STM5.1<br>with 1.5kΩ/100pF<br>- Pin VS, LIN, INH to GND<br>- Pin WKin to GND  |                    | ±6<br>±5     |      |              | KV<br>KV |
| HBM ESD<br>ANSI/ESD-STM5.1<br>JESD22-A114<br>AEC-Q100 (002)   |                    | ±3           |      |              | KV       |
| CDM ESD STM 5.3.1   |                    | ±750         |      |              | V        |
| Machine Model ESD<br>AEC-Q100-RevF(003)   |                    | ±200         |      |              | V        |
| Junction temperature  | T <sub>j</sub>     | -40          |      | +150         | °C       |
| Storage temperature   | T <sub>s</sub>     | <b>–</b> 55  |      | +150         | °C       |



## 6. Thermal Characteristics DFN8

| Parameters  | Symbol            | Min. | Тур. | Max. | Unit |
|---|-------------------|------|------|------|------|
| Thermal resistance junction to heat slug  | $R_{thjC}$        |      | 10   |      | K/W  |
| Thermal resistance junction to ambient, where heat slug is soldered to PCB according to JEDEC | R <sub>thja</sub> |      | 50   |      | K/W  |
| Thermal shutdown  | T <sub>off</sub>  | 150  | 165  | 180  | °C   |
| Thermal shutdown hysteresis   | T <sub>hys</sub>  |      | 10   |      | °C   |

## 7. Thermal Characteristics SO8

| Parameters  | Symbol            | Min. | Тур. | Max. | Unit |
|---|-------------------|------|------|------|------|
| Thermal resistance junction ambient                                 | R <sub>thJA</sub> |      |      | 145  | K/W  |
| Special heat sink at GND (pin 5) on PCB (fused lead frame to pin 5) | R <sub>thJA</sub> |      | 80   |      | K/W  |
| Thermal shutdown  | T <sub>off</sub>  | 150  | 165  | 180  | °C   |
| Thermal shutdown hysteresis   | T <sub>hys</sub>  | 5    | 10   | 20   | °C   |

### 8. Electrical Characteristics

 $5V < V_S < 28V$ ,  $-40^{\circ}C < T_i < 150^{\circ}C$ ; unless otherwise specified all values refer to GND pins.

|     | j.  |  |     |                            |      |      |      |      | I     |
|-----|---|--|-----|----------------------------|------|------|------|------|-------|
| No. | Parameters                                | Test Conditions  | Pin | Symbol                     | Min. | Тур. | Max. | Unit | Type* |
| 1   | VS pin                                    |  |     |                            |      |      |      |      |       |
| 1.1 | Nominal DC voltage range                  |  | VS  | V <sub>S</sub>             | 5    | 13.5 | 28   | V    | Α     |
|     |   | Sleep mode $V_{LIN} > V_S - 0.5V$ $V_S < 14V, T = 27^{\circ}C$                 | VS  | I <sub>VSsleep</sub>       | 3    | 9    | 15   | μA   | В     |
| 1.3 | Supply current in sleep mode              | Sleep mode $V_{LIN} > V_S - 0.5V$ $V_S < 14V$                                  | VS  | I <sub>VSsleep</sub>       | 3    | 11   | 18   | μA   | А     |
|     |   | Sleep mode, $V_{LIN} = 0V$<br>bus shorted to GND<br>$V_S < 14V$                | VS  | I <sub>VSsleep_short</sub> | 20   | 50   | 100  | μA   | А     |
| 1.4 | Supply current in normal mode             | Bus recessive<br>V <sub>S</sub> < 14V  | VS  | I <sub>VSrec</sub>         | 150  | 250  | 320  | μA   | А     |
| 1.5 | Supply current in normal mode             | Bus dominant (internal<br>LIN pull-up resistor active)<br>V <sub>S</sub> < 14V | VS  | I <sub>VSdom</sub>         | 200  | 700  | 950  | μA   | А     |
| 1.6 | Supply current in fail-safe mode          | Bus recessive<br>V <sub>S</sub> < 14V  | VS  | I <sub>VSfail</sub>        | 40   | 80   | 110  | μA   | А     |
|     |   | Decreasing supply voltage  | VS  | $V_{VS\_th\_N\_F\_down}$   | 3.9  | 4.3  | 4.7  | V    | Α     |
| 1.7 | (switching from normal to fail-safe mode) | Increasing supply voltage  | VS  | V <sub>VS_th_F_N_up</sub>  | 4.1  | 4.6  | 4.9  | V    | Α     |
| 1.8 | VS undervoltage hysteresis                |  | VS  | V <sub>VS_hys_F_N</sub>    | 0.1  | 0.25 | 0.4  | V    | А     |

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter



 $5V < V_S < 28V, -40^{\circ}C < T_j < 150^{\circ}C$ ; unless otherwise specified all values refer to GND pins.

| Parameters                                       | Test Conditions  | Pin  | Symbol   | Min.   | Тур.  | Max.  | Unit   | Type*  |
|--|--|--|--|--|---|---|--|--|
| VS operation threshold                           | Switch to unpowered mode   | VS   | V <sub>VS_th_U_down</sub>  | 1.9  | 2.05  | 2.3   | V  | Α  |
| mode)  | Switch from unpowered to fail-safe mode  | VS   | V <sub>VS_th_U_F_up</sub>  | 2.0  | 2.25  | 2.4   | V  | А  |
| VS undervoltage hysteresis                       |  | VS   | V <sub>VS_hys_U</sub>  | 0.1  | 0.2   | 0.3   | V  | А  |
| RXD output pin (open drain                       | ٦)   |  |  |  |   |   |  |  |
| Low-level output sink capability                 | Normal mode,<br>V <sub>LIN</sub> = 0V, I <sub>RXD</sub> = 2mA  | RXD  | $V_{RXDL}$   |  | 0.2   | 0.4   | V  | А  |
| High-level leakage current                       | Normal mode<br>$V_{LIN} = V_S$ , $V_{RXD} = 5V$  | RXD  | I <sub>RXDH</sub>  | -3   |   | +3  | μA   | А  |
| TXD input/output pin                             |  |  |  |  |   |   |  |  |
| Low-level voltage input                          |  | TXD  | $V_{TXDL}$   | -0.3   |   | +0.8  | V  | Α  |
| High-level voltage input                         |  | TXD  | $V_{TXDH}$   | 2  |   | 5.5   | V  | Α  |
| Pull-down resistor                               | V <sub>TXD</sub> = 5V  | TXD  | R <sub>TXD</sub>   | 150  | 200   | 300   | kΩ   | Α  |
| Low-level leakage current                        | V <sub>TXD</sub> = 0V  | TXD  | I <sub>TXD</sub>   | -3   |   | +3  | μA   | А  |
| Low-level output sink current at wake-up request | Fail-safe Mode<br>V <sub>TXD</sub> = 0.4V  | TXD  | I <sub>TXD</sub>   | 2  | 2.5   | 8   | mA   | А  |
| EN input pin                                     |  |  |  |  |   |   |  | <u>'</u>   |
| Low-level voltage input                          |  | EN   | $V_{ENL}$  | -0.3   |   | +0.8  | V  | Α  |
| High-level voltage input                         |  | EN   | V <sub>ENH</sub>   | 2  |   | 5.5   | V  | Α  |
| Pull-down resistor                               | V <sub>EN</sub> = 5V   | EN   | R <sub>EN</sub>  | 50   | 125   | 200   | kΩ   | Α  |
| Low-level input current                          | V <sub>EN</sub> = 0V   | EN   | I <sub>EN</sub>  | -3   |   | +3  | μΑ   | Α  |
| WKin input pin                                   |  |  |  |  |   |   |  |  |
| High-level input voltage                         |  | WKin   | $V_{WKinH}$  | VS – 1V  |   | VS +<br>0.3V  | V  | А  |
| Low-level input voltage                          | Initializes a wake-up signal   | WKin   | $V_{WKinL}$  | -1   |   | VS –<br>3.3V  | V  | А  |
| WKin pull-up current                             | VS < 28V, V <sub>WKin</sub> = 0V   | WKin   | I <sub>WKin</sub>  | -30  | -10   |   | μΑ   | Α  |
| High-level leakage current                       | VS = 28V, V <sub>WKin</sub> = 28V  | WKin   | I <sub>WKinL</sub>   | -5   |   | +5  | μΑ   | Α  |
| Debounce time of low pulse for wake-up via WKin  | V <sub>WKin</sub> = 0V   | WKin   | t <sub>WKin</sub>  | 50   | 100   | 150   | μs   | А  |
|  | VS operation threshold (switching to unpowered mode)  VS undervoltage hysteresis  RXD output pin (open drain Low-level output sink capability  High-level leakage current  TXD input/output pin  Low-level voltage input  High-level voltage input  Pull-down resistor  Low-level output sink current at wake-up request  EN input pin  Low-level voltage input  High-level voltage input  Pull-down resistor  Low-level input current  WKin input pin  High-level input current  WKin input pin  High-level input voltage  Low-level input voltage  WKin pull-up current  High-level leakage current  Debounce time of low pulse for wake-up via WKin | VS operation threshold (switching to unpowered mode)  Switch from unpowered to fail-safe mode  VS undervoltage hysteresis  RXD output pin (open drain)  Low-level output sink capability  High-level leakage current  VTXD input/output pin  Low-level voltage input  High-level voltage input  Pull-down resistor  VTXD input pin  Low-level output sink current at wake-up request  EN input pin  Low-level voltage input  High-level voltage input  Fail-safe Mode VTXD = 0.4V  EN input pin  Low-level voltage input  High-level voltage input  High-level voltage input  High-level voltage input  High-level voltage input  Pull-down resistor  VEN = 5V  Low-level input current  VEN = 5V  Low-level input pin  Low-level voltage input  High-level voltage input  Pull-down resistor  VEN = 5V  Low-level input current  VEN = 5V  Low-level input current  VEN = 5V  Low-level input voltage  Initializes a wake-up signal  WKin pull-up current  VS < 28V, VWKin = 0V  WKin pull-up current  VS = 28V, VWKin = 28V  Debounce time of low pulse for wake-up via  WKin = 0V | VS operation threshold (switching to unpowered mode)  Switch from unpowered to fail-safe mode  VS  VS undervoltage hysteresis  RXD output pin (open drain)  Low-level output sink capability  High-level leakage current  VTXD input/output pin  Low-level voltage input  Fail-safe Mode  VTXD  Low-level output sink current at wake-up request  EN input pin  Low-level voltage input  Fail-safe Mode  VTXD  Fail-safe Mode  VTXD  Fail-safe Mode  VTXD  EN input pin  Low-level voltage input  Fail-safe Mode  VTXD  EN input pin  Low-level voltage input  Fail-safe Mode  VTXD  EN input pin  Low-level voltage input  Fail-safe Mode  VTXD  EN input pin  Low-level voltage input  Fail-safe Mode  VTXD  EN input pin  Low-level voltage input  Fail-safe Mode  VTXD  EN input pin  Low-level voltage input  Fail-safe Mode  VTXD  EN input pin  Low-level voltage input  Fail-safe Mode  VTXD  EN input pin  Low-level voltage input  Fail-safe Mode  VTXD  EN input pin  Low-level voltage input  Fail-safe Mode  VTXD  WEN = 5V  EN input pin  Low-level input current  VEN = 5V  EN input pin  High-level input voltage  Initializes a wake-up signal  WKin input pin voltage  Low-level leakage current  VS < 28V, VWKin = 0V  WKin  High-level leakage current  VS = 28V, VWKin = 28V  WKin  Debounce time of low  pulse for wake-up via  WKin | $\begin{array}{c} VS \ operation \ threshold \ (switching \ to \ unpowered \ mode) \\ \hline VS \ operation \ threshold \ (switching \ to \ unpowered \ mode) \\ \hline VS \ undervoltage \ hysteresis \\ \hline VS \ undervoltage \ hysteresis \\ \hline VS \ undervoltage \ hysteresis \\ \hline RXD \ output \ pin \ (open \ drain) \\ \hline Low-level \ output \ sink \ capability \\ \hline V_{LIN} = 0V, \ I_{RXD} = 2mA \\ \hline Normal \ mode, \ V_{LIN} = 0V, \ I_{RXD} = 2mA \\ \hline High-level \ leakage \ current \ V_{LIN} = V_S, \ V_{RXD} = 5V \\ \hline TXD \ input/output \ pin \\ \hline Low-level \ voltage \ input \\ \hline High-level \ voltage \ input \\ \hline V_{TXD} = 5V \\ \hline Low-level \ leakage \ current \\ \hline V_{TXD} = 5V \\ \hline TXD \ input/output \ sink \ current \ at \ wake-up \ request \\ \hline EN \ input \ pin \\ \hline Low-level \ voltage \ input \\ \hline High-level \ voltage \ input \\ \hline WKin \ input \ pin \\ \hline High-level \ input \ current \ V_{RN} = 5V \\ \hline EN \ input \ pin \\ \hline WKin \ input \ pin \\ \hline High-level \ input \ voltage \\ \hline Low-level \ input \ voltage \\ \hline WKin \ input \ pin \\ \hline WKin \ pull-up \ current \\ \hline V_{S} < 28V, V_{WKin} = 0V \\ \hline WKin \ input \ l_{WKin} \\ \hline WKin \ pull-up \ current \\ \hline VS = 28V, V_{WKin} = 28V \\ \hline WKin \ input \ l_{WKin} \\ \hline WKin \ voltage \ voltage \ voltage \ voltage \\ \hline WKin \ voltage \\ \hline W$ | $\begin{array}{c} \text{VS operation threshold} \\ \text{(switching to unpowered mode)} \\ \text{(switching to unpowered mode)} \\ \text{Switch from unpowered to fail-safe mode} \\ \end{array} \begin{array}{c} \text{VS} & \text{V}_{\text{VS\_th\_U\_F\_up}} \\ \text{VS} & \text{V}_{\text{VS\_th\_U\_F\_up}} \\ \text{2.0} \\ \end{array} \\ \text{VS undervoltage} \\ \text{hysteresis} \\ \end{array} \begin{array}{c} \text{VS output pin (open drain)} \\ \text{Low-level output sink} \\ \text{capability} \\ \end{array} \begin{array}{c} \text{Normal mode,} \\ \text{V_{LIN}} = \text{V, I}_{RXD} = 2\text{mA} \\ \text{V_{LIN}} = \text{V, I}_{RXD} = 2\text{mA} \\ \end{array} \begin{array}{c} \text{RXD} \\ \text{V}_{RXDL} \\ \end{array} \begin{array}{c} \text{RXD} \\ \text{V}_{RXDL} \\ \end{array} \\ \end{array} \begin{array}{c} \text{Switch from unpowered to fail-safe mode} \\ \end{array} \\ \text{VS} \begin{array}{c} \text{VyS\_th_LU\_F\_up} \\ \text{VS\_th_LU\_F\_up} \\ \end{array} \begin{array}{c} \text{0.1} \\ \end{array} \\ \end{array} \begin{array}{c} \text{Dow-level output pin (open drain)} \\ \text{Low-level leakage current} \\ \text{V}_{LIN} = \text{V, I}_{RXD} = 2\text{mA} \\ \text{V}_{LIN} = \text{V, I}_{RXD} = 2\text{mA} \\ \end{array} \begin{array}{c} \text{RXD} \\ \text{V}_{RXDL} \\ \end{array} \begin{array}{c} \text{RXD} \\ \text{I}_{RXDH} \\ \end{array} \begin{array}{c} \text{-3} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \text{TXD input/output pin} \\ \text{Low-level voltage input} \\ \text{Low-level voltage input} \\ \text{V}_{TXD} = 5\text{V} \\ \text{TXD} \\ \end{array} \begin{array}{c} \text{TXD} \\ \text{TXD} \\ \end{array} \begin{array}{c} \text{TXD} \\ \text{TXD} \\ \end{array} \begin{array}{c} \text{150} \\ \text{Low-level output sink} \\ \text{current at wake-up} \\ \text{request} \\ \end{array} \begin{array}{c} \text{Fail-safe Mode} \\ \text{V}_{TXD} = 0\text{V} \\ \end{array} \begin{array}{c} \text{TXD} \\ \end{array} \begin{array}{c} \text{I}_{TXD} \\ \end{array} \begin{array}{c} \text{-2} \\ \text{2} \\ \end{array} \\ \begin{array}{c} \text{EN input pin} \\ \\ \text{Low-level voltage input} \\ \end{array} \begin{array}{c} \text{EN} \\ \text{V}_{EN} = \text{SV} \\ \text{EN} \\ \text{REN} \\ \end{array} \begin{array}{c} \text{-0.3} \\ \end{array} \\ \begin{array}{c} \text{High-level voltage input} \\ \text{V}_{EN} = 5\text{V} \\ \text{EN} \\ \text{Ren} \\ \end{array} \begin{array}{c} \text{-0.3} \\ \end{array} \\ \begin{array}{c} \text{WKin input pin} \\ \end{array} \\ \begin{array}{c} \text{High-level input voltage} \\ \end{array} \begin{array}{c} \text{Initializes a wake-up signal} \\ \text{WKin} \\ \text{V}_{WKinL} \\ \end{array} \begin{array}{c} \text{V}_{WKinL} \\ \end{array} \begin{array}{c} \text{-3} \\ \end{array} \\ \begin{array}{c} \text{-3} \\ \end{array} \\ \begin{array}{c} \text{VWin input-pin} \\ \end{array} \\ \begin{array}{c} \text{Low-level input voltage} \\ \end{array} \begin{array}{c} \text{Initializes a wake-up signal} \\ \text{WKin pull-up current} \\ \text{VS} = 28\text{V}, \text{V}_{WKin} = 28\text{V} \\ \text{WKin} \\ \end{array} \begin{array}{c} \text{VWin in} \\ \end{array} \begin{array}{c} \text{-0.3} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \text{-0.5} \\ \end{array} \\ \begin{array}{$ | $ \begin{array}{c} \text{VS operation threshold} \\ \text{(switching to unpowered mode)} \\ \text{Switch from unpowered to fall-safe mode} \\ \text{Switch from unpowered to fall-safe mode} \\ \text{VS} \\ \text{VVS}\_\text{In}\_\text{U}\_\text{F}\_\text{up}} \\ \text{VS} \\ \text{VVS}\_\text{In}\_\text{U}\_\text{F}\_\text{up}} \\ \text{O.1} \\ \text{O.2} \\ \text{Z.25} \\ \text{VS undervoltage hysteresis}} \\ \text{VS} \\ \text{VVS}\_\text{In}\_\text{U}\_\text{F}\_\text{up}} \\ \text{O.1} \\ \text{O.2} \\ \text{Z.25} \\ \text{VS undervoltage hysteresis}} \\ \text{VS} \\ \text{VVS}\_\text{In}\_\text{U}\_\text{F}\_\text{up}} \\ \text{O.1} \\ \text{O.2} \\ \text{Z.25} \\ \text{VS undervoltage hysteresis}} \\ \text{VS} \\ \text{VVS}\_\text{In}\_\text{U}\_\text{F}\_\text{up}} \\ \text{O.1} \\ \text{O.2} \\ \text{Z.25} \\ \text{VS undervoltage input}} \\ \text{Low-level output sink capability} \\ \text{Cumel evel leakage current}} \\ \text{Vormal mode body considered by the capability} \\ Vormal mode body considered by the capability by t$ | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ |

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter



 $5\text{V} < \text{V}_{\text{S}} < 28\text{V}, -40^{\circ}\text{C} < \text{T}_{\text{j}} < 150^{\circ}\text{C};$  unless otherwise specified all values refer to GND pins.

| No.   | Parameters   | Test Conditions   | Pin | Symbol                   | Min.                  | Тур.  | Max.           | Unit     | Type*  |
|-------|--|---|-----|--------------------------|-----------------------|-------|----------------|----------|--------|
| 7     | INH output pin   | '   |     |                          |                       |       |                |          |        |
| 7.1   | Switch on resistance between VS and INH  | Normal or fail-safe mode  | INH | R <sub>DSon,INH</sub>    |                       | 12    | 25             | Ω        | Α      |
| 7.2   | Leakage current  | Transceiver in sleep mode,<br>VINH = 0V/28V, VS = 28V   | INH | I <sub>leak,INH</sub>    | -3                    |       | +3             | μA       | Α      |
| 7.3   | High-level voltage   | Normal or fail-safe mode IINH = –15mA   | INH | VINH                     | V <sub>S</sub> – 0.75 |       | Vs             | V        | Α      |
| 10    | 660Ω characterized on sar  | Load 2 (large): 10nF, 500Ω; E   |     |                          |                       |       |                | medium): | 6.8nF, |
| 10.1  | Driver recessive output voltage  | Load1/Load2   | LIN | V <sub>BUSrec</sub>      | $0.9 \times V_S$      |       | V <sub>S</sub> | V        | Α      |
| 10.2  | Driver dominant voltage  | $V_{VS} = 7V$<br>$R_{load} = 500\Omega$   | LIN | V_LoSUP                  |                       |       | 1.2            | V        | Α      |
| 10.3  | Driver dominant voltage  | $V_{VS} = 18V$<br>$R_{load} = 500\Omega$  | LIN | V_ <sub>HiSUP</sub>      |                       |       | 2              | V        | Α      |
| 10.4  | Driver dominant voltage  | $V_{VS} = 7V$<br>$R_{load} = 1000\Omega$  | LIN | V_LoSUP_1k               | 0.6                   |       |                | V        | Α      |
| 10.5  | Driver dominant voltage  | $V_{VS} = 18V$<br>$R_{load} = 1000\Omega$   | LIN | V_HiSUP_1k               | 0.8                   |       |                | V        | Α      |
| 10.6  | Pull-up resistor to V <sub>S</sub>   | The serial diode is mandatory   | LIN | R <sub>LIN</sub>         | 20                    | 30    | 47             | kΩ       | Α      |
| 10.7  | Voltage drop at the serial diodes  | In pull-up path with R <sub>slave</sub> I <sub>SerDiode</sub> = 10mA                          | LIN | $V_{SerDiode}$           | 0.4                   |       | 1.0            | V        | D      |
| 10.8  | LIN current limitation V <sub>BUS</sub> = V <sub>Bat_max</sub>   |   | LIN | I <sub>BUS_LIM</sub>     | 40                    | 120   | 200            | mA       | Α      |
| 10.9  | Input leakage current at<br>the receiver including pull-<br>up resistor as specified   | Input leakage current<br>driver off<br>V <sub>BUS</sub> = 0V<br>V <sub>Bat</sub> = 12V        | LIN | I <sub>BUS_PAS_dom</sub> | -1                    | -0.35 |                | mA       | Α      |
| 10.10 | Leakage current LIN recessive  | Driver off<br>$8V < V_{Bat} < 18V$<br>$8V < V_{BUS} < 18V$<br>$V_{BUS} \ge V_{Bat}$           | LIN | I <sub>BUS_PAS_rec</sub> |                       | 10    | 20             | μА       | Α      |
| 10.11 | Leakage current when control unit disconnected from ground. Loss of local ground must not affect communication in the residual network                         | $GND_{Device} = V_{S}$ $V_{Bat} = 12V$ $0V < V_{BUS} < 18V$                                   | LIN | I <sub>BUS_NO_gnd</sub>  | -10                   | +0.5  | +10            | μА       | A      |
| 10.12 | Leakage current at disconnected battery. Node has to sustain the current that can flow under this condition. Bus must remain operational under this condition. | V <sub>Bat</sub> disconnected<br>V <sub>SUP_Device</sub> = GND<br>0V < V <sub>BUS</sub> < 18V | LIN | I <sub>BUS_NO_bat</sub>  |                       | 0.1   | 2              | μА       | Α      |

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter



 $5V < V_S < 28V, -40^{\circ}C < T_j < 150^{\circ}C;$  unless otherwise specified all values refer to GND pins.

| No.   | Parameters  | Test Conditions  | Pin | Symbol              | Min.                   | Тур.                    | Max.                   | Unit | Type* |
|-------|---|--|-----|---------------------|------------------------|-------------------------|------------------------|------|-------|
| 10.13 | Capacitance on pin LIN to GND   |  | LIN | C <sub>LIN</sub>    |                        |                         | 20                     | pF   | D     |
| 11    | LIN bus receiver  |  |     |                     |                        |                         |                        |      |       |
| 11.1  | Center of receiver threshold  | $V_{BUS\_CNT} = (V_{th\_dom} + V_{th\_rec})/2$   | LIN | $V_{BUS\_CNT}$      | 0.475 × V <sub>S</sub> | 0.5 ×<br>V <sub>S</sub> | 0.525 × V <sub>S</sub> | ٧    | Α     |
| 11.2  | Receiver dominant state   | V <sub>EN</sub> = 5V   | LIN | $V_{BUSdom}$        | -27                    |                         | $0.4 \times V_S$       | V    | Α     |
| 11.3  | Receiver recessive state  | V <sub>EN</sub> = 5V   | LIN | $V_{BUSrec}$        | $0.6 \times V_S$       |                         | 40                     | V    | Α     |
| 11.4  | Receiver input hysteresis   | $V_{hys} = V_{th\_rec} - V_{th\_dom}$  | LIN | $V_{BUShys}$        | 0.028 × V <sub>S</sub> | 0.1 x V <sub>S</sub>    | 0.175 × V <sub>S</sub> | ٧    | Α     |
| 11.5  | Pre-wake detection LIN high-level input voltage                       |  | LIN | $V_{LINH}$          | V <sub>S</sub> – 2V    |                         | V <sub>S</sub> + 0.3V  | V    | А     |
| 11.6  | Pre-wake detection LIN low-level input voltage                        | Activates the LIN receiver   | LIN | $V_{LINL}$          | -27                    |                         | V <sub>S</sub> – 3.3V  | V    | Α     |
| 12    | Internal timers   |  |     |                     |                        |                         |                        |      |       |
| 12.1  | Dominant time for wake-up via LIN bus                                 | V <sub>LIN</sub> = 0V  | LIN | t <sub>bus</sub>    | 50                     | 100                     | 150                    | μs   | Α     |
| 12.2  | Time delay for mode change from fail-safe into normal mode via EN pin | V <sub>EN</sub> = 5V   | EN  | t <sub>norm</sub>   | 5                      | 15                      | 20                     | μs   | А     |
| 12.3  | Time delay for mode change from normal mode to sleep mode via EN pin  | V <sub>EN</sub> = 0V   | EN  | t <sub>sleep</sub>  | 5                      | 15                      | 20                     | μs   | А     |
| 12.4  | Time delay for mode change from sleep mode to normal mode via EN pin  | V <sub>EN</sub> = 5V   | EN  | t <sub>s_norm</sub> |                        | 150                     | 300                    | μs   | А     |
| 12.5  | TXD dominant time-out time  | V <sub>TXD</sub> = 0V  | TXD | t <sub>dom</sub>    | 20                     | 40                      | 60                     | ms   | Α     |
| 12.7  | Duty cycle 1  | $\begin{aligned} TH_{Rec(max)} &= 0.744 \times V_S \\ TH_{Dom(max)} &= 0.581 \times V_S \\ V_S &= 7.0V \text{ to } 18V \\ t_{Bit} &= 50 \mu s \\ D1 &= t_{bus\_rec(min)}/(2 \times t_{Bit}) \end{aligned}$   | LIN | D1                  | 0.396                  |                         |                        |      | А     |
| 12.8  | Duty cycle 2  | $\begin{aligned} & TH_{Rec(min)} = 0.422 \times V_S \\ & TH_{Dom(min)} = 0.284 \times V_S \\ & V_S = 7.6V \text{ to } 18V \\ & t_{Bit} = 50 \mu s \\ & D2 = t_{bus\_rec(max)} / (2 \times t_{Bit}) \end{aligned}$  | LIN | D2                  |                        |                         | 0.581                  |      | А     |
| 12.9  | Duty cycle 3  | $\begin{aligned} & \text{TH}_{\text{Rec(max)}} = 0.778 \times \text{V}_{\text{S}} \\ & \text{TH}_{\text{Dom(max)}} = 0.616 \times \text{V}_{\text{S}} \\ & \text{V}_{\text{S}} = 7.0 \text{V to } 18 \text{V} \\ & t_{\text{Bit}} = 96 \mu \text{s} \\ & \text{D3} = t_{\text{bus\_rec(min)}} / (2 \times t_{\text{Bit}}) \end{aligned}$ | LIN | D3                  | 0.417                  |                         |                        |      | A     |
| 12.10 | Duty cycle 4  | $\begin{array}{l} TH_{Rec(min)} = 0.389 \times V_{S} \\ TH_{Dom(min)} = 0.251 \times V_{S} \\ V_{S} = 7.6V \text{ to } 18V \\ t_{Bit} = 96\mu s \\ D4 = t_{bus\_rec(max)} / (2 \times t_{Bit}) \end{array}$  | LIN | D4                  |                        |                         | 0.590                  |      | А     |

<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter




 $5V < V_S < 28V$ ,  $-40^{\circ}C < T_j < 150^{\circ}C$ ; unless otherwise specified all values refer to GND pins.

| No.   | Parameters   | Test Conditions  | Pin | Symbol   | Min. | Тур. | Max. | Unit | Type* |
|-------|--|--|-----|--|------|------|------|------|-------|
| 12.11 | Slope time falling and rising edge at LIN  | V <sub>S</sub> = 7.0V to 18V   | LIN | t <sub>SLOPE_fall</sub><br>t <sub>SLOPE_rise</sub> | 3.5  |      | 22.5 | μs   | Α     |
| 13    | Receiver electrical AC parameters of the LIN physical layer LIN receiver, RXD load conditions: $C_{RXD}$ = 20pF, $R_{RXD}$ = 4.7k $\Omega$ |  |     |  |      |      |      |      |       |
| 13.1  | Propagation delay of receiver  | $V_S = 7.0V \text{ to } 18V$<br>$t_{rx\_pd} = max(t_{rx\_pdr}, t_{rx\_pdf})$ | RXD | t <sub>rx_pd</sub>                                 |      |      | 6    | μs   | Α     |
| 13.2  | Symmetry of receiver propagation delay rising edge minus falling edge  | $V_S = 7.0V \text{ to } 18V$<br>$t_{rx\_sym} = t_{rx\_pdr} - t_{rx\_pdf}$    | RXD | t <sub>rx_sym</sub>                                | -2   |      | +2   | μs   | А     |


<sup>\*)</sup> Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

Figure 8-1. Definition of Bus Timing Characteristics



# 9. Application Circuits

Figure 9-1. Typical Application Circuit



Note: Heat slug must always be connected to GND.



## 10. Ordering Information

| Extended Type Number | Package | Remarks  |
|----------------------|---------|--|
| ATA663211-GBQW       | DFN8    | LIN transceiver, Pb-free, 6k, taped and reeled |
| ATA663211-GAQW       | SO8     | LIN transceiver, Pb-free, 4k, taped and reeled |

## 11. Package Information

Figure 11-1. DFN8





Figure 11-2. SO8





# 12. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

| Revision No.     | History  |  |
|------------------|--|--|
|                  | SO8 package added  |  |
| 9359C-AUTO-10/14 | Number 3.5 in Section 8 "Electrical Characteristics" on page 13 update |  |
|                  | Section 10 "Ordering Information" on page 18 updated                   |  |



1600 Technology Drive, San Jose, CA 95110 USA









F: (+1)(408) 436.4200 | www.atmel.com

© 2014 Atmel Corporation. / Rev.: Rev.: 9359C-AUTO-10/14

**Atmel Corporation** 

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, AVR®, AVR Studio®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others.

T: (+1)(408) 441.0311

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for LIN Transceivers category:

Click to view products by Atmel manufacturer:

Other Similar products are found below:

MC34910G5AC MC34911G5AC MC34912BAC BCM54685EB2KPBG BCM8727CIFBG BCM8742BKFBG MC33911BAC MCH3308TL-E TLE7257SJ BCM54210SB0KMLG CS5536AD B1 BCM8747BKFBG BCM54980C1KFBG BCM54811SA2IFBG B50210EB1KMLG
MC34911BAC MLX80004KLW-BAA-001-SP BCM54210B0IMLG NCV7422MW0R2G NCV7329MW0R2G MC33662JEFR2
MCP2003B-H/MC MCP2021T-500E/MD MCP2021A-500EMD MCP2050-330E/MQ MCP2050-500E/MQ TLE7257SJXUMA1
BCM5248UA4KQMG AMIS30600LINI1RG ATA6614Q-PLQW ATA6625C-GAQW ATA6626C-PGPW TLE8457ASJXUMA1
TPCA8053-H(T2L1,VM MC33399PEFR2 MC33399PEF MC1488MELG NCN5150DR2G MAX13020ASA+ NCV7425DW0R2G
DF3052BF25V TJA1021T/20/CM,118 TJA1028T/5V0/20,11 NCV7321D12R2G MCP2021P-330E/MD MCP2003B-H/SN MCP2021P330E/SN MCP2022P-330E/ST MCP2004T-E/SN MCP2022P-500E/SL