## Features

- High Performance, Low Power Atmel ${ }^{\circledR}$ AVR ${ }^{\circledR}$ 8-Bit Microcontroller
- Advanced RISC Architecture
- 135 Powerful Instructions - Most Single Clock Cycle Execution
- $32 \times 8$ General Purpose Working Registers
- Fully Static Operation
- Up to 16 MIPS Throughput at 16 MHz
- On-Chip 2-cycle Multiplier
- High Endurance Non-volatile Memory Segments
- 64K/128K/256KBytes of In-System Self-Programmable Flash
- 4Kbytes EEPROM
- 8Kbytes Internal SRAM
- Write/Erase Cycles:10,000 Flash/100,000 EEPROM
- Data retention: 20 years at $85^{\circ} \mathrm{C} / 100$ years at $25^{\circ} \mathrm{C}$
- Optional Boot Code Section with Independent Lock Bits
- In-System Programming by On-chip Boot Program
- True Read-While-Write Operation
- Programming Lock for Software Security
- Endurance: Up to 64 K bytes Optional External Memory Space
- Atme ${ }^{\circledR}$ QTouch ${ }^{\circledR}$ library support
- Capacitive touch buttons, sliders and wheels
- QTouch and QMatrix acquisition
- Up to 64 sense channels
- JTAG (IEEE ${ }^{\circledR}$ std. 1149.1 compliant) Interface
- Boundary-scan Capabilities According to the JTAG Standard
- Extensive On-chip Debug Support
- Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
- Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
- Four 16-bit Timer/Counter with Separate Prescaler, Compare- and Capture Mode
- Real Time Counter with Separate Oscillator
- Four 8-bit PWM Channels
- Six/Twelve PWM Channels with Programmable Resolution from 2 to 16 Bits (ATmega1281/2561, ATmega640/1280/2560)
- Output Compare Modulator
- 8/16-channel, 10-bit ADC (ATmega1281/2561, ATmega640/1280/2560)
- Two/Four Programmable Serial USART (ATmega1281/2561, ATmega640/1280/2560)
- Master/Slave SPI Serial Interface
- Byte Oriented 2-wire Serial Interface
- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-chip Analog Comparator
- Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
- Power-on Reset and Programmable Brown-out Detection
- Internal Calibrated Oscillator
- External and Internal Interrupt Sources
- Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
- 54/86 Programmable I/O Lines (ATmega1281/2561, ATmega640/1280/2560)
- 64-pad QFN/MLF, 64-lead TQFP (ATmega1281/2561)
- 100-lead TQFP, 100-ball CBGA (ATmega640/1280/2560)
- RoHS/Fully Green
- Temperature Range:
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Industrial
- Ultra-Low Power Consumption
- Active Mode: 1MHz, 1.8V: $500 \mu \mathrm{~A}$
- Power-down Mode: $0.1 \mu \mathrm{~A}$ at 1.8 V
- Speed Grade:
- ATmega640V/ATmega1280V/ATmega1281V:
$\cdot 0-4 \mathrm{MHz} @ 1.8 \mathrm{~V}-5.5 \mathrm{~V}, 0-8 \mathrm{MHz} @ 2.7 \mathrm{~V}-5.5 \mathrm{~V}$
- ATmega2560V/ATmega2561V:
$\bullet 0-2 \mathrm{MHz} @ 1.8 \mathrm{~V}-5.5 \mathrm{~V}, 0-8 \mathrm{MHz} @ 2.7 \mathrm{~V}-5.5 \mathrm{~V}$
- ATmega640/ATmega1280/ATmega1281:
$-0-8 \mathrm{MHz}$ @ $2.7 \mathrm{~V}-5.5 \mathrm{~V}, 0-16 \mathrm{MHz}$ @ $4.5 \mathrm{~V}-5.5 \mathrm{~V}$
- ATmega2560/ATmega2561:
$\cdot 0-16 \mathrm{MHz} @ 4.5 \mathrm{~V}-5.5 \mathrm{~V}$


## 1. Pin Configurations

Figure 1-1. TQFP-pinout ATmega640/1280/2560


Figure 1-2. CBGA-pinout ATmega640/1280/2560


Table 1-1. CBGA-pinout ATmega640/1280/2560

|  | $\mathbf{1}$ | $\mathbf{2}$ | $\mathbf{3}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{6}$ | $\mathbf{7}$ | $\mathbf{8}$ | $\mathbf{9}$ | $\mathbf{1 0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}$ | GND | AREF | PF0 | PF2 | PF5 | PK0 | PK3 | PK6 | GND | VCC |
| $\mathbf{B}$ | AVCC | PG5 | PF1 | PF3 | PF6 | PK1 | PK4 | PK7 | PA0 | PA2 |
| $\mathbf{C}$ | PE2 | PE0 | PE1 | PF4 | PF7 | PK2 | PK5 | PJ7 | PA1 | PA3 |
| $\mathbf{D ~}$ | PE3 | PE4 | PE5 | PE6 | PH2 | PA4 | PA5 | PA6 | PA7 | PG2 |
| $\mathbf{E}$ | PE7 | PH0 | PH1 | PH3 | PH5 | PJ6 | PJ5 | PJ4 | PJ3 | PJ2 |
| $\mathbf{F}$ | VCC | PH4 | PH6 | PB0 | PL4 | PD1 | PJ1 | PJ0 | PC7 | GND |
| $\mathbf{G}$ | GND | PB1 | PB2 | PB5 | PL2 | PD0 | PD5 | PC5 | PC6 | VCC |
| $\mathbf{H}$ | PB3 | PB4 | RESET | PL1 | PL3 | PL7 | PD4 | PC4 | PC3 | PC2 |
| $\mathbf{J ~}$ | PH7 | PG3 | PB6 | PL0 | XTAL2 | PL6 | PD3 | PC1 | PC0 | PG1 |
| $\mathbf{K}$ | PB7 | PG4 | VCC | GND | XTAL1 | PL5 | PD2 | PD6 | PD7 | PG0 |

Note: The functions for each pin is the same as for the 100 pin packages shown in Figure 1-1 on page 2.

Figure 1-3. Pinout ATmega1281/2561


Note: $\quad$ The large center pad underneath the QFN/MLF package is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board.

## 2. Overview

The ATmega640/1280/1281/2560/2561 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega640/1280/1281/2560/2561 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

### 2.1 Block Diagram

Figure 2-1. Block Diagram


The Atmel ${ }^{\circledR} \mathrm{AVR}^{\circledR}$ core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega640/1280/1281/2560/2561 provides the following features: 64K/128K/256K bytes of In-System Programmable Flash with Read-While-Write capabilities, 4Kbytes EEPROM, 8Kbytes SRAM, 54/86 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), six flexible Timer/Counters with compare modes and PWM, four USARTs, a byte oriented 2-wire Serial Interface, a 16-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE ${ }^{\circledR}$ std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run.

Atmel offers the QTouch ${ }^{\circledR}$ library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers. The patented charge-transfer signal acquisition offersrobust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression ${ }^{\circledR}$ (AKS ${ }^{\circledR}$ ) technology for unambiguous detection of key events. The easy-to-use QTouch Suite toolchain allows you to explore, develop and debug your own touch applications.

The device is manufactured using the Atmel high-density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega640/1280/1281/2560/2561 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega640/1280/1281/2560/2561 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

### 2.2 Comparison Between ATmega1281/2561 and ATmega640/1280/2560

Each device in the ATmega640/1280/1281/2560/2561 family differs only in memory size and number of pins. Table 2-1 summarizes the different configurations for the six devices.

Table 2-1. Configuration Summary

| Device | Flash | EEPROM | RAM | General <br> Purpose I/O pins | 16 bits resolution <br> PWM channels | Serial <br> USARTs | ADC <br> Channels |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ATmega640 | 64 KB | 4 KB | 8 KB | 86 | 12 | 4 | 16 |
| ATmega1280 | 128 KB | 4 KB | 8 KB | 86 | 12 | 4 | 16 |
| ATmega1281 | 128 KB | 4 KB | 8 KB | 54 | 6 | 2 | 8 |
| ATmega2560 | 256 KB | 4 KB | 8 KB | 86 | 12 | 4 | 16 |
| ATmega2561 | 256 KB | 4 KB | 8 KB | 54 | 6 | 2 | 8 |

### 2.3 Pin Descriptions

### 2.3.1 VCC

Digital supply voltage.

### 2.3.2 GND

Ground.

### 2.3.3 Port A (PA7..PA0)

Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port A also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 75.

### 2.3.4 Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B has better driving capabilities than the other ports.
Port B also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 76.

### 2.3.5 Port C (PC7..PC0)

Port C is an 8 -bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port $C$ pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega640/1280/1281/2560/2561 as listed on page 79.

### 2.3.6 Port D (PD7..PDO)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.
Port D also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 80.

### 2.3.7 Port E (PE7..PE0)

Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.
Port E also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 82.

### 2.3.8 Port F (PF7..PF0)

Port $F$ serves as analog inputs to the A/D Converter.
Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs.

Port F also serves the functions of the JTAG interface.

### 2.3.9 Port G (PG5..PG0)

Port G is a 6-bit I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port $G$ pins that are externally pulled low will source current if the pull-up resistors are activated. The Port $G$ pins are tri-stated when a reset condition becomes active, even if the clock is not running.
Port $G$ also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 86.

### 2.3.10 Port H (PH7..PH0)

Port H is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port H output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port H pins that are externally pulled low will source current if the pull-up resistors are activated. The Port H pins are tri-stated when a reset condition becomes active, even if the clock is not running.
Port H also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 88.

### 2.3.11 Port J (PJ7..PJO)

Port J is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port J output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port J pins that are externally pulled low will source current if the pull-up resistors are activated. The Port J pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port J also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 90.

### 2.3.12 Port K (PK7..PK0)

Port $K$ serves as analog inputs to the $A / D$ Converter.
Port K is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port K output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port K pins that are externally pulled low will source current if the pull-up resistors are activated. The Port K pins are tri-stated when a reset condition becomes active, even if the clock is not running.
Port K also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 92.

### 2.3.13 Port L (PL7..PLO)

Port L is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port L output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port L pins that are externally pulled low will source current if the pull-up resistors are activated. The Port $L$ pins are tri-stated when a reset condition becomes active, even if the clock is not running.
Port $L$ also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 94.

### 2.3.14 RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in "System and Reset Characteristics" on page 360. Shorter pulses are not guaranteed to generate a reset.

### 2.3.15 XTAL1

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

### 2.3.16 XTAL2

Output from the inverting Oscillator amplifier.

### 2.3.17 AVCC

AVCC is the supply voltage pin for Port F and the $\mathrm{A} / \mathrm{D}$ Converter. It should be externally connected to $\mathrm{V}_{\mathrm{C}}$, even if the ADC is not used. If the ADC is used, it should be connected to $\mathrm{V}_{\mathrm{CC}}$ through a low-pass filter.

### 2.3.18 AREF

This is the analog reference pin for the A/D Converter.

## 3. Resources

A comprehensive set of development tools and application notes, and datasheets are available for download on http://www.atmel.com/avr.

## 4. About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Confirm with the C compiler documentation for more details.

These code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR".

## 5. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 ppm over 20 years at $85^{\circ} \mathrm{C}$ or 100 years at $25^{\circ} \mathrm{C}$.

## 6. Capacitive touch sensing

The Atmel ${ }^{\circledR}$ QTouch ${ }^{\circledR}$ Library provides a simple to use solution to realize touch sensitive interfaces on most Atmel $A V R^{\circledR}$ microcontrollers. The QTouch Library includes support for the QTouch and QMatrix acquisition methods.

Touch sensing can be added to any application by linking the appropriate Atmel QTouch Library for the AVR Microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API's to retrieve the channel information and determine the touch sensor states.

The QTouch Library is FREE and downloadable from the Atmel website at the following location: www.atmel.com/qtouchlibrary. For implementation details and other information, refer to the Atmel QTouch Library User Guide - also available for download from the Atmel website.

## 7. Register Summary

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0x1FF) | Reserved | - | - | - | - | - | - | - | - |  |
| ... | Reserved | - | - | - | - | - | - | - | - |  |
| (0x13F) | Reserved |  |  |  |  |  |  |  |  |  |
| (0x13E) | Reserved |  |  |  |  |  |  |  |  |  |
| (0x13D) | Reserved |  |  |  |  |  |  |  |  |  |
| (0x13C) | Reserved |  |  |  |  |  |  |  |  |  |
| (0x13B) | Reserved |  |  |  |  |  |  |  |  |  |
| (0x13A) | Reserved |  |  |  |  |  |  |  |  |  |
| (0x139) | Reserved |  |  |  |  |  |  |  |  |  |
| (0x138) | Reserved |  |  |  |  |  |  |  |  |  |
| (0x137) | Reserved |  |  |  |  |  |  |  |  |  |
| (0x136) | UDR3 | USART3 I/O Data Register |  |  |  |  |  |  |  | page 218 |
| (0x135) | UBRR3H | - | - | - | - | USART3 Baud Rate Register High Byte |  |  |  | page 222 |
| (0x134) | UBRR3L | USART3 Baud Rate Register Low Byte |  |  |  |  |  |  |  | page 222 |
| (0x133) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x132) | UCSR3C | UMSEL31 | UMSEL30 | UPM31 | UPM30 | USBS3 | UCSZ31 | UCSZ30 | UCPOL3 | page 235 |
| (0x131) | UCSR3B | RXCIE3 | TXCIE3 | UDRIE3 | RXEN3 | TXEN3 | UCSZ32 | RXB83 | TXB83 | page 234 |
| (0x130) | UCSR3A | RXC3 | TXC3 | UDRE3 | FE3 | DOR3 | UPE3 | U2X3 | MPCM3 | page 233 |
| (0x12F) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x12E) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x12D) | OCR5CH | Timer/Counter5 - Output Compare Register C High Byte |  |  |  |  |  |  |  | page 160 |
| (0x12C) | OCR5CL | Timer/Counter5 - Output Compare Register C Low Byte |  |  |  |  |  |  |  | page 160 |
| (0x12B) | OCR5BH | Timer/Counter5 - Output Compare Register B High Byte |  |  |  |  |  |  |  | page 160 |
| (0x12A) | OCR5BL | Timer/Counter5 - Output Compare Register B Low Byte |  |  |  |  |  |  |  | page 160 |
| (0x129) | OCR5AH | Timer/Counter5 - Output Compare Register A High Byte |  |  |  |  |  |  |  | page 160 |
| (0x128) | OCR5AL | Timer/Counter5 - Output Compare Register A Low Byte |  |  |  |  |  |  |  | page 160 |
| (0x127) | ICR5H | Timer/Counter5 - Input Capture Register High Byte |  |  |  |  |  |  |  | page 161 |
| (0x126) | ICR5L | Timer/Counter5 - Input Capture Register Low Byte |  |  |  |  |  |  |  | page 161 |
| (0x125) | TCNT5H | Timer/Counter5 - Counter Register High Byte |  |  |  |  |  |  |  | page 158 |
| (0x124) | TCNT5L | Timer/Counter5 - Counter Register Low Byte |  |  |  |  |  |  |  | page 158 |
| (0x123) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x122) | TCCR5C | FOC5A | FOC5B | FOC5C | - | - | - | - | - | page 157 |
| (0x121) | TCCR5B | ICNC5 | ICES5 | - | WGM53 | WGM52 | CS52 | CS51 | CS50 | page 156 |
| (0x120) | TCCR5A | COM5A1 | COM5A0 | COM5B1 | COM5B0 | COM5C1 | COM5C0 | WGM51 | WGM50 | page 154 |
| (0x11F) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x11E) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x11D) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x11C) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x11B) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x11A) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x119) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x118) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x117) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x116) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x115) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x114) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x113) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x112) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x111) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x110) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x10F) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x10E) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x10D) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x10C) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x10B) | PORTL | PORTL7 | PORTL6 | PORTL5 | PORTL4 | PORTL3 | PORTL2 | PORTL1 | PORTLO | page 100 |
| (0x10A) | DDRL | DDL7 | DDL6 | DDL5 | DDL4 | DDL3 | DDL2 | DDL1 | DDLO | page 100 |
| (0x109) | PINL | PINL7 | PINL6 | PINL5 | PINL4 | PINL3 | PINL2 | PINL1 | PINLO | page 100 |
| (0x108) | PORTK | PORTK7 | PORTK6 | PORTK5 | PORTK4 | PORTK3 | PORTK2 | PORTK1 | PORTK0 | page 99 |
| (0x107) | DDRK | DDK7 | DDK6 | DDK5 | DDK4 | DDK3 | DDK2 | DDK1 | DDK0 | page 99 |
| (0x106) | PINK | PINK7 | PINK6 | PINK5 | PINK4 | PINK3 | PINK2 | PINK1 | PINKO | page 99 |
| (0x105) | PORTJ | PORTJ7 | PORTJ6 | PORTJ5 | PORTJ4 | PORTJ3 | PORTJ2 | PORTJ1 | PORTJO | page 99 |
| (0x104) | DDRJ | DDJ7 | DDJ6 | DDJ5 | DDJ4 | DDJ3 | DDJ2 | DDJ1 | DDJo | page 99 |
| (0x103) | PINJ | PINJ7 | PINJ6 | PINJ5 | PINJ4 | PINJ3 | PINJ2 | PINJ1 | PINJO | page 99 |
| (0x102) | PORTH | PORTH7 | PORTH6 | PORTH5 | PORTH4 | PORTH3 | PORTH2 | PORTH1 | PORTH0 | page 98 |
| (0x101) | DDRH | DDH7 | DDH6 | DDH5 | DDH4 | DDH3 | DDH2 | DDH1 | DDH0 | page 99 |


| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0x100) | PINH | PINH7 | PINH6 | PINH5 | PINH4 | PINH3 | PINH2 | PINH1 | PINH0 | page 99 |
| (0xFF) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xFE) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xFD) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xFC) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xFB) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xFA) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF9) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF8) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF7) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF6) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF5) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF4) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF3) | Reserved | - | - | - | $-$ | - | - | - | - |  |
| (0xF2) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xF1) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xFO) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xEF) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xEE) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xED) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xEC) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xEB) | Reserved | - | - | - | - |  | - | - | - |  |
| (0xEA) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE9) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE8) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE7) | Reserved | - | - | - | - |  | - | - | - |  |
| (0xE6) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE5) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE4) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE3) | Reserved | - | - | - | - |  | - | - | - |  |
| (0xE2) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xE1) | Reserved | - | - | - | - |  | - | - | - |  |
| (0xE0) | Reserved | - | - | - | - |  | - | - | - |  |
| (0xDF) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xDE) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xDD) | Reserved | - | - | - | - |  | - | - | - |  |
| (0xDC) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xDB) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xDA) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xD9) | Reserved | - | - | - | - |  | - | - | - |  |
| (0xD8) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xD7) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xD6) | UDR2 | USART2 I/O Data Register |  |  |  |  |  |  |  | page 218 |
| (0xD5) | UBRR2H | - | - | - | - | USART2 Baud Rate Register High Byte |  |  |  | page 222 |
| (0xD4) | UBRR2L | USART2 Baud Rate Register Low Byte |  |  |  |  |  |  |  | page 222 |
| (0xD3) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xD2) | UCSR2C | UMSEL21 | UMSEL20 | UPM21 | UPM20 | USBS2 | UCSZ21 | UCSZ20 | UCPOL2 | page 235 |
| (0xD1) | UCSR2B | RXCIE2 | TXCIE2 | UDRIE2 | RXEN2 | TXEN2 | UCSZ22 | RXB82 | TXB82 | page 234 |
| (0xD0) | UCSR2A | RXC2 | TXC2 | UDRE2 | FE2 | DOR2 | UPE2 | U2X2 | MPCM2 | page 233 |
| (0xCF) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xCE) | UDR1 | USART1 I/O Data Register |  |  |  |  |  |  |  | page 218 |
| (0xCD) | UBRR1H | - | - | - | - | USART1 Baud Rate Register High Byte |  |  |  | page 222 |
| (0xCC) | UBRR1L | USART1 Baud Rate Register Low Byte |  |  |  |  |  |  |  | page 222 |
| (0xCB) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xCA) | UCSR1C | UMSEL11 | UMSEL10 | UPM11 | UPM10 | USBS1 | UCSZ11 | UCSZ10 | UCPOL1 | page 235 |
| (0xC9) | UCSR1B | RXCIE1 | TXCIE1 | UDRIE1 | RXEN1 | TXEN1 | UCSZ12 | RXB81 | TXB81 | page 234 |
| (0xC8) | UCSR1A | RXC1 | TXC1 | UDRE1 | FE1 | DOR1 | UPE1 | U2X1 | MPCM1 | page 233 |
| (0xC7) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xC6) | UDR0 | USARTO I/O Data Register |  |  |  |  |  |  |  | page 218 |
| (0xC5) | UBRROH | - | - | - | - | USART0 Baud Rate Register High Byte |  |  |  | page 222 |
| (0xC4) | UBRROL | USARTO Baud Rate Register Low Byte |  |  |  |  |  |  |  | page 222 |
| (0xC3) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xC2) | UCSROC | UMSEL01 | UMSELO0 | UPM01 | UPM00 | USBS0 | UCSZ01 | UCSZ00 | UCPOLO | page 235 |
| (0xC1) | UCSROB | RXCIEO | TXCIE0 | UDRIE0 | RXEN0 | TXENO | UCSZ02 | RXB80 | TXB80 | page 234 |
| (0xC0) | UCSROA | RXC0 | TXC0 | UDRE0 | FEO | DORO | UPEO | U2X0 | MPCM0 | page 234 |
| (0xBF) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xBE) | Reserved | - | - | - | - | - | $\checkmark$ | - | - |  |
| (0xBD) | TWAMR | TWAM6 | TWAM5 | TWAM4 | TWAM3 | TWAM2 | TWAM1 | TWAM0 | - | page 264 |


| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0xBC) | TWCR | TWINT | TWEA | TWSTA | TWSTO | TWWC | TWEN | - | TWIE | page 261 |
| (0xBB) | TWDR | 2-wire Serial Interface Data Register |  |  |  |  |  |  |  | page 263 |
| (0xBA) | TWAR | TWA6 | TWA5 | TWA4 | TWA3 | TWA2 | TWA1 | TWAO | TWGCE | page 263 |
| (0xB9) | TWSR | TWS7 | TWS6 | TWS5 | TWS4 | TWS3 | - | TWPS1 | TWPS0 | page 262 |
| (0xB8) | TWBR | 2-wire Serial Interface Bit Rate Register |  |  |  |  |  |  |  | page 261 |
| (0xB7) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xB6) | ASSR | - | EXCLK | AS2 | TCN2UB | OCR2AUB | OCR2BUB | TCR2AUB | TCR2BUB | page 179 |
| (0xB5) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xB4) | OCR2B | Timer/Counter2 Output Compare Register B |  |  |  |  |  |  |  | page 186 |
| (0xB3) | OCR2A | Timer/Counter2 Output Compare Register A |  |  |  |  |  |  |  | page 186 |
| (0xB2) | TCNT2 | Timer/Counter2 (8 Bit) |  |  |  |  |  |  |  | page 186 |
| (0xB1) | TCCR2B | FOC2A | FOC2B | - | - | WGM22 | CS22 | CS21 | CS20 | page 185 |
| (0xBO) | TCCR2A | COM2A1 | COM2AO | COM2B1 | COM2B0 | - | - | WGM21 | WGM20 | page 186 |
| (0xAF) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xAE) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xAD) | OCR4CH | Timer/Counter4 - Output Compare Register C High Byte |  |  |  |  |  |  |  | page 160 |
| (0xAC) | OCR4CL | Timer/Counter4 - Output Compare Register C Low Byte |  |  |  |  |  |  |  | page 160 |
| (0xAB) | OCR4BH | Timer/Counter4 - Output Compare Register B High Byte |  |  |  |  |  |  |  | page 160 |
| (0xAA) | OCR4BL | Timer/Counter4 - Output Compare Register B Low Byte |  |  |  |  |  |  |  | page 160 |
| (0xA9) | OCR4AH | Timer/Counter4 - Output Compare Register A High Byte |  |  |  |  |  |  |  | page 159 |
| (0xA8) | OCR4AL | Timer/Counter4 - Output Compare Register A Low Byte |  |  |  |  |  |  |  | page 159 |
| (0xA7) | ICR4H | Timer/Counter4 - Input Capture Register High Byte |  |  |  |  |  |  |  | page 161 |
| (0xA6) | ICR4L | Timer/Counter4 - Input Capture Register Low Byte |  |  |  |  |  |  |  | page 161 |
| (0xA5) | TCNT4H | Timer/Counter4-Counter Register High Byte |  |  |  |  |  |  |  | page 158 |
| (0xA4) | TCNT4L | Timer/Counter4 - Counter Register Low Byte |  |  |  |  |  |  |  | page 158 |
| (0xA3) | Reserved | - | - | - | - | - | - | - | - |  |
| (0xA2) | TCCR4C | FOC4A | FOC4B | FOC4C | - | - | - | - | - | page 157 |
| (0xA1) | TCCR4B | ICNC4 | ICES4 | - | WGM43 | WGM42 | CS42 | CS41 | CS40 | page 156 |
| (0xA0) | TCCR4A | COM4A1 | COM4AO | COM4B1 | COM4B0 | COM4C1 | COM4C0 | WGM41 | WGM40 | page 154 |
| (0x9F) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x9E) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x9D) | OCR3CH | Timer/Counter3 - Output Compare Register C High Byte |  |  |  |  |  |  |  | page 159 |
| (0x9C) | OCR3CL | Timer/Counter3 - Output Compare Register C Low Byte |  |  |  |  |  |  |  | page 159 |
| (0x9B) | OCR3BH | Timer/Counter3 - Output Compare Register B High Byte |  |  |  |  |  |  |  | page 159 |
| (0x9A) | OCR3BL | Timer/Counter3 - Output Compare Register B Low Byte |  |  |  |  |  |  |  | page 159 |
| (0x99) | OCR3AH | Timer/Counter3 - Output Compare Register A High Byte |  |  |  |  |  |  |  | page 159 |
| (0x98) | OCR3AL | Timer/Counter3 - Output Compare Register A Low Byte |  |  |  |  |  |  |  | page 159 |
| (0x97) | ICR3H | Timer/Counter3 - Input Capture Register High Byte |  |  |  |  |  |  |  | page 161 |
| (0x96) | ICR3L | Timer/Counter3 - Input Capture Register Low Byte |  |  |  |  |  |  |  | page 161 |
| (0x95) | TCNT3H | Timer/Counter3 - Counter Register High Byte |  |  |  |  |  |  |  | page 158 |
| (0x94) | TCNT3L | Timer/Counter3 - Counter Register Low Byte |  |  |  |  |  |  |  | page 158 |
| (0x93) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x92) | TCCR3C | FOC3A | FOC3B | FOC3C | - | - | - | - | - | page 157 |
| (0x91) | TCCR3B | ICNC3 | ICES3 | - | WGM33 | WGM32 | CS32 | CS31 | CS30 | page 156 |
| (0x90) | TCCR3A | COM3A1 | COM3A0 | COM3B1 | СОМ3B0 | COM3C1 | COM3C0 | WGM31 | WGM30 | page 154 |
| (0x8F) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x8E) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x8D) | OCR1CH | Timer/Counter1 - Output Compare Register C High Byte |  |  |  |  |  |  |  | page 159 |
| (0x8C) | OCR1CL | Timer/Counter1 - Output Compare Register C Low Byte |  |  |  |  |  |  |  | page 159 |
| (0x8B) | OCR1BH | Timer/Counter1 - Output Compare Register B High Byte |  |  |  |  |  |  |  | page 159 |
| (0x8A) | OCR1BL | Timer/Counter1 - Output Compare Register B Low Byte |  |  |  |  |  |  |  | page 159 |
| (0x89) | OCR1AH | Timer/Counter1 - Output Compare Register A High Byte |  |  |  |  |  |  |  | page 159 |
| (0x88) | OCR1AL | Timer/Counter1 - Output Compare Register A Low Byte |  |  |  |  |  |  |  | page 159 |
| (0x87) | ICR1H | Timer/Counter1 - Input Capture Register High Byte |  |  |  |  |  |  |  | page 160 |
| (0x86) | ICR1L | Timer/Counter1 - Input Capture Register Low Byte |  |  |  |  |  |  |  | page 160 |
| (0x85) | TCNT1H | Timer/Counter1 - Counter Register High Byte |  |  |  |  |  |  |  | page 158 |
| (0x84) | TCNT1L | Timer/Counter1 - Counter Register Low Byte |  |  |  |  |  |  |  | page 158 |
| (0x83) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x82) | TCCR1C | FOC1A | FOC1B | FOC1C | - | - | - | - | - | page 157 |
| (0x81) | TCCR1B | ICNC1 | ICES1 | - | WGM13 | WGM12 | CS12 | CS11 | CS10 | page 156 |
| (0x80) | TCCR1A | COM1A1 | COM1A0 | COM1B1 | COM1B0 | COM1C1 | COM1C0 | WGM11 | WGM10 | page 154 |
| (0x7F) | DIDR1 | - | - | - | - | - | - | AIN1D | AINOD | page 267 |
| (0x7E) | DIDR0 | ADC7D | ADC6D | ADC5D | ADC4D | ADC3D | ADC2D | ADC1D | ADCOD | page 287 |
| (0x7D) | DIDR2 | ADC15D | ADC14D | ADC13D | ADC12D | ADC11D | ADC10D | ADC9D | ADC8D | page 288 |
| (0x7C) | ADMUX | REFS1 | REFSO | ADLAR | MUX4 | MUX3 | MUX2 | MUX1 | MUX0 | page 281 |
| (0x7B) | ADCSRB | - | ACME | - | - | MUX5 | ADTS2 | ADTS1 | ADTS0 | page 266, 282, 287 |
| (0x7A) | ADCSRA | ADEN | ADSC | ADATE | ADIF | ADIE | ADPS2 | ADPS1 | ADPS0 | page 285 |
| (0x79) | ADCH |  |  |  | ADC Data | ster High byte |  |  |  | page 286 |


| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0x78) | ADCL | ADC Data Register Low byte |  |  |  |  |  |  |  | page 286 |
| (0x77) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x76) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x75) | XMCRB | XMBK | - | - | - | - | XMM2 | XMM1 | XMM0 | page 38 |
| (0x74) | XMCRA | SRE | SRL2 | SRL1 | SRLO | SRW11 | SRW10 | SRW01 | SRW00 | page 36 |
| (0x73) | TIMSK5 | - | - | ICIE5 | - | OCIE5C | OCIE5B | OCIE5A | TOIE5 | page 162 |
| (0x72) | TIMSK4 | - | - | ICIE4 | - | OCIE4C | OCIE4B | OCIE4A | TOIE4 | page 161 |
| (0x71) | TIMSK3 | - | - | ICIE3 | - | OCIE3C | OCIE3B | OCIE3A | TOIE3 | page 161 |
| (0x70) | TIMSK2 | - | - | - | - | - | OCIE2B | OCIE2A | TOIE2 | page 188 |
| (0x6F) | TIMSK1 | - | - | ICIE1 | - | OCIE1C | OCIE1B | OCIE1A | TOIE1 | page 161 |
| (0x6E) | TIMSK0 | - | - | - | - | - | OCIEOB | OCIEOA | TOIE0 | page 131 |
| (0x6D) | PCMSK2 | PCINT23 | PCINT22 | PCINT21 | PCINT20 | PCINT19 | PCINT18 | PCINT17 | PCINT16 | page 113 |
| (0x6C) | PCMSK1 | PCINT15 | PCINT14 | PCINT13 | PCINT12 | PCINT11 | PCINT10 | PCINT9 | PCINT8 | page 113 |
| (0x6B) | PCMSK0 | PCINT7 | PCINT6 | PCINT5 | PCINT4 | PCINT3 | PCINT2 | PCINT1 | PCINT0 | page 114 |
| (0x6A) | EICRB | ISC71 | ISC70 | ISC61 | ISC60 | ISC51 | ISC50 | ISC41 | ISC40 | page 110 |
| (0x69) | EICRA | ISC31 | ISC30 | ISC21 | ISC20 | ISC11 | ISC10 | ISC01 | ISC00 | page 110 |
| (0x68) | PCICR | - | - | - | - | - | PCIE2 | PCIE1 | PCIEO | page 112 |
| (0x67) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x66) | OSCCAL | Oscillator Calibration Register |  |  |  |  |  |  |  | page 48 |
| (0x65) | PRR1 | - | - | PRTIM5 | PRTIM4 | PRTIM3 | PRUSART3 | PRUSART2 | PRUSART1 | page 56 |
| (0x64) | PRR0 | PRTWI | PRTIM2 | PRTIM0 | - | PRTIM1 | PRSPI | PRUSARTO | PRADC | page 55 |
| (0x63) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x62) | Reserved | - | - | - | - | - | - | - | - |  |
| (0x61) | CLKPR | CLKPCE | - | - | - | CLKPS3 | CLKPS2 | CLKPS1 | CLKPSO | page 48 |
| (0x60) | WDTCSR | WDIF | WDIE | WDP3 | WDCE | WDE | WDP2 | WDP1 | WDP0 | page 65 |
| 0x3F (0x5F) | SREG | 1 | T | H | S | V | N | Z | C | page 13 |
| 0x3E (0x5E) | SPH | SP15 | SP14 | SP13 | SP12 | SP11 | SP10 | SP9 | SP8 | page 15 |
| 0x3D (0x5D) | SPL | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 | page 15 |
| 0x3C (0x5C) | EIND | - | - | - | - | - | - | - | EINDO | page 16 |
| 0x3B (0x5B) | RAMPZ | - | - | - | - | - | - | RAMPZ1 | RAMPZO | page 16 |
| $0 \times 3 \mathrm{~A}(0 \times 5 \mathrm{~A})$ | Reserved | - | - | - | - | - | - | - | - |  |
| 0x39 (0x59) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x38 (0x58) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x37 (0x57) | SPMCSR | SPMIE | RWWSB | SIGRD | RWWSRE | BLBSET | PGWRT | PGERS | SPMEN | page 323 |
| 0x36 (0x56) | Reserved | - | - | - | - | - | - | - | - |  |
| $0 \times 35$ (0x55) | MCUCR | JTD | - | - | PUD | - | - | IVSEL | IVCE | page 64, 108, 96, 301 |
| 0x34 (0x54) | MCUSR | - | - | - | JTRF | WDRF | BORF | EXTRF | PORF | page 301 |
| 0x33 (0x53) | SMCR | - | - | - | - | SM2 | SM1 | SM0 | SE | page 50 |
| 0x32 (0x52) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x31 (0x51) | OCDR | OCDR7 | OCDR6 | OCDR5 | OCDR4 | OCDR3 | OCDR2 | OCDR1 | OCDR0 | page 294 |
| 0x30 (0x50) | ACSR | ACD | ACBG | ACO | ACI | ACIE | ACIC | ACIS1 | ACISO | page 266 |
| 0x2F (0x4F) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x2E (0x4E) | SPDR | SPI Data Register |  |  |  |  |  |  |  | page 199 |
| 0x2D (0x4D) | SPSR | SPIF | WCOL | - | - | - | - | - | SPI2X | page 198 |
| 0x2C (0x4C) | SPCR | SPIE | SPE | DORD | MSTR | CPOL | CPHA | SPR1 | SPR0 | page 197 |
| 0x2B (0x4B) | GPIOR2 | General Purpose I/O Register 2 |  |  |  |  |  |  |  | page 36 |
| 0x2A (0x4A) | GPIOR1 | General Purpose I/O Register 1 |  |  |  |  |  |  |  | page 36 |
| 0x29 (0x49) | Reserved | - | - | - | - | - | - | - | - |  |
| 0x28 (0x48) | OCROB | Timer/Counter0 Output Compare Register B |  |  |  |  |  |  |  | page 130 |
| 0x27 (0x47) | OCROA | Timer/Counter0 Output Compare Register A |  |  |  |  |  |  |  | page 130 |
| 0x26 (0x46) | TCNT0 | Timer/Counter0 (8 Bit) |  |  |  |  |  |  |  | page 130 |
| 0x25 (0x45) | TCCROB | FOCOA | FOCOB | - | - | WGM02 | CSO2 | CS01 | CSOO | page 129 |
| 0x24 (0x44) | TCCROA | COM0A1 | COMOAO | COM0B1 | COMOB0 | - | - | WGM01 | WGM00 | page 126 |
| $0 \times 23$ (0x43) | GTCCR | TSM | - | - | - | - | - | PSRASY | PSRSYNC | page 166, 189 |
| 0x22 (0x42) | EEARH | - | - | - | - |  | PROM Addre | Register High |  | page 34 |
| 0x21 (0x41) | EEARL | EEPROM Address Register Low Byte |  |  |  |  |  |  |  | page 34 |
| 0x20 (0x40) | EEDR | EEPROM Data Register |  |  |  |  |  |  |  | page 34 |
| 0x1F (0x3F) | EECR | - | - | EEPM1 | EEPM0 | EERIE | EEMPE | EEPE | EERE | page 34 |
| 0x1E (0x3E) | GPIOR0 | General Purpose I/O Register 0 |  |  |  |  |  |  |  | page 36 |
| 0x1D (0x3D) | EIMSK | INT7 | INT6 | INT5 | INT4 | INT3 | INT2 | INT1 | INTO | page 111 |
| 0x1C (0x3C) | EIFR | INTF7 | INTF6 | INTF5 | INTF4 | INTF3 | INTF2 | INTF1 | INTF0 | page 112 |
| 0x1B (0x3B) | PCIFR | - | - | - | - | - | PCIF2 | PCIF1 | PCIFO | page 113 |
| 0x1A (0x3A) | TIFR5 | - | - | ICF5 | - | OCF5C | OCF5B | OCF5A | TOV5 | page 162 |
| 0x19 (0x39) | TIFR4 | - | - | ICF4 | - | OCF4C | OCF4B | OCF4A | TOV4 | page 162 |
| 0x18 (0x38) | TIFR3 | - | - | ICF3 | - | OCF3C | OCF3B | OCF3A | TOV3 | page 162 |
| 0x17 (0x37) | TIFR2 | - | - | - | - | - | OCF2B | OCF2A | TOV2 | page 188 |
| 0x16 (0x36) | TIFR1 | - | - | ICF1 | - | OCF1C | OCF1B | OCF1A | TOV1 | page 162 |
| 0x15 (0x35) | TIFR0 | - | - | - | - | - | OCFOB | OCFOA | TOV0 | page 131 |


| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x14 (0x34) | PORTG | - | - | PORTG5 | PORTG4 | PORTG3 | PORTG2 | PORTG1 | PORTG0 | page 98 |
| $0 \times 13$ (0x33) | DDRG | - | - | DDG5 | DDG4 | DDG3 | DDG2 | DDG1 | DDG0 | page 98 |
| $0 \times 12$ (0x32) | PING | - | - | PING5 | PING4 | PING3 | PING2 | PING1 | PING0 | page 98 |
| 0x11 (0x31) | PORTF | PORTF7 | PORTF6 | PORTF5 | PORTF4 | PORTF3 | PORTF2 | PORTF1 | PORTF0 | page 97 |
| $0 \times 10$ (0x30) | DDRF | DDF7 | DDF6 | DDF5 | DDF4 | DDF3 | DDF2 | DDF1 | DDF0 | page 98 |
| 0x0F (0x2F) | PINF | PINF7 | PINF6 | PINF5 | PINF4 | PINF3 | PINF2 | PINF1 | PINFO | page 98 |
| 0x0E (0x2E) | PORTE | PORTE7 | PORTE6 | PORTE5 | PORTE4 | PORTE3 | PORTE2 | PORTE1 | PORTE0 | page 97 |
| 0x0D (0x2D) | DDRE | DDE7 | DDE6 | DDE5 | DDE4 | DDE3 | DDE2 | DDE1 | DDE0 | page 97 |
| 0x0C (0x2C) | PINE | PINE7 | PINE6 | PINE5 | PINE4 | PINE3 | PINE2 | PINE1 | PINE0 | page 98 |
| 0x0B (0x2B) | PORTD | PORTD7 | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | page 97 |
| $0 \times 0 \mathrm{~A}(0 \times 2 \mathrm{~A})$ | DDRD | DDD7 | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | page 97 |
| 0x09 (0x29) | PIND | PIND7 | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | page 97 |
| 0x08 (0x28) | PORTC | PORTC7 | PORTC6 | PORTC5 | PORTC4 | PORTC3 | PORTC2 | PORTC1 | PORTC0 | page 97 |
| 0x07 (0x27) | DDRC | DDC7 | DDC6 | DDC5 | DDC4 | DDC3 | DDC2 | DDC1 | DDC0 | page 97 |
| 0x06 (0x26) | PINC | PINC7 | PINC6 | PINC5 | PINC4 | PINC3 | PINC2 | PINC1 | PINC0 | page 97 |
| 0x05 (0x25) | PORTB | PORTB7 | PORTB6 | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | page 96 |
| 0x04 (0x24) | DDRB | DDB7 | DDB6 | DDB5 | DDB4 | DDB3 | DDB2 | DDB1 | DDB0 | page 96 |
| 0x03 (0x23) | PINB | PINB7 | PINB6 | PINB5 | PINB4 | PINB3 | PINB2 | PINB1 | PINB0 | page 96 |
| 0x02 (0x22) | PORTA | PORTA7 | PORTA6 | PORTA5 | PORTA4 | PORTA3 | PORTA2 | PORTA1 | PORTA0 | page 96 |
| 0x01 (0x21) | DDRA | DDA7 | DDA6 | DDA5 | DDA4 | DDA3 | DDA2 | DDA1 | DDA0 | page 96 |
| 0x00 (0x20) | PINA | PINA7 | PINA6 | PINA5 | PINA4 | PINA3 | PINA2 | PINA1 | PINAO | page 96 |

Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
2. I/O registers within the address range $\$ 00-\$ 1 \mathrm{~F}$ are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions.
3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers $0 \times 00$ to $0 \times 1 \mathrm{~F}$ only.
4. When using the I/O specific commands IN and OUT, the I/O addresses $\$ 00-\$ 3 F$ must be used. When addressing I/O registers as data space using LD and ST instructions, $\$ 20$ must be added to these addresses. The
ATmega640/1280/1281/2560/2561 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from $\$ 60-\$ 1 F F$ in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

## 8. Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC AND LOGIC INSTRUCTIONS |  |  |  |  |  |
| ADD | Rd, Rr | Add two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}$ | Z, C, N, V, H | 1 |
| ADC | Rd, Rr | Add with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$ | Z, C, N, V, H | 1 |
| ADIW | Rdl, K | Add Immediate to Word | Rdh:Rdl $\leftarrow$ Rdh:Rdl + K | Z, C, N, V, S | 2 |
| SUB | Rd, Rr | Subtract two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}$ | Z, C, N, V, H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}$ | Z, C, N, V, H | 1 |
| SBC | Rd, Rr | Subtract with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | Z, C, N, V, H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}-\mathrm{C}$ | Z, C, N, V, H | 1 |
| SBIW | Rdi, K | Subtract Immediate from Word | Rdh:Rdl $\leftarrow$ Rdh:Rdl - K | Z, C, N, V, S | 2 |
| AND | Rd, Rr | Logical AND Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rr}$ | Z, N, V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{K}$ | Z, N, V | 1 |
| OR | Rd, Rr | Logical OR Registers | $\mathrm{Rd} \leftarrow \mathrm{RdvRr}$ | Z, N, V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd}$ v K | Z, N, V | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rr}$ | Z, N, V | 1 |
| COM | Rd | One's Complement | $\mathrm{Rd} \leftarrow 0 \mathrm{xFF}-\mathrm{Rd}$ | Z, C, N, V | 1 |
| NEG | Rd | Two's Complement | Rd $\leftarrow 0 \times 00-\mathrm{Rd}$ | Z, C, N, V, H | 1 |
| SBR | Rd, K | Set Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \mathrm{v}$ K | Z, N, V | 1 |
| CBR | Rd, K | Clear Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet(0 x F F-K)$ | Z, N, V | 1 |
| INC | Rd | Increment | $\mathrm{Rd} \leftarrow \mathrm{Rd}+1$ | Z, N, V | 1 |
| DEC | Rd | Decrement | $\mathrm{Rd} \leftarrow \mathrm{Rd}-1$ | Z, N, V | 1 |
| TST | Rd | Test for Zero or Minus | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rd}$ | Z, N, v | 1 |
| CLR | Rd | Clear Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rd}$ | Z, N, V | 1 |
| SER | Rd | Set Register | $\mathrm{Rd} \leftarrow 0 \mathrm{xFF}$ | None | 1 |
| MUL | Rd, Rr | Multiply Unsigned | $\mathrm{R} 1: \mathrm{R0} 5 \mathrm{Rd} \times \mathrm{Rr}$ | Z, C | 2 |
| MULS | Rd, Rr | Multiply Signed | $\mathrm{R} 1: \mathrm{R0} 0 \leftarrow \mathrm{Rd} \times \mathrm{Rr}$ | Z, C | 2 |
| MULSU | Rd , Rr | Multiply Signed with Unsigned | $\mathrm{R} 1: \mathrm{R0} 5 \mathrm{Rd} \times \mathrm{Rr}$ | Z, C | 2 |
| FMUL | Rd, Rr | Fractional Multiply Unsigned | $\mathrm{R} 1: \mathrm{RO} \leftarrow(\mathrm{Rd} \times \mathrm{Rr}) \ll 1$ | Z, C | 2 |
| FMULS | Rd, Rr | Fractional Multiply Signed | $\mathrm{R} 1: \mathrm{RO} \leftarrow(\mathrm{Rd} \times \mathrm{Rr}) \ll 1$ | Z, C | 2 |
| FMULSU | Rd, Rr | Fractional Multiply Signed with Unsigned | $\mathrm{R} 1: \mathrm{RO} \leftarrow(\mathrm{Rd} \times \mathrm{Rr}) \ll 1$ | Z, C | 2 |
| BRANCH INSTRUCTIONS |  |  |  |  |  |
| RJMP | k | Relative Jump | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 2 |
| IJMP |  | Indirect Jump to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 2 |
| EIJMP |  | Extended Indirect Jump to (Z) | PC $\leftarrow$ (EIND:Z) | None | 2 |
| JMP | k | Direct Jump | $\mathrm{PC} \leftarrow \mathrm{k}$ | None | 3 |
| RCALL | k | Relative Subroutine Call | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 4 |
| ICALL |  | Indirect Call to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 4 |
| EICALL |  | Extended Indirect Call to (Z) | PC $\leftarrow(E I N D: Z)$ | None | 4 |
| CALL | k | Direct Subroutine Call | $\mathrm{PC} \leftarrow \mathrm{k}$ | None | 5 |
| RET |  | Subroutine Return | $\mathrm{PC} \leftarrow$ STACK | None | 5 |
| RETI |  | Interrupt Return | $\mathrm{PC} \leftarrow$ STACK | 1 | 5 |
| CPSE | Rd, Rr | Compare, Skip if Equal | if ( $\mathrm{Rd}=\mathrm{Rr}$ ) $\mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| CP | Rd, Rr | Compare | Rd - Rr | Z, N, V, C, H | 1 |
| CPC | Rd, Rr | Compare with Carry | Rd - Rr - C | Z, N, V, C, H | 1 |
| CPI | Rd, K | Compare Register with Immediate | Rd-K | Z, N, V, C, H | 1 |
| SBRC | Rr, b | Skip if Bit in Register Cleared | if $(\operatorname{Rr}(\mathrm{b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBRS | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register is Set | if $(\operatorname{Rr}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2/3 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if $(P(b)=0) P C \leftarrow P C+2$ or 3 | None | 1/2/3 |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if $(P(b)=1) P C \leftarrow P C+2$ or 3 | None | 1/2/3 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) = 1) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) $=0$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BREQ | k | Branch if Equal | if $(\mathrm{Z}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRNE | k | Branch if Not Equal | if $(\mathrm{Z}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRCS | k | Branch if Carry Set | if ( $\mathrm{C}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if ( $\mathrm{C}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if ( $\mathrm{C}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLO | k | Branch if Lower | if ( $\mathrm{C}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRMI | k | Branch if Minus | if ( $\mathrm{N}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRPL | k | Branch if Plus | if ( $\mathrm{N}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if $(\mathrm{N} \oplus \mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLT | k | Branch if Less Than Zero, Signed | if $(\mathrm{N} \oplus \mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHS | k | Branch if Half Carry Flag Set | if $(\mathrm{H}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHC | k | Branch if Half Carry Flag Cleared | if ( $\mathrm{H}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTS | k | Branch if T Flag Set | if ( $\mathrm{T}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTC | k | Branch if T Flag Cleared | if $(\mathrm{T}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVS | k | Branch if Overflow Flag is Set | if ( $\mathrm{V}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |


| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BRVC | k | Branch if Overflow Flag is Cleared | if $(\mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRIE | k | Branch if Interrupt Enabled | if ( $\mathrm{I}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if $(1=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BIT AND BIT-TEST INSTRUCTIONS |  |  |  |  |  |
| SBI | P, b | Set Bit in I/O Register | $1 / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 1$ | None | 2 |
| CBI | P, b | Clear Bit in I/O Register | $\mathrm{I} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 0$ | None | 2 |
| LSL | Rd | Logical Shift Left | $\mathrm{Rd}(\mathrm{n}+1) \leftarrow \operatorname{Rd}(\mathrm{n}), \mathrm{Rd}(0) \leftarrow 0$ | Z, C, N, V | 1 |
| LSR | Rd | Logical Shift Right | $\operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \operatorname{Rd}(7) \leftarrow 0$ | Z, C, N, V | 1 |
| ROL | Rd | Rotate Left Through Carry | $\operatorname{Rd}(0) \leftarrow \mathrm{C}, \mathrm{Rd}(\mathrm{n}+1) \leftarrow \operatorname{Rd}(\mathrm{n}), \mathrm{C} \leftarrow \operatorname{Rd}(7)$ | Z, C, N, V | 1 |
| ROR | Rd | Rotate Right Through Carry | $\operatorname{Rd}(7) \leftarrow C, \operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{C} \leftarrow \operatorname{Rd}(0)$ | Z, C, N, V | 1 |
| ASR | Rd | Arithmetic Shift Right | $\operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \mathrm{n}=0 . .6$ | Z, C, N, V | 1 |
| SWAP | Rd | Swap Nibbles | $\operatorname{Rd}(3.0) \leftarrow \operatorname{Rd}(7 . .4), \operatorname{Rd}(7 . .4) \leftarrow \operatorname{Rd}(3 . .0)$ | None | 1 |
| BSET | s | Flag Set | SREG(s) $\leftarrow 1$ | SREG(s) | 1 |
| BCLR | s | Flag Clear | SREG(s) $\leftarrow 0$ | SREG(s) | 1 |
| BST | $\mathrm{Rr}, \mathrm{b}$ | Bit Store from Register to $T$ | $\mathrm{T} \leftarrow \operatorname{Rr}(\mathrm{b})$ | T | 1 |
| BLD | Rd, b | Bit load from T to Register | $\operatorname{Rd}(\mathrm{b}) \leftarrow \mathrm{T}$ | None | 1 |
| SEC |  | Set Carry | $C \leftarrow 1$ | C | 1 |
| CLC |  | Clear Carry | $\mathrm{C} \leftarrow 0$ | C | 1 |
| SEN |  | Set Negative Flag | $N \leftarrow 1$ | N | 1 |
| CLN |  | Clear Negative Flag | $\mathrm{N} \leftarrow 0$ | N | 1 |
| SEZ |  | Set Zero Flag | $\mathrm{Z} \leftarrow 1$ | Z | 1 |
| CLZ |  | Clear Zero Flag | $\mathrm{Z} \leftarrow 0$ | Z | 1 |
| SEI |  | Global Interrupt Enable | $1 \leftarrow 1$ | 1 | 1 |
| CLI |  | Global Interrupt Disable | $1 \leftarrow 0$ | 1 | 1 |
| SES |  | Set Signed Test Flag | $\mathrm{S} \leftarrow 1$ | S | 1 |
| CLS |  | Clear Signed Test Flag | $\mathrm{S} \leftarrow 0$ | S | 1 |
| SEV |  | Set Twos Complement Overflow. | $\mathrm{V} \leftarrow 1$ | V | 1 |
| CLV |  | Clear Twos Complement Overflow | $\mathrm{V} \leftarrow 0$ | V | 1 |
| SET |  | Set T in SREG | $\mathrm{T} \leftarrow 1$ | T | 1 |
| CLT |  | Clear T in SREG | $\mathrm{T} \leftarrow 0$ | T | 1 |
| SEH |  | Set Half Carry Flag in SREG | $\mathrm{H} \leftarrow 1$ | H | 1 |
| CLH |  | Clear Half Carry Flag in SREG | $\mathrm{H} \leftarrow 0$ | H | 1 |
| DATA TRANSFER INSTRUCTIONS |  |  |  |  |  |
| MOV | Rd, Rr | Move Between Registers | $\mathrm{Rd} \leftarrow \mathrm{Rr}$ | None | 1 |
| MOVW | Rd, Rr | Copy Register Word | $\mathrm{Rd}+1: \mathrm{Rd} \leftarrow \mathrm{Rr}+1: \mathrm{Rr}$ | None | 1 |
| LDI | Rd, K | Load Immediate | $\mathrm{Rd} \leftarrow \mathrm{K}$ | None | 1 |
| LD | Rd, X | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, $\mathrm{X}_{+}$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{X}), \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| LD | Rd, - X | Load Indirect and Pre-Dec. | $\mathrm{X} \leftarrow \mathrm{X}-1, \mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, Y | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LD | Rd, $\mathrm{Y}+$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Y}), \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| LD | Rd, -Y | Load Indirect and Pre-Dec. | $\mathrm{Y} \leftarrow \mathrm{Y}-1, \mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LDD | Rd, $\mathrm{Y}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$ | None | 2 |
| LD | Rd, Z | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LD | Rd, $\mathrm{Z}_{+}$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-Dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1, \mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LDD | Rd, $\mathrm{Z}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Z}+\mathrm{q})$ | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | $\mathrm{Rd} \leftarrow(\mathrm{k})$ | None | 2 |
| ST | $\mathrm{X}, \mathrm{Rr}$ | Store Indirect | $(\mathrm{X}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | X C , Rr | Store Indirect and Post-Inc. | $(\mathrm{X}) \leftarrow \mathrm{Rr}, \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| ST | - X, Rr | Store Indirect and Pre-Dec. | $\mathrm{X} \leftarrow \mathrm{X}-1,(\mathrm{X}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{Y}, \mathrm{Rr}$ | Store Indirect | $(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | Y+, Rr | Store Indirect and Post-Inc. | $(\mathrm{Y}) \leftarrow \mathrm{Rr}, \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| ST | - Y, Rr | Store Indirect and Pre-Dec. | $\mathrm{Y} \leftarrow \mathrm{Y}-1,(\mathrm{Y}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | $\mathrm{Y}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(\mathrm{Y}+\mathrm{q}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | $\mathrm{Z}, \mathrm{Rr}$ | Store Indirect | $(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | Z + , Rr | Store Indirect and Post-Inc. | $(\mathrm{Z}) \leftarrow \mathrm{Rr}, \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| ST | -Z, Rr | Store Indirect and Pre-Dec. | $Z \leftarrow Z-1,(Z) \leftarrow R \mathrm{Rr}$ | None | 2 |
| STD | $\mathrm{Z}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(\mathrm{Z}+\mathrm{q}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STS | k, Rr | Store Direct to SRAM | $(\mathrm{k}) \leftarrow \mathrm{Rr}$ | None | 2 |
| LPM |  | Load Program Memory | $\mathrm{R} 0 \leftarrow(\mathrm{Z})$ | None | 3 |
| LPM | Rd, Z | Load Program Memory | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 3 |
| LPM | Rd, $\mathrm{Z}_{+}$ | Load Program Memory and Post-Inc | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 3 |
| ELPM |  | Extended Load Program Memory | R0 $\leftarrow($ RAMPZ:Z) | None | 3 |
| ELPM | Rd, Z | Extended Load Program Memory | $\mathrm{Rd} \leftarrow(\mathrm{RAMPZ}: Z)$ | None | 3 |
| ELPM | Rd, $\mathrm{Z}+$ | Extended Load Program Memory | Rd $\leftarrow($ RAMPZ:Z), RAMPZ:Z $\leftarrow$ RAMPZ:Z +1 | None | 3 |
| SPM |  | Store Program Memory | $(\mathrm{Z}) \leftarrow \mathrm{R} 1: \mathrm{R0}$ | None | - |
| IN | Rd, P | In Port | $\mathrm{Rd} \leftarrow \mathrm{P}$ | None | 1 |


| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OUT | P, Rr | Out Port | $\mathrm{P} \leftarrow \mathrm{Rr}$ | None | 1 |
| PUSH | Rr | Push Register on Stack | STACK $\leftarrow \mathrm{Rr}$ | None | 2 |
| POP | Rd | Pop Register from Stack | $\mathrm{Rd} \leftarrow$ STACK | None | 2 |
| MCU CONTROL INSTRUCTIONS |  |  |  |  |  |
| NOP |  | No Operation |  | None | 1 |
| SLEEP |  | Sleep | (see specific descr. for Sleep function) | None | 1 |
| WDR |  | Watchdog Reset | (see specific descr. for WDR/timer) | None | 1 |
| BREAK |  | Break | For On-chip Debug Only | None | N/A |

Note: EICALL and EIJMP do not exist in ATmega640/1280/1281. ELPM does not exist in ATmega640.

## 9. Ordering Information

### 9.1 ATmega640

| Speed [MHz] ${ }^{(2)}$ | Power Supply | Ordering Code | Package ${ }^{(1)(3)}$ | Operation Range |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 1.8-5.5V | ATmega640V-8AU <br> ATmega640V-8AUR ${ }^{(4)}$ <br> ATmega640V-8CU <br> ATmega640V-8CUR ${ }^{(4)}$ | $\begin{aligned} & 100 \mathrm{~A} \\ & 100 \mathrm{~A} \\ & 100 \mathrm{C} 1 \\ & 100 \mathrm{C} \end{aligned}$ | Industrial ( $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ) |
| 16 | 2.7-5.5V | ATmega640-16AU <br> ATmega640-16AUR ${ }^{(4)}$ <br> ATmega640-16CU <br> ATmega640-16CUR ${ }^{(4)}$ | $\begin{aligned} & 100 \mathrm{~A} \\ & 100 \mathrm{~A} \\ & 100 \mathrm{C} 1 \\ & 100 \mathrm{C} 1 \end{aligned}$ |  |

Notes: 1. This device can also be supplied in wafer form. Contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. See "Speed Grades" on page 357.
3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
4. Tape \& Reel.

| Package Type |  |
| :--- | :--- |
| $\mathbf{1 0 0 A}$ | 100-lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP) |
| $\mathbf{1 0 0 C 1}$ | 100-ball, Chip Ball Grid Array (CBGA) |

### 9.2 ATmega1280

| Speed [ MHz$]^{(2)}$ | Power Supply | Ordering Code | Package ${ }^{(1)(3)}$ | Operation Range |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 1.8V-5.5V | ATmega1280V-8AU <br> ATmega1280V-8AUR ${ }^{(4)}$ <br> ATmega1280V-8CU <br> ATmega1280V-8CUR ${ }^{(4)}$ | $\begin{aligned} & 100 \mathrm{~A} \\ & 100 \mathrm{~A} \\ & 100 \mathrm{C} 1 \\ & 100 \mathrm{C} 1 \end{aligned}$ | Industrial ( $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ) |
| 16 | 2.7V-5.5V | ATmega1280-16AU <br> ATmega1280-16AUR ${ }^{(4)}$ <br> ATmega1280-16CU <br> ATmega1280-16CUR ${ }^{(4)}$ | $\begin{aligned} & 100 \mathrm{~A} \\ & 100 \mathrm{~A} \\ & 100 \mathrm{C} 1 \\ & 100 \mathrm{C} 1 \end{aligned}$ |  |

Notes: 1. This device can also be supplied in wafer form. Contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. See "Speed Grades" on page 357.
3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
4. Tape \& Reel.

| Package Type |  |
| :--- | :--- |
| $\mathbf{1 0 0 A}$ | 100-lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP) |
| $\mathbf{1 0 0 C 1}$ | 100-ball, Chip Ball Grid Array (CBGA) |

### 9.3 ATmega1281

| Speed [MHz] ${ }^{(2)}$ | Power Supply | Ordering Code | Package ${ }^{(1)(3)}$ | Operation Range |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 1.8-5.5V | ATmega1281V-8AU <br> ATmega1281V-8AUR ${ }^{(4)}$ <br> ATmega1281V-8MU <br> ATmega1281V-8MUR ${ }^{(4)}$ | 64A <br> 64A <br> 64M2 <br> 64M2 | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
| 16 | 2.7-5.5V | ATmega1281-16AU <br> ATmega1281-16AUR ${ }^{(4)}$ <br> ATmega1281-16MU <br> ATmega1281-16MUR ${ }^{(4)}$ | $\begin{aligned} & \text { 64A } \\ & 64 \mathrm{~A} \\ & 64 \mathrm{M} 2 \\ & 64 \mathrm{M} 2 \end{aligned}$ |  |

Notes: 1. This device can also be supplied in wafer form. Contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. See "Speed Grades" on page 357.
3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
4. Tape \& Reel.

| Package Type |  |
| :--- | :--- |
| 64A | 64-lead, Thin $(1.0 \mathrm{~mm})$ Plastic Gull Wing Quad Flat Package (TQFP) |
| 64M2 | 64-pad, $9 \mathrm{~mm} \times 9 \mathrm{~mm} \times 1.0 \mathrm{~mm}$ Body, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF) |

### 9.4 ATmega2560

| Speed [MHz] ${ }^{(2)}$ | Power Supply | Ordering Code | Package ${ }^{(1)(3)}$ | Operation Range |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 1.8V-5.5V | ATmega2560V-8AU <br> ATmega2560V-8AUR ${ }^{(4)}$ <br> ATmega2560V-8CU <br> ATmega2560V-8CUR ${ }^{(4)}$ | $\begin{gathered} \hline 100 \mathrm{~A} \\ 100 \mathrm{~A} \\ 100 \mathrm{C} 1 \\ 100 \mathrm{C} 1 \end{gathered}$ | Industrial ( $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ) |
| 16 | 4.5V-5.5V | ATmega2560-16AU <br> ATmega2560-16AUR ${ }^{(4)}$ <br> ATmega2560-16CU <br> ATmega2560-16CUR ${ }^{(4)}$ | $\begin{gathered} 100 \mathrm{~A} \\ 100 \mathrm{~A} \\ 100 \mathrm{C} 1 \\ 100 \mathrm{C} 1 \end{gathered}$ |  |

Notes: 1. This device can also be supplied in wafer form. Contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. See "Speed Grades" on page 357.
3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
4. Tape \& Reel.

| Package Type |  |
| :--- | :--- |
| $\mathbf{1 0 0 A}$ | 100-lead, Thin (1.0mm) Plastic Gull Wing Quad Flat Package (TQFP) |
| $\mathbf{1 0 0 C 1}$ | 100-ball, Chip Ball Grid Array (CBGA) |

### 9.5 ATmega2561

| Speed [MHz] ${ }^{(2)}$ | Power Supply | Ordering Code | Package ${ }^{(1)(3)}$ | Operation Range |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 1.8V-5.5V | ATmega2561V-8AU <br> ATmega2561V-8AUR ${ }^{(4)}$ <br> ATmega2561V-8MU <br> ATmega2561V-8MUR ${ }^{(4)}$ | $\begin{aligned} & \text { 64A } \\ & 64 \mathrm{~A} \\ & 64 \mathrm{M} 2 \\ & 64 \mathrm{M} 2 \end{aligned}$ | $\begin{gathered} \text { Industrial } \\ \left(-40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}\right) \end{gathered}$ |
| 16 | 4.5V-5.5V | ATmega2561-16AU <br> ATmega2561-16AUR ${ }^{(4)}$ <br> ATmega2561-16MU <br> ATmega2561-16MUR ${ }^{(4)}$ | 64A <br> 64A <br> 64M2 <br> 64M2 |  |

Notes: 1. This device can also be supplied in wafer form.Contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. See "Speed Grades" on page 357.
3. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
4. Tape \& Reel.

## Package Type

| 64A | 64-lead, Thin $(1.0 \mathrm{~mm})$ Plastic Gull Wing Quad Flat Package (TQFP) |
| :--- | :--- |
| 64M2 | $64-$ pad, $9 \mathrm{~mm} \times 9 \mathrm{~mm} \times 1.0 \mathrm{~mm}$ Body, Quad Flat No-lead/Micro Lead Frame Package (QFN/MLF) |

## 10. Packaging Information

### 10.1 100A



COMMON DIMENSIONS
(Unit of Measure = mm)

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| A | - | - | 1.20 |  |
| A1 | 0.05 | - | 0.15 |  |
| A2 | 0.95 | 1.00 | 1.05 |  |
| D | 15.75 | 16.00 | 16.25 |  |
| D1 | 13.90 | 14.00 | 14.10 | Note 2 |
| E | 15.75 | 16.00 | 16.25 |  |
| E1 | 13.90 | 14.00 | 14.10 | Note 2 |
| B | 0.17 | - | 0.27 |  |
| C | 0.09 | - | 0.20 |  |
| L | 0.45 | - | 0.75 |  |
| e | 0.50 TYP |  |  |  |

2010-10-20

| 14 Package Drawing Contact: packagedrawings@atmel.com | TITLE <br> 100A, 100-lead, $14 \times 14$ mm Body Size, 1.0 mm Body Thickness, 0.5 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) | DRAWING NO. 100A | REV. <br> D |
| :---: | :---: | :---: | :---: |

### 10.2100 C 1



### 10.3 64A



COMMON DIMENSIONS
(Unit of measure $=\mathrm{mm}$ )

| SYMBOL | MIN | NOM | MAX | NOTE |
| :---: | :---: | :---: | :---: | :---: |
| A | - | - | 1.20 |  |
| A1 | 0.05 | - | 0.15 |  |
| A2 | 0.95 | 1.00 | 1.05 |  |
| D | 15.75 | 16.00 | 16.25 |  |
| D1 | 13.90 | 14.00 | 14.10 | Note 2 |
| E | 15.75 | 16.00 | 16.25 |  |
| E1 | 13.90 | 14.00 | 14.10 | Note 2 |
| B | 0.30 | - | 0.45 |  |
| C | 0.09 | - | 0.20 |  |
| L | 0.45 | - | 0.75 |  |
| e | 0.80 TYP |  |  |  |

2010-10-20
Notes:
1.This package conforms to JEDEC reference MS-026, Variation AEB.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
3 . Lead coplanarity is 0.10 mm maximum.

Atmel | 2325 Orchard Parkway |
| :--- |
| San Jose, CA 95131 |

San Jose, CA 95131
DRAWING NO. REV.
64A, 64-lead, $14 \times 14 \mathrm{~mm}$ Body Size, 1.0mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

### 10.4 64M2



## 11. Errata

### 11.1 ATmega640 rev. B

- Inaccurate ADC conversion in differential mode with $200 \times$ gain
- High current consumption in sleep mode

1. Inaccurate ADC conversion in differential mode with $200 \times$ gain

With AVCC $<3.6 \mathrm{~V}$, random conversions will be inaccurate. Typical absolute accuracy may reach 64 LSB.

## Problem Fix/Workaround

None.
2. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

## Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

### 11.2 ATmega640 rev. A

- Inaccurate ADC conversion in differential mode with 200× gain
- High current consumption in sleep mode

1. Inaccurate ADC conversion in differential mode with $200 \times$ gain

With AVCC $<3.6 \mathrm{~V}$, random conversions will be inaccurate. Typical absolute accuracy may reach 64 LSB.

## Problem Fix/Workaround

None.
2. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/Workaround
Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

### 11.3 ATmega1280 rev. B

- High current consumption in sleep mode

1. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEl instruction.

## Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

### 11.4 ATmega1280 rev. A

- Inaccurate ADC conversion in differential mode with $200 \times$ gain
- High current consumption in sleep mode

1. Inaccurate ADC conversion in differential mode with $200 \times$ gain

With AVCC $<3.6 \mathrm{~V}$, random conversions will be inaccurate. Typical absolute accuracy may reach 64 LSB.

## Problem Fix/Workaround

None.
2. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/Workaround
Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

### 11.5 ATmega1281 rev. B

- High current consumption in sleep mode

1. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.
Problem Fix/Workaround
Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

### 11.6 ATmega1281 rev. A

- Inaccurate ADC conversion in differential mode with 200× gain
- High current consumption in sleep mode

1. Inaccurate ADC conversion in differential mode with 200x gain

With AVCC $<3.6 \mathrm{~V}$, random conversions will be inaccurate. Typical absolute accuracy may reach 64 LSB.
Problem Fix/Workaround
None.
2. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

Problem Fix/Workaround
Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

### 11.7 ATmega2560 rev. F

- ADC differential input amplification by 46dB (200x) not functional

1. ADC differential input amplification by 46 dB (200x) not functional Problem Fix/Workaround None.

### 11.8 ATmega2560 rev. E

No known errata.

### 11.9 ATmega2560 rev. D

Not sampled.

### 11.10 ATmega2560 rev. C

- High current consumption in sleep mode

1. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEl instruction.

## Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

### 11.11 ATmega2560 rev. B

Not sampled.

### 11.12 ATmega2560 rev. A

- Non-Read-While-Write area of flash not functional
- Part does not work under 2.4 volts
- Incorrect ADC reading in differential mode
- Internal ADC reference has too low value
- IN/OUT instructions may be executed twice when Stack is in external RAM
- EEPROM read from application code does not work in Lock Bit Mode 3

1. Non-Read-While-Write area of flash not functional

The Non-Read-While-Write area of the flash is not working as expected. The problem is related to the speed of the part when reading the flash of this area.

## Problem Fix/Workaround

- Only use the first 248K of the flash.
- If boot functionality is needed, run the code in the Non-Read-While-Write area at maximum 1/4th of the maximum frequency of the device at any given voltage. This is done by writing the CLKPR register before entering the boot section of the code.

2. Part does not work under 2.4 volts

The part does not execute code correctly below 2.4 volts.

## Problem Fix/Workaround

Do not use the part at voltages below 2.4 volts.
3. Incorrect ADC reading in differential mode

The ADC has high noise in differential mode. It can give up to 7 LSB error.
Problem Fix/Workaround
Use only the 7 MSB of the result when using the ADC in differential mode.
4. Internal ADC reference has too low value

The internal ADC reference has a value lower than specified.

## Problem Fix/Workaround

- Use AVCC or external reference.
- The actual value of the reference can be measured by applying a known voltage to the ADC when using the internal reference. The result when doing later conversions can then be calibrated.

5. IN/OUT instructions may be executed twice when Stack is in external RAM

If either an IN or an OUT instruction is executed directly before an interrupt occurs and the stack pointer is located in external ram, the instruction will be executed twice. In some cases this will cause a problem, for example:

- If reading SREG it will appear that the I-flag is cleared.
- If writing to the PIN registers, the port will toggle twice.
- If reading registers with interrupt flags, the flags will appear to be cleared.


## Problem Fix/Workaround

There are two application workarounds, where selecting one of them, will be omitting the issue:

- Replace IN and OUT with LD/LDS/LDD and ST/STS/STD instructions.
- Use internal RAM for stack pointer.

6. EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code.
Problem Fix/Workaround
Do not set Lock Bit Protection Mode 3 when the application code needs to read from EEPROM.

### 11.13 ATmega2561 rev. F

- ADC differential input amplification by 46dB (200x) not functional

1. ADC differential input amplification by 46 dB (200x) not functional Problem Fix/Workaround None.

### 11.14 ATmega2561 rev. E

No known errata.

### 11.15 ATmega2561 rev. D

Not sampled.

### 11.16 ATmega2561 rev. C

- High current consumption in sleep mode.

1. High current consumption in sleep mode

If a pending interrupt cannot wake the part up from the selected sleep mode, the current consumption will increase during sleep when executing the SLEEP instruction directly after a SEI instruction.

## Problem Fix/Workaround

Before entering sleep, interrupts not used to wake the part from the sleep mode should be disabled.

### 11.17 ATmega2561 rev. B

Not sampled.

### 11.18 ATmega2561 rev. A

- Non-Read-While-Write area of flash not functional
- Part does not work under 2.4 Volts
- Incorrect ADC reading in differential mode
- Internal ADC reference has too low value
- IN/OUT instructions may be executed twice when Stack is in external RAM
- EEPROM read from application code does not work in Lock Bit Mode 3

1. Non-Read-While-Write area of flash not functional

The Non-Read-While-Write area of the flash is not working as expected. The problem is related to the speed of the part when reading the flash of this area.

## Problem Fix/Workaround

- Only use the first 248K of the flash.
- If boot functionality is needed, run the code in the Non-Read-While-Write area at maximum 1/4th of the maximum frequency of the device at any given voltage. This is done by writing the CLKPR register before entering the boot section of the code.


## 2. Part does not work under 2.4 volts

The part does not execute code correctly below 2.4 volts.

## Problem Fix/Workaround

Do not use the part at voltages below 2.4 volts.
3. Incorrect ADC reading in differential mode

The ADC has high noise in differential mode. It can give up to 7 LSB error.

## Problem Fix/Workaround

Use only the 7 MSB of the result when using the ADC in differential mode.

## 4. Internal ADC reference has too low value

The internal ADC reference has a value lower than specified.
Problem Fix/Workaround

- Use AVCC or external reference.
- The actual value of the reference can be measured by applying a known voltage to the ADC when using the internal reference. The result when doing later conversions can then be calibrated.

5. IN/OUT instructions may be executed twice when Stack is in external RAM

If either an IN or an OUT instruction is executed directly before an interrupt occurs and the stack pointer is located in external ram, the instruction will be executed twice. In some cases this will cause a problem, for example:

- If reading SREG it will appear that the I-flag is cleared.
- If writing to the PIN registers, the port will toggle twice.
- If reading registers with interrupt flags, the flags will appear to be cleared.


## Problem Fix/Workaround

There are two application workarounds, where selecting one of them, will be omitting the issue:

- Replace IN and OUT with LD/LDS/LDD and ST/STS/STD instructions.
- Use internal RAM for stack pointer.

6. EEPROM read from application code does not work in Lock Bit Mode 3

When the Memory Lock Bits LB2 and LB1 are programmed to mode 3, EEPROM read does not work from the application code.

## Problem Fix/Workaround

Do not set Lock Bit Protection Mode 3 when the application code needs to read from EEPROM.

Atmel ${ }^{\circledR}$, Atmel logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for 8 -bit Microcontrollers - MCU category:
Click to view products by Atmel manufacturer:
Other Similar products are found below :
009936B CY8C20524-12PVXIT CY8C28433-24PVXIT MB95F012KPFT-G-SNE2 MB95F013KPMC-G-SNE2 MB95F263KPF-G-SNE2 MB95F264KPFT-G-SNE2 MB95F398KPMC-G-SNE2 MB95F478KPMC2-G-SNE2 MB95F562KPF-G-SNE2 MB95F564KPF-G-SNE2 MB95F634KPMC-G-SNE2 MB95F636KWQN-G-SNE1 MB95F696KPMC-G-SNE2 MB95F698KPMC1-G-SNE2 MB95F698KPMC2-GSNE2 MB95F698KPMC-G-SNE2 MB95F818KPMC1-G-SNE2 MC908JK1ECDWER MC9S08PA32AVLD MC9S08PT60AVLD R5F1076CMSPV0 R5F5631ECDFBV0 C8051F389-B-GQ C8051F392-A-GMR ISD-ES1600_USB_PROG 901015X S9S08SL8F1CTJR STM8TL53G4U6 PIC16F877-04/P-B R5F10Y17ASP\#30 CY8C3MFIDOCK-125 403708R MB95F354EPF-G-SNE2 MB95F564KPFT-GSNE2 MB95F564KWQN-G-SNE1 MB95F636KP-G-SH-SNE2 MB95F636KPMC-G-SNE2 MB95F694KPMC-G-SNE2 MB95F778JPMC1-G-SNE2 MB95F818KPMC-G-SNE2 MC908QY8CDWER MC9S08PT16AVLD MC9S08PT32AVLH MC9S08PT60AVLC MC9S08PT60AVLH C8051F500-IQR 400801H LC87F0G08AUJA-AH $\underline{026923 \mathrm{G}}$

