Cyclone V Device Overview



CV-51001 Subscribe Send Feedback

The Cyclone[®] V devices are designed to simultaneously accommodate the shrinking power consumption, cost, and time-to-market requirements; and the increasing bandwidth requirements for high-volume and cost-sensitive applications.

Enhanced with integrated transceivers and hard memory controllers, the Cyclone V devices are suitable for applications in the industrial, wireless and wireline, military, and automotive markets.

Related Information

Cyclone V Device Handbook: Known Issues Lists the planned updates to the Cyclone V Device Handbook chapters.

Key Advantages of Cyclone V Devices

Table 1: Key Advantages of the Cyclone V Device Family

| Advantage | Supporting Feature |
|--|--|
| Lower power consumption | Built on TSMC's 28 nm low-power (28LP) process technology and includes an abundance of hard intellectual property (IP) blocks Up to 40% lower power consumption than the previous generation device |
| Improved logic integration and differentiation capabil- ities | 8-input adaptive logic module (ALM) Up to 13.59 megabits (Mb) of embedded memory Variable-precision digital signal processing (DSP) blocks |
| Increased bandwidth capacity | 3.125 gigabits per second (Gbps) and 6.144 Gbps transceiversHard memory controllers |
| Hard processor system (HPS) with integrated ARM [®] Cortex [™] -A9 MPCore processor | Tight integration of a dual-core ARM Cortex-A9 MPCore processor, hard IP, and an FPGA in a single Cyclone V system-on-a-chip (SoC) Supports over 128 Gbps peak bandwidth with integrated data coherency between the processor and the FPGA fabric |

© 2016 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.



| Advantage | Supporting Feature |
|--------------------|---|
| Lowest system cost | Requires only two core voltages to operate Available in low-cost wirebond packaging Includes innovative features such as Configuration via Protocol (CvP) and partial reconfiguration |

Summary of Cyclone V Features

Table 2: Summary of Features for Cyclone V Devices

| Feature | | Description | | | | | | |
|---------------------------------|---|---|--|--|--|--|--|--|
| Technology | TSMC's 28-nm lov1.1 V core voltage | TSMC's 28-nm low-power (28LP) process technology 1.1 V core voltage | | | | | | |
| Packaging | Wirebond low-halogen packages Multiple device densities with compatible package footprints for seamless migration between different device densities RoHS-compliant and leaded⁽¹⁾options | | | | | | | |
| High-performance FPGA fabric | Enhanced 8-input ALM with four registers | | | | | | | |
| Internal memory blocks | M10K—10-kilobits (Kb) memory blocks with soft error correction code (ECC) Memory logic array block (MLAB)—640-bit distributed LUTRAM where you can use up to 25% of the ALMs as MLAB memory | | | | | | | |
| Embedded Hard IP blocks | Variable-precision DSP | Native support for up to three signal processing precision levels (three 9 x 9, two 18 x 18, or one 27 x 27 multiplier) in the same variable-precision DSP block 64-bit accumulator and cascade Embedded internal coefficient memory Preadder/subtractor for improved efficiency | | | | | | |
| | Memory controller | DDR3, DDR2, and LPDDR2 with 16 and 32 bit ECC support | | | | | | |
| | Embedded transceiver I/O | PCI Express [®] (PCIe [®]) Gen2 and Gen1 (x1, x2, or x4) hard IP with multifunction support, endpoint, and root port | | | | | | |
| Clock networks | Up to 550 MHz global clock network Global, quadrant, and peripheral clock networks Clock networks that are not used can be powered down to reduce dynamic power | | | | | | | |

⁽¹⁾ Contact Altera for availability.

Cyclone V Device Overview



| Feature | Description |
|--|--|
| Phase-locked loops (PLLs) | Precision clock synthesis, clock delay compensation, and zero delay buffering (ZDB) Integer mode and fractional mode |
| FPGA General- purpose I/Os (GPIOs) | 875 megabits per second (Mbps) LVDS receiver and 840 Mbps LVDS transmitter 400 MHz/800 Mbps external memory interface On-chip termination (OCT) 3.3 V support with up to 16 mA drive strength |
| Low-power high- speed serial interface | 614 Mbps to 6.144 Gbps integrated transceiver speed Transmit pre-emphasis and receiver equalization Dynamic partial reconfiguration of individual channels |
| HPS (Cyclone V SE, SX, and ST devices only) | Single or dual-core ARM Cortex-A9 MPCore processor-up to 925 MHz maximum frequency with support for symmetric and asymmetric multiprocessing Interface peripherals—10/100/1000 Ethernet media access control (EMAC), USB 2.0 On-The-GO (OTG) controller, quad serial peripheral interface (QSPI) flash controller, NAND flash controller, Secure Digital/MultiMediaCard (SD/MMC) controller, UART, controller area network (CAN), serial peripheral interface (SPI), I²C interface, and up to 85 HPS GPIO interfaces System peripherals—general-purpose timers, watchdog timers, direct memory access (DMA) controller, FPGA configuration manager, and clock and reset managers On-chip RAM and boot ROM HPS-FPGA bridges—include the FPGA-to-HPS, HPS-to-FPGA, and lightweight HPS-to-FPGA bridges that allow the FPGA fabric to issue transactions to slaves in the HPS, and vice versa FPGA-to-HPS SDRAM controller subsystem—provides a configurable interface to the multiport front end (MPFE) of the HPS SDRAM controller ARM CoreSight[™] JTAG debug access port, trace port, and on-chip trace storage |
| Configuration | Tamper protection—comprehensive design protection to protect your valuable IP investments Enhanced advanced encryption standard (AES) design security features CvP Dynamic reconfiguration of the FPGA Active serial (AS) x1 and x4, passive serial (PS), JTAG, and fast passive parallel (FPP) x8 and x16 configuration options Internal scrubbing ⁽²⁾ Partial reconfiguration ⁽³⁾ |

⁽²⁾ The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.



Cyclone V Device Variants and Packages

Table 3: Device Variants for the Cyclone V Device Family

| Variant | Description |
|--------------|--|
| Cyclone V E | Optimized for the lowest system cost and power requirement for a wide spectrum of general logic and DSP applications |
| Cyclone V GX | Optimized for the lowest cost and power requirement for 614 Mbps to 3.125 Gbps transceiver applications |
| Cyclone V GT | The FPGA industry's lowest cost and lowest power requirement for 6.144 Gbps transceiver applications |
| Cyclone V SE | SoC with integrated ARM-based HPS |
| Cyclone V SX | SoC with integrated ARM-based HPS and 3.125 Gbps transceivers |
| Cyclone V ST | SoC with integrated ARM-based HPS and 6.144 Gbps transceivers |

Cyclone V E

4

This section provides the available options, maximum resource counts, and package plan for the Cyclone V E devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Altera Product Selector.

Related Information

Altera Product Selector

Provides the latest information about Altera products.

Altera Corporation

Cyclone V Device Overview




⁽³⁾ The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.

Available Options

Figure 1: Sample Ordering Code and Available Options for Cyclone V E Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.



Maximum Resources

Table 4: Maximum Resource Counts for Cyclone V E Devices

| Poro | Resource | | Member Code | | | | | | | |
|---------------------|---------------------------------|-------|-------------|---------|---------|---------|--|--|--|--|
| ineso | | A2 | A4 | A5 | A7 | A9 | | | | |
| Logic Elem | ents (LE) (K) | 25 | 49 | 77 | 150 | 301 | | | | |
| ALM | | 9,434 | 18,480 | 29,080 | 56,480 | 113,560 | | | | |
| Register | Register | | 73,920 | 116,320 | 225,920 | 454,240 | | | | |
| Memory | M10K | 1,760 | 3,080 | 4,460 | 6,860 | 12,200 | | | | |
| (Kb) | MLAB | 196 | 303 | 424 | 836 | 1,717 | | | | |
| Variable-p Block | Variable-precision DSP Block | | 66 | 150 | 156 | 342 | | | | |
| 18 x 18 Mu | 18 x 18 Multiplier | | 132 | 300 | 312 | 684 | | | | |
| PLL | | 4 | 4 | 6 | 7 | 8 | | | | |

| Resource | | Member Code | | | | | | | |
|------------------------|-------------|-------------|-----|-----|-----|-----|--|--|--|
| | | A2 | A4 | A5 | A7 | A9 | | | |
| GPIO | | 224 | 224 | 240 | 480 | 480 | | | |
| LVDS | Transmitter | 56 | 56 | 60 | 120 | 120 | | | |
| | Receiver | 56 | 56 | 60 | 120 | 120 | | | |
| Hard Memory Controller | | 1 | 1 | 2 | 2 | 2 | | | |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

Package Plan

| Member Code | M383 (13 mm) | M484 (15 mm) | U324 (15 mm) | F256 (17 mm) | U484 (19 mm) | F484 (23 mm) | F672 (27 mm) | F896 (31 mm) |
|----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| | GPIO |
| A2 | 223 | — | 176 | 128 | 224 | 224 | | |
| A4 | 223 | _ | 176 | 128 | 224 | 224 | | |
| A5 | 175 | | | _ | 224 | 240 | | |
| A7 | | 240 | | _ | 240 | 240 | 336 | 480 |
| A9 | | | | _ | 240 | 224 | 336 | 480 |

Table 5: Package Plan for Cyclone V E Devices

Cyclone V GX

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Altera Product Selector.

Related Information

Altera Product Selector

Provides the latest information about Altera products.


Cyclone V Device Overview



Available Options

Figure 2: Sample Ordering Code and Available Options for Cyclone V GX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.



Maximum Resources

Table 6: Maximum Resource Counts for Cyclone V GX Devices

| Poco | Resource | | Member Code | | | | | | | |
|---------------------|---------------------------------|-------|--------------------------|---------|---------|---------|--|--|--|--|
| neso | uice | С3 | C4 | C5 | С7 | С9 | | | | |
| Logic Elem | nents (LE) (K) | 36 | 50 | 77 | 150 | 301 | | | | |
| ALM | ALM | | I 13,460 18,860 29,080 5 | | 56,480 | 113,560 | | | | |
| Register | Register | | 75,440 | 116,320 | 225,920 | 454,240 | | | | |
| Memory | M10K | 1,350 | 2,500 | 4,460 | 6,860 | 12,200 | | | | |
| (Kb) | MLAB | 182 | 424 | 424 | 836 | 1,717 | | | | |
| Variable-p Block | Variable-precision DSP Block | | 70 | 150 | 156 | 342 | | | | |
| 18 x 18 Mu | ıltiplier | 114 | 140 | 300 | 312 | 684 | | | | |

Cyclone V Device Overview

Altera Corporation



| Por | Resource | | Member Code | | | | | | | |
|---------------------|---------------------------|----|-------------|-------|-----|-----|--|--|--|--|
| nesi | | | C4 | C4 C5 | | С9 | | | | |
| PLL | | 4 | 6 | 6 6 7 | | 8 | | | | |
| 3 Gbps Tr | 3 Gbps Transceiver | | 3 6 6 9 | | 9 | 12 | | | | |
| GPIO ⁽⁴⁾ | GPIO ⁽⁴⁾ | | 336 | 336 | 480 | 560 | | | | |
| LVDS | Transmitter | 52 | 84 | 84 | 120 | 140 | | | | |
| | Receiver | 52 | 84 | 84 | 120 | 140 | | | | |
| PCIe Hare | PCIe Hard IP Block | | 2 | 2 | 2 | 2 | | | | |
| | Hard Memory Controller | | 2 | 2 | 2 | 2 | | | | |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

Package Plan

Table 7: Package Plan for Cyclone V GX Devices

| Member Code | M301 r (11 mm) | | | | | | | | U484 (19 mm) | |
|----------------|-------------------|------|------|-----------------|------|-----------------|------|------------------|-----------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| C3 | — | _ | _ | | - | | 144 | 3 | 208 | 3 |
| C4 | 129 | 4 | 175 | 6 | _ | _ | | _ | 224 | 6 |
| C5 | 129 | 4 | 175 | 6 | _ | | | _ | 224 | 6 |
| C7 | | | | _ | 240 | 3 | | _ | 240 | 6 |
| С9 | | | | | _ | | | | 240 | 5 |
| Member Code | (/3 mm) | | | F672 (27 mm) | | F896 (31 mm) | | F1152 (35 mm) | | |
| | GPIC | D X | CVR | GPIO | XCVR | GPIO | ХСУ | R C | GPIO | XCVR |
| C3 | 208 | | 3 | _ | — | | - | | - | _ |
| C4 | 240 | | 6 | 336 | 6 | | _ | | - | _ |
| C5 | 240 | | 6 | 336 | 6 | | | | _ | _ |
| C7 | 240 | | 6 | 336 | 9 | 480 | 9 | | _ | _ |
| С9 | 224 | | 6 | 336 | 9 | 480 | 12 | | 560 | 12 |

⁽⁴⁾ The number of GPIOs does not include transceiver I/Os. In the Quartus[®] Prime software, the number of user I/Os includes transceiver I/Os.

Cyclone V Device Overview



Cyclone V GT

This section provides the available options, maximum resource counts, and package plan for the Cyclone V GT devices.


The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Altera Product Selector.

Related Information Altera Product Selector

Provides the latest information about Altera products.

Available Options

Figure 3: Sample Ordering Code and Available Options for Cyclone V GT Devices



Maximum Resources

Table 8: Maximum Resource Counts for Cyclone V GT Devices

| Resource | Member Code | | | | | |
|-------------------------|-------------|---------|---------|--|--|--|
| hesource | D5 | D7 | D9 | | | |
| Logic Elements (LE) (K) | 77 | 150 | 301 | | | |
| ALM | 29,080 | 56,480 | 113,560 | | | |
| Register | 116,320 | 225,920 | 454,240 | | | |

Cyclone V Device Overview

Altera Corporation



| Poso | ource | | Member Coo | le | |
|---------------------|--------------------|-------|------------|--------|--|
| Nesc | Juice | D5 | D7 | D9 | |
| Momory (Vh) | M10K | 4,460 | 6,860 | 12,200 | |
| Memory (Kb) | MLAB | 424 | 836 | 1,717 | |
| Variable-precisio | on DSP Block | 150 | 156 | 342 | |
| 18 x 18 Multiplie | 18 x 18 Multiplier | | 312 | 684 | |
| PLL | | 6 | 7 | 8 | |
| 6 Gbps Transcei | ver | 6 | 9 | 12 | |
| GPIO ⁽⁵⁾ | | 336 | 480 | 560 | |
| LVDS | Transmitter | 84 | 120 | 140 | |
| | Receiver | 84 | 120 | 140 | |
| PCIe Hard IP Bl | ock | 2 | 2 | 2 | |
| Hard Memory C | Controller | 2 | 2 | 2 | |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

Package Plan

Table 9: Package Plan for Cyclone V GT Devices

Transceiver counts shown are for transceiver ≤5 Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the Cyclone V Device Handbook Volume 2: Transceivers.

| Member Code | M3 (11) | | | 883 mm) | M4 (15 ا | | (| U484 19 mm) | |
|----------------|-------------|-----------|------|------------|-------------|-----------|------|------------------|--|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | |
| D5 | 129 | 4 | 175 | 6 | _ | _ | 224 | 6 | |
| D7 | — | — | — | _ | 240 | 3 | 240 | 6 | |
| D9 | | _ | | _ | | _ | 240 | 5 | |
| Member Code | F4 (23) | 84 mm) | | 72 mm) | | 96 mm) | | F1152 (35 mm) | |
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | |
| D5 | 240 | 6 | 336 | 6 | — | | _ | | |
| D7 | 240 | 6 | 336 | 9 (6) | 480 | 9 (6) | | | |

⁽⁵⁾ The number of GPIOs does not include transceiver I/Os. In the Quartus Prime software, the number of user I/Os includes transceiver I/Os.

Cyclone V Device Overview



| Member Code | | 84 mm) | | 72 mm) | F896 (31 mm) | | F1152 (35 mm) | |
|----------------|------|-----------|------|-----------|-----------------------|------|------------------|------|
| | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR | GPIO | XCVR |
| D9 | 224 | 6 | 336 | 9 (6) | 480 12 ⁽⁷⁾ | | 560 12 (7) | |

Related Information

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

Cyclone V SE

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SE devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Altera Product Selector.

Related Information

Altera Product Selector

Provides the latest information about Altera products.




⁽⁶⁾ If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Altera recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

⁽⁷⁾ If you require CPRI (at 6.144 Gbps) and PCIe Gen2 transmit jitter compliance, Altera recommends that you use only up to three full-duplex transceiver channels for CPRI, and up to eight full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

Available Options

Figure 4: Sample Ordering Code and Available Options for Cyclone V SE Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.



Cyclone V Device Overview



Maximum Resources

Table 10: Maximum Resource Counts for Cyclone V SE Devices

| Doce | | | | Member Code | |
|--------------------------|-------------------------------|-------------------------|-------------------------|--------------------------|----------------------|
| Resc | ource | A2 | A4 | A5 | A6 |
| Logic Eleme | ents (LE) (K) | 25 | 40 | 85 | 110 |
| ALM | | 9,434 | 15,094 | 32,075 | 41,509 |
| Register | | 37,736 | 60,376 | 128,300 | 166,036 |
| Memory | M10K | 1,400 | 2,700 | 3,970 | 5,570 |
| (Kb) | MLAB | 138 | 231 | 480 | 621 |
| Variable-pr Block | ecision DSP | 36 | 84 | 87 | 112 |
| 18 x 18 Mul | ltiplier | 72 | 168 | 174 | 224 |
| FPGA PLL | | 5 | 5 | 6 | 6 |
| HPS PLL | | 3 | 3 | 3 | 3 |
| FPGA GPIC | C | 145 | 145 | 288 | 288 |
| HPS I/O | | 181 | 181 | 181 | 181 |
| LVDS | Transmitter | 32 | 32 | 72 | 72 |
| | Receiver | 37 | 37 | 72 | 72 |
| FPGA Hard Controller | l Memory | 1 | 1 | 1 | 1 |
| HPS Hard N Controller | HPS Hard Memory Controller | | 1 | 1 | 1 |
| ARM Corte Processor | ex-A9 MPCore | Single- or dual-core | Single- or dual-core | Single- or dual- core | Single- or dual-core |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

Package Plan

Table 11: Package Plan for Cyclone V SE Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

| Member Code | - | 84 nm) | | 72 mm) | | F896 (31 mm) |
|----------------|-----------|-----------|-----------|-----------|-----------|-----------------|
| | FPGA GPIO | HPS I/O | FPGA GPIO | HPS I/O | FPGA GPIO | HPS I/O |
| A2 | 66 | 151 | 145 181 | | _ | — |

Cyclone V Device Overview

Altera Corporation



| Member Code | U484 (19 mm) FPGA GPIO HPS I/O | | U6 (23 ו | 72 mm) | F896 (31 mm) | | |
|----------------|--------------------------------------|-----|-------------|-----------|-----------------|---------|--|
| | | | FPGA GPIO | HPS I/O | FPGA GPIO | HPS I/O | |
| A4 | 66 | 151 | 145 | 181 | — | — | |
| A5 | 66 | 151 | 145 | 181 | 288 | 181 | |
| A6 | 66 151 | | 145 181 | | 288 181 | | |

Cyclone V SX

This section provides the available options, maximum resource counts, and package plan for the Cyclone V SX devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Altera Product Selector.

Related Information


Altera Product Selector

Provides the latest information about Altera products.

Available Options

Figure 5: Sample Ordering Code and Available Options for Cyclone V SX Devices

The SEU internal scrubbing feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.



Cyclone V Device Overview



Maximum Resources

Table 12: Maximum Resource Counts for Cyclone V SX Devices

| Dee | | | Me | ember Code | |
|--------------------------|------------------|-----------|-----------|------------|-----------|
| Kes | ource | C2 | C4 | C5 | C6 |
| Logic Eleme | nts (LE) (K) | 25 | 40 | 85 | 110 |
| ALM | | 9,434 | 15,094 | 32,075 | 41,509 |
| Register | | 37,736 | 60,376 | 128,300 | 166,036 |
| Memory | M10K | 1,400 | 2,700 | 3,970 | 5,570 |
| (Kb) | MLAB | 138 | 231 | 480 | 621 |
| Variable-pre | cision DSP Block | 36 | 84 | 87 | 112 |
| 18 x 18 Mult | iplier | 72 | 168 | 174 | 224 |
| FPGA PLL | | 5 | 5 | 6 | 6 |
| HPS PLL | | 3 | 3 | 3 | 3 |
| 3 Gbps Tran | sceiver | 6 | 6 | 9 | 9 |
| FPGA GPIO | (8) | 145 | 145 | 288 | 288 |
| HPS I/O | | 181 | 181 | 181 | 181 |
| LVDS | Transmitter | 32 | 32 | 72 | 72 |
| LVD5 | Receiver | 37 | 37 | 72 | 72 |
| PCIe Hard I | P Block | 2 | 2 | 2 (9) | 2 (9) |
| FPGA Hard Controller | Memory | 1 | 1 | 1 | 1 |
| HPS Hard M Controller | lemory | 1 | 1 | 1 | 1 |
| ARM Cortex Processor | -A9 MPCore | Dual-core | Dual-core | Dual-core | Dual-core |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices Provides the number of LVDS channels in each device package.

⁽⁸⁾ The number of GPIOs does not include transceiver I/Os. In the Quartus Prime software, the number of user I/Os includes transceiver I/Os.

⁽⁹⁾ 1 PCIe Hard IP Block in U672 package.

Package Plan

Table 13: Package Plan for Cyclone V SX Devices

The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.

| Member | | U672 (23 mm) | | F896 (31 mm) | | | |
|--------|-----------|-----------------|------|-----------------|---------|------|--|
| Code | FPGA GPIO | HPS I/O | XCVR | FPGA GPIO | HPS I/O | XCVR | |
| C2 | 145 | 181 | 6 | | _ | _ | |
| C4 | 145 | 181 | 6 | _ | _ | — | |
| C5 | 145 | 181 | 6 | 288 | 181 | 9 | |
| C6 | 145 | 181 | 6 | 288 | 181 | 9 | |

Cyclone V ST

This section provides the available options, maximum resource counts, and package plan for the Cyclone V ST devices.

The information in this section is correct at the time of publication. For the latest information and to get more details, refer to the Altera Product Selector.


Related Information

Altera Product Selector

Provides the latest information about Altera products.

Available Options

Figure 6: Sample Ordering Code and Available Options for Cyclone V ST Devices





Maximum Resources

Table 14: Maximum Resource Counts for Cyclone V ST Devices

| Doo | | | Member Code | |
|---------------------------|-----------------|---|-------------|--|
| Res | ource | D5 | D6 | |
| Logic Elements (LE) | (K) | 85 | 110 | |
| ALM | | 32,075 | 41,509 | |
| Register | | 128,300 | 166,036 | |
| Marra arra (Kh) | M10K | 3,970 | 5,570 | |
| Memory (Kb) | MLAB | 480 | 621 | |
| Variable-precision I | SP Block | 87 | 112 | |
| 18 x 18 Multiplier | | 174 | 224 | |
| FPGA PLL | | 6 | 6 | |
| HPS PLL | | 3 | 3 | |
| 6.144 Gbps Transcei | ver | 9 | 9 | |
| FPGA GPIO ⁽¹⁰⁾ | | 288 | 288 | |
| HPS I/O | | 181 | 181 | |
| LVDS | Transmitter | 72 | 72 | |
| | Receiver | 85 110 32,075 41,509 128,300 166,036 0K 3,970 AB 480 87 112 174 224 6 6 3 3 9 9 288 288 181 181 72 72 2 2 1 1 1 1 | 72 | |
| PCIe Hard IP Block | | 2 | 2 | |
| FPGA Hard Memor | y Controller | 1 | 1 | |
| HPS Hard Memory | Controller | 1 | 1 | |
| ARM Cortex-A9 MI | PCore Processor | Dual-core | Dual-core | |

Related Information

True LVDS Buffers in Devices, I/O Features in Cyclone V Devices

Provides the number of LVDS channels in each device package.

⁽¹⁰⁾ The number of GPIOs does not include transceiver I/Os. In the Quartus Prime software, the number of user I/Os includes transceiver I/Os.

Package Plan

Table 15: Package Plan for Cyclone V ST Devices

- The HPS I/O counts are the number of I/Os in the HPS and does not correlate with the number of HPS-specific I/O pins in the FPGA. Each HPS-specific pin in the FPGA may be mapped to several HPS I/Os.
- Transceiver counts shown are for transceiver ≤5 Gbps . 6 Gbps transceiver channel count support depends on the package and channel usage. For more information about the 6 Gbps transceiver channel count, refer to the Cyclone V Device Handbook Volume 2: Transceivers.

| Member Code | | F89 (31 m | | | |
|-------------|-----------|--------------|--------|--|--|
| | FPGA GPIO | HPS I/O | XCVR | | |
| D5 | 288 | 181 | 9 (11) | | |
| D6 | 288 | 181 | 9 (11) | | |

Related Information

6.144-Gbps Support Capability in Cyclone V GT Devices, Cyclone V Device Handbook Volume 2: Transceivers

Provides more information about 6 Gbps transceiver channel count.

Altera Corporation

Cyclone V Device Overview



⁽¹¹⁾ If you require CPRI (at 4.9152 Gbps) and PCIe Gen2 transmit jitter compliance, Altera recommends that you use only up to seven full-duplex transceiver channels for CPRI, and up to six full-duplex channels for PCIe Gen2. The CMU channels are not considered full-duplex channels.

I/O Vertical Migration for Cyclone V Devices

Figure 7: Vertical Migration Capability Across Cyclone V Device Packages and Densities

The arrows indicate the vertical migration paths. The devices included in each vertical migration path are shaded. You can also migrate your design across device densities in the same package option if the devices have the same dedicated pins, configuration pins, and power pins.

| Variant | Member | | | | | | Package | | | | | |
|-----------------------------------|--------|------|------|------|------|------|----------|------|----------|------|------|-------|
| Variant | Code | M301 | M383 | M484 | F256 | U324 | U484 | F484 | U672 | F672 | F896 | F1152 |
| | A2 | | | | | | | | | | | |
| | A4 | | V | | • | • | | | | | | |
| Cyclone V E | A5 | | • | | | | | | | | | |
| | A7 | | | | | | | | | | | |
| | A9 | | | | | | | | | | | |
| | C3 | | | | | | | | | | | |
| | C4 | 1 | | | | | | | | | | |
| Cyclone V GX | C5 | | | | | | | | | | | |
| | С7 | | | | | | | | | | | |
| | С9 | | | | | | V | | | V | V | |
| | D5 | | | | | | | | | | | |
| Cyclone V GT | D7 | | | | | | | | | | | |
| | D9 | | | | | | V | | | | V | |
| | A2 | | | | | | | | | | | |
| Cyclone V SE | A4 | | | | | | | | • | | | |
| | A5 | | | | | | | | | | | |
| | A6 | | | | | | | | | | | |
| | C2 | | | | | | | | | | | |
| Cyclone V SX | C4 | | | | | | | | | | | |
| <i>y</i> conc v <i>y x</i> | C5 | | | | | | | | | | | |
| | С6 | | | | | | | | V | | | |
| Cyclone V ST | D5 | | | | | | | | | | | |
| | D6 | | | | | | | | | | V | |

You can achieve the vertical migration shaded in red if you use only up to 175 GPIOs for the M383 package, and 138 GPIOs for the U672 package. These migration paths are not shown in the Quartus Prime software Pin Migration View.

Note: To verify the pin migration compatibility, use the Pin Migration View window in the Quartus Prime software Pin Planner.

Cyclone V Device Overview


Altera Corporation

Adaptive Logic Module

Cyclone V devices use a 28 nm ALM as the basic building block of the logic fabric.

The ALM, as shown in following figure, uses an 8-input fracturable look-up table (LUT) with four dedicated registers to help improve timing closure in register-rich designs and achieve an even higher design packing capability than previous generations.

Figure 8: ALM for Cyclone V Devices



You can configure up to 25% of the ALMs in the Cyclone V devices as distributed memory using MLABs.

Related Information

Embedded Memory Capacity in Cyclone V Devices on page 23 Lists the embedded memory capacity for each device.

Variable-Precision DSP Block

Cyclone V devices feature a variable-precision DSP block that supports these features:

- Configurable to support signal processing precisions ranging from 9 x 9, 18 x 18 and 27 x 27 bits natively
- A 64-bit accumulator
- A hard preadder that is available in both 18- and 27-bit modes
- Cascaded output adders for efficient systolic finite impulse response (FIR) filters
- Internal coefficient register banks, 8 deep, for each multiplier in 18- or 27-bit mode
- Fully independent multiplier operation

Cyclone V Device Overview



- A second accumulator feedback register to accommodate complex multiply-accumulate functions
- Fully independent Efficient support for single-precision floating point arithmetic
- The inferability of all modes by the Quartus Prime design software

Table 16: Variable-Precision DSP Block Configurations for Cyclone V Devices

| Usage Example | Multiplier Size (Bit) | DSP Block Resource |
|---|-----------------------------|--------------------|
| Low precision fixed point for video applications | Three 9 x 9 | 1 |
| Medium precision fixed point in FIR filters | Two 18 x 18 | 1 |
| FIR filters and general DSP usage | Two 18 x 18 with accumulate | 1 |
| High precision fixed- or floating-point implementa- tions | One 27 x 27 with accumulate | 1 |

You can configure each DSP block during compilation as independent three 9 x 9, two 18 x 18, or one 27 x 27 multipliers. With a dedicated 64 bit cascade bus, you can cascade multiple variable-precision DSP blocks to implement even higher precision DSP functions efficiently.

Table 17: Number of Multipliers in Cyclone V Devices

The table lists the variable-precision DSP resources by bit precision for each Cyclone V device.

| Variant | Variable- Member precision | Independent Input and Output Multiplications Operator | | | 18 x 18 Multiplier | 18 x 18 Multiplier Adder | |
|-----------------|-------------------------------|--|---------------------|-----------------------|-----------------------|-----------------------------|-----------------------------|
| | Code | e DSP Block | 9 x 9 Multiplier | 18 x 18 Multiplier | 27 x 27 Multiplier | Adder Mode | Summed with 36 bit Input |
| | A2 | 25 | 75 | 50 | 25 | 25 | 25 |
| | A4 | 66 | 198 | 132 | 66 | 66 | 66 |
| Cyclone V E | A5 | 150 | 450 | 300 | 150 | 150 | 150 |
| | A7 | 156 | 468 | 312 | 156 | 156 | 156 |
| | A9 | 342 | 1,026 | 684 | 342 | 342 | 342 |
| | C3 | 57 | 171 | 114 | 57 | 57 | 57 |
| | C4 | 70 | 210 | 140 | 70 | 70 | 70 |
| Cyclone V GX | C5 | 150 | 450 | 300 | 150 | 150 | 150 |
| | C7 | 156 | 468 | 312 | 156 | 156 | 156 |
| | С9 | 342 | 1,026 | 684 | 342 | 342 | 342 |

Cyclone V Device Overview

Altera Corporation



| Variant | Variable- Member precision | | dent Input and plications Ope | | 18 x 18 Multiplier | 18 x 18 Multiplier Adder | |
|-----------------|-------------------------------|-----------|----------------------------------|-----------------------|-----------------------|-----------------------------|-----------------------------|
| Vallalit | Code | DSP Block | 9 x 9 Multiplier | 18 x 18 Multiplier | 27 x 27 Multiplier | Adder Mode | Summed with 36 bit Input |
| | D5 | 150 | 450 | 300 | 150 | 150 | 150 |
| Cyclone V GT | D7 | 156 | 468 | 312 | 156 | 156 | 156 |
| _ | D9 | 342 | 1,026 | 684 | 342 | 342 | 342 |
| | A2 | 36 | 108 | 72 | 36 | 36 | 36 |
| Cyclone V | A4 | 84 | 252 | 168 | 84 | 84 | 84 |
| SE | A5 | 87 | 261 | 174 | 87 | 87 | 87 |
| | A6 | 112 | 336 | 224 | 112 | 112 | 112 |
| | C2 | 36 | 108 | 72 | 36 | 36 | 36 |
| Cyclone V | C4 | 84 | 252 | 168 | 84 | 84 | 84 |
| SX C | C5 | 87 | 261 | 174 | 87 | 87 | 87 |
| | C6 | 112 | 336 | 224 | 112 | 112 | 112 |
| Cyclone V | D5 | 87 | 261 | 174 | 87 | 87 | 87 |
| ST | D6 | 112 | 336 | 224 | 112 | 112 | 112 |

Embedded Memory Blocks

The embedded memory blocks in the devices are flexible and designed to provide an optimal amount of small- and large-sized memory arrays to fit your design requirements.

Types of Embedded Memory

The Cyclone V devices contain two types of memory blocks:

- 10 Kb M10K blocks—blocks of dedicated memory resources. The M10K blocks are ideal for larger memory arrays while still providing a large number of independent ports.
- 640 bit memory logic array blocks (MLABs)—enhanced memory blocks that are configured from dualpurpose logic array blocks (LABs). The MLABs are ideal for wide and shallow memory arrays. The MLABs are optimized for implementation of shift registers for digital signal processing (DSP) applications, wide shallow FIFO buffers, and filter delay lines. Each MLAB is made up of ten adaptive logic modules (ALMs). In the Cyclone V devices, you can configure these ALMs as ten 32 x 2 blocks, giving you one 32 x 20 simple dual-port SRAM block per MLAB.

Cyclone V Device Overview



Embedded Memory Capacity in Cyclone V Devices

Table 18: Embedded Memory Capacity and Distribution in Cyclone V Devices

| | Member | M10K | | ML | .AB | |
|--------------|--------|-------|--------------|-------|--------------|--------------------|
| Variant | Code | Block | RAM Bit (Kb) | Block | RAM Bit (Kb) | Total RAM Bit (Kb) |
| | A2 | 176 | 1,760 | 314 | 196 | 1,956 |
| | A4 | 308 | 3,080 | 485 | 303 | 3,383 |
| Cyclone V E | A5 | 446 | 4,460 | 679 | 424 | 4,884 |
| | A7 | 686 | 6,860 | 1338 | 836 | 7,696 |
| | A9 | 1,220 | 12,200 | 2748 | 1,717 | 13,917 |
| | C3 | 135 | 1,350 | 291 | 182 | 1,532 |
| | C4 | 250 | 2,500 | 678 | 424 | 2,924 |
| Cyclone V GX | C5 | 446 | 4,460 | 678 | 424 | 4,884 |
| | C7 | 686 | 6,860 | 1338 | 836 | 7,696 |
| | C9 | 1,220 | 12,200 | 2748 | 1,717 | 13,917 |
| | D5 | 446 | 4,460 | 679 | 424 | 4,884 |
| Cyclone V GT | D7 | 686 | 6,860 | 1338 | 836 | 7,696 |
| | D9 | 1,220 | 12,200 | 2748 | 1,717 | 13,917 |
| | A2 | 140 | 1,400 | 221 | 138 | 1,538 |
| Cyclone V SE | A4 | 270 | 2,700 | 370 | 231 | 2,460 |
| Cyclone v SE | A5 | 397 | 3,970 | 768 | 480 | 4,450 |
| | A6 | 557 | 5,570 | 994 | 621 | 5,761 |
| | C2 | 140 | 1,400 | 221 | 138 | 1,538 |
| | C4 | 270 | 2,700 | 370 | 231 | 2,460 |
| Cyclone V SX | C5 | 397 | 3,970 | 768 | 480 | 4,450 |
| | C6 | 557 | 5,570 | 994 | 621 | 5,761 |
| Cyclone V ST | D5 | 397 | 3,970 | 768 | 480 | 4,450 |
| | D6 | 557 | 5,570 | 994 | 621 | 5,761 |

Embedded Memory Configurations

Table 19: Supported Embedded Memory Block Configurations for Cyclone V Devices

This table lists the maximum configurations supported for the embedded memory blocks. The information is applicable only to the single-port RAM and ROM modes.

| Memory Block | Depth (bits) | Programmable Width |
|--------------|--------------|--------------------|
| MLAB | 32 | x16, x18, or x20 |

23



| Memory Block | Depth (bits) | Programmable Width |
|--------------|--------------|--------------------|
| | 256 | x40 or x32 |
| | 512 | x20 or x16 |
| M10K | 1K | x10 or x8 |
| MIOK | 2K | x5 or x4 |
| | 4K | x2 |
| | 8K | x1 |

Clock Networks and PLL Clock Sources

550 MHz Cyclone V devices have 16 global clock networks capable of up to operation. The clock network architecture is based on Altera's global, quadrant, and peripheral clock structure. This clock structure is supported by dedicated clock input pins and fractional PLLs.

Note: To reduce power consumption, the Quartus Prime software identifies all unused sections of the clock network and powers them down.

PLL Features

The PLLs in the Cyclone V devices support the following features:

- Frequency synthesis
- On-chip clock deskew
- Jitter attenuation
- Programmable output clock duty cycles
- PLL cascading
- Reference clock switchover
- Programmable bandwidth
- User-mode reconfiguration of PLLs
- Low power mode for each fractional PLL
- Dynamic phase shift
- Direct, source synchronous, zero delay buffer, external feedback, and LVDS compensation modes

Fractional PLL

In addition to integer PLLs, the Cyclone V devices use a fractional PLL architecture. The devices have up to eight PLLs, each with nine output counters. You can use the output counters to reduce PLL usage in two ways:

- Reduce the number of oscillators that are required on your board by using fractional PLLs
- Reduce the number of clock pins that are used in the device by synthesizing multiple clock frequencies from a single reference clock source

If you use the fractional PLL mode, you can use the PLLs for precision fractional-N frequency synthesis removing the need for off-chip reference clock sources in your design.

The transceiver fractional PLLs that are not used by the transceiver I/Os can be used as general purpose fractional PLLs by the FPGA fabric.



FPGA General Purpose I/O

Cyclone V devices offer highly configurable GPIOs. The following list describes the features of the GPIOs:

- Programmable bus hold and weak pull-up
- + LVDS output buffer with programmable differential output voltage (V $_{\rm OD}$) and programmable preemphasis
- On-chip parallel termination (R_T OCT) for all I/O banks with OCT calibration to limit the termination impedance variation
- On-chip dynamic termination that has the ability to swap between series and parallel termination, depending on whether there is read or write on a common bus for signal integrity
- Easy timing closure support using the hard read FIFO in the input register path, and delay-locked loop (DLL) delay chain with fine and coarse architecture


PCIe Gen1 and Gen2 Hard IP

Cyclone V GX, GT, SX, and ST devices contain PCIe hard IP that is designed for performance and ease-of-use. The PCIe hard IP consists of the MAC, data link, and transaction layers.

The PCIe hard IP supports PCIe Gen2 and Gen1 end point and root port for up to x4 lane configuration. The PCIe Gen2 x4 support is PCIe-compatible.

The PCIe endpoint support includes multifunction support for up to eight functions, as shown in the following figure. The integrated multifunction support reduces the FPGA logic requirements by up to 20,000 LEs for PCIe designs that require multiple peripherals.

Figure 9: PCIe Multifunction for Cyclone V Devices



The Cyclone V PCIe hard IP operates independently from the core logic. This independent operation allows the PCIe link to wake up and complete link training in less than 100 ms while the Cyclone V device completes loading the programming file for the rest of the device.

In addition, the PCIe hard IP in the Cyclone V device provides improved end-to-end datapath protection using ECC.



External Memory Interface

This section provides an overview of the external memory interface in Cyclone V devices.

Hard and Soft Memory Controllers

Cyclone V devices support up to two hard memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices. Each controller supports 8 to 32 bit components of up to 4 gigabits (Gb) in density with two chip selects and optional ECC. For the Cyclone V SoC devices, an additional hard memory controller in the HPS supports DDR3, DDR2, and LPDDR2 SDRAM devices.

All Cyclone V devices support soft memory controllers for DDR3, DDR2, and LPDDR2 SDRAM devices for maximum flexibility.

External Memory Performance

Table 20: External Memory Interface Performance in Cyclone V Devices

The maximum and minimum operating frequencies depend on the memory interface standards and the supported delay-locked loop (DLL) frequency listed in the device datasheet.

| Interface | Voltage | Maximum Fre | quency (MHz) | Minimum Frequency (MHz) |
|-----------------|---------|-----------------|-----------------|--------------------------|
| interface | (V) | Hard Controller | Soft Controller | Minimum Frequency (Minz) |
| DDR3 SDRAM | 1.5 | 400 | 303 | 303 |
| DDR3 SDRAM | 1.35 | 400 | 303 | 303 |
| DDR2 SDRAM | 1.8 | 400 | 300 | 167 |
| LPDDR2 SDRAM | 1.2 | 333 | 300 | 167 |

Related Information

External Memory Interface Spec Estimator

For the latest information and to estimate the external memory system performance specification, use Altera's External Memory Interface Spec Estimator tool.

HPS External Memory Performance

Table 21: HPS External Memory Interface Performance

The hard processor system (HPS) is available in Cyclone V SoC devices only.

| Interface | Voltage (V) | HPS Hard Controller (MHz) |
|--------------|-------------|---------------------------|
| DDR3 SDRAM | 1.5 | 400 |
| DDRJ SDRAM | 1.35 | 400 |
| DDR2 SDRAM | 1.8 | 400 |
| LPDDR2 SDRAM | 1.2 | 333 |



Related Information

External Memory Interface Spec Estimator

For the latest information and to estimate the external memory system performance specification, use Altera's External Memory Interface Spec Estimator tool.

Low-Power Serial Transceivers


Cyclone V devices deliver the industry's lowest power 6.144 Gbps transceivers at an estimated 88 mW maximum power consumption per channel. Cyclone V transceivers are designed to be compliant with a wide range of protocols and data rates.

Transceiver Channels

The transceivers are positioned on the left outer edge of the device. The transceiver channels consist of the physical medium attachment (PMA), physical coding sublayer (PCS), and clock networks.

Figure 10: Device Chip Overview for Cyclone V GX and GT Devices

The figure shows a Cyclone V FPGA with transceivers. Different Cyclone V devices may have a different floorplans than the one shown here.



Cyclone V Device Overview

Altera Corporation



PMA Features

To prevent core and I/O noise from coupling into the transceivers, the PMA block is isolated from the rest of the chip—ensuring optimal signal integrity. For the transceivers, you can use the channel PLL of an unused receiver PMA as an additional transmit PLL.

Table 22: PMA Features of the Transceivers in Cyclone V Devices

| Features | Capability |
|---|---|
| Backplane support | Driving capability up to 6.144 Gbps |
| PLL-based clock recovery | Superior jitter tolerance |
| Programmable deserialization and word alignment | Flexible deserialization width and configurable word alignment pattern |
| Equalization and pre-emphasis | Up to 14.37 dB of pre-emphasis and up to 4.7 dB of equalization No decision feedback equalizer (DFE) |
| Ring oscillator transmit PLLs | 614 Mbps to 6.144 Gbps |
| Input reference clock range | 20 MHz to 400 MHz |
| Transceiver dynamic reconfigu- ration | Allows the reconfiguration of a single channel without affecting the operation of other channels |

PCS Features

The Cyclone V core logic connects to the PCS through an 8, 10, 16, 20, 32, or 40 bit interface, depending on the transceiver data rate and protocol. Cyclone V devices contain PCS hard IP to support PCIe Gen1 and Gen2, Gbps Ethernet (GbE), Serial RapidIO[®] (SRIO), and Common Public Radio Interface (CPRI).

Most of the standard and proprietary protocols from 614 Mbps to 6.144 Gbps are supported.

Table 23: Transceiver PCS Features for Cyclone V Devices

| PCS Support | Data Rates (Gbps) | Transmitter Data Path Feature | Receiver Data Path Feature |
|----------------------------|----------------------|--|--|
| 3-Gbps and 6-Gbps Basic | 0.614 to 6.144 | Phase compensation FIFO Byte serializer 8B/10B encoder Transmitter bit-slip | Word aligner Deskew FIFO Rate-match FIFO 8B/10B decoder Byte deserializer Byte ordering Receiver phase compensation FIFO |



| PCS Support | Data Rates (Gbps) | Transmitter Data Path Feature | Receiver Data Path Feature | |
|--|---|--|---|--|
| PCIe Gen1 (x1, x2, x4) PCIe Gen2 | 2.5 and 5.0 | Dedicated PCIe PHY IP core PIPE 2.0 interface to the core logic | Dedicated PCIe PHY IP core PIPE 2.0 interface to the core logic | |
| $(x1, x2, x4)^{(12)}$ | | | 0 | |
| GbE | 1.25 | Custom PHY IP core with preset feature GbE transmitter synchroniza- tion state machine | Custom PHY IP core with preset feature GbE receiver synchroniza- tion state machine | |
| XAUI ⁽¹³⁾ | 3.125 | Dedicated XAUI PHY IP core | • Dedicated XAUI PHY IP | |
| HiGig | 3.75 | Dedicated XAUI PHY IP core XAUI synchronization state machine for bonding four channels | core XAUI synchronization state machine for realigning four channels | |
| SRIO 1.3 and 2.1 | 1.25 to 3.125 | Custom PHY IP core with preset feature SRIO version 2.1-compliant x2 and x4 channel bonding | Custom PHY IP core with preset feature SRIO version 2.1-compliant x2 and x4 deskew state machine | |
| SDI, SD/HD, and 3G-SDI | 0.27 ⁽¹⁴⁾ , 1.485, and 2.97 | Custom PHY IP core with preset | Custom PHY IP core with | |
| JESD204A | 0.3125 ⁽¹⁵⁾ to 3.125 | feature | preset feature | |
| Serial ATA Gen1 and Gen2 | 1.5 and 3.0 | Custom PHY IP core with preset featureElectrical idle | Custom PHY IP core with preset feature Signal detect Wider spread of asynchro- nous SSC | |



⁽¹²⁾ PCIe Gen2 is supported for Cyclone V GT and ST devices. The PCIe Gen2 x4 support is PCIe-compatible.

⁽¹³⁾ XAUI is supported through the soft PCS.

⁽¹⁴⁾ The 0.27-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.

⁽¹⁵⁾ The 0.3125-Gbps data rate is supported using oversampling user logic that you must implement in the FPGA fabric.

| PCS Support | Data Rates (Gbps) | Transmitter Data Path Feature | Receiver Data Path Feature |
|--|--------------------------------------|--|--|
| CPRI 4.1 ⁽¹⁶⁾ OBSAI RP3 | 0.6144 to 6.144 0.768 to 3.072 | Dedicated deterministic latency PHY IP core Transmitter (TX) manual bit-slip mode | Dedicated deterministic latency PHY IP core Receiver (RX) determin- istic latency state machine |
| V-by-One HS DisplayPort 1.2 ⁽¹⁷⁾ | Up to 3.75 1.62 and 2.7 | Custom PHY IP core | Custom PHY IP core Wider spread of asynchronous SSC |

SoC with HPS

Each SoC combines an FPGA fabric and an HPS in a single device. This combination delivers the flexibility of programmable logic with the power and cost savings of hard IP in these ways:

- Reduces board space, system power, and bill of materials cost by eliminating a discrete embedded processor
- Allows you to differentiate the end product in both hardware and software, and to support virtually any interface standard
- Extends the product life and revenue through in-field hardware and software updates

HPS Features

The HPS consists of a dual-core ARM Cortex-A9 MPCore processor, a rich set of peripherals, and a shared multiport SDRAM memory controller, as shown in the following figure.

Altera Corporation

Cyclone V Device Overview



⁽¹⁶⁾ High-voltage output mode (1000-BASE-CX) is not supported.

⁽¹⁷⁾ Pending characterization.




Figure 11: HPS with Dual-Core ARM Cortex-A9 MPCore Processor

System Peripherals and Debug Access Port

Each Ethernet MAC, USB OTG, NAND flash controller, and SD/MMC controller module has an integrated DMA controller. For modules without an integrated DMA controller, an additional DMA controller module provides up to eight channels of high-bandwidth data transfers. Peripherals that communicate off-chip are multiplexed with other peripherals at the HPS pin level. This allows you to choose which peripherals to interface with other devices on your PCB.

The debug access port provides interfaces to industry standard JTAG debug probes and supports ARM CoreSight debug and core traces to facilitate software development.



HPS-FPGA AXI Bridges

The HPS–FPGA bridges, which support the Advanced Microcontroller Bus Architecture (AMBA[®]) Advanced eXtensible Interface (AXI^{TM}) specifications, consist of the following bridges:

- FPGA-to-HPS AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the FPGA fabric to issue transactions to slaves in the HPS.
- HPS-to-FPGA AXI bridge—a high-performance bus supporting 32, 64, and 128 bit data widths that allows the HPS to issue transactions to slaves in the FPGA fabric.
- Lightweight HPS-to-FPGA AXI bridge—a lower latency 32 bit width bus that allows the HPS to issue transactions to slaves in the FPGA fabric. This bridge is primarily used for control and status register (CSR) accesses to peripherals in the FPGA fabric.

The HPS–FPGA AXI bridges allow masters in the FPGA fabric to communicate with slaves in the HPS logic, and vice versa. For example, the HPS-to-FPGA AXI bridge allows you to share memories instantiated in the FPGA fabric with one or both microprocessors in the HPS, while the FPGA-to-HPS AXI bridge allows logic in the FPGA fabric to access the memory and peripherals in the HPS.

Each HPS–FPGA bridge also provides asynchronous clock crossing for data transferred between the FPGA fabric and the HPS.

HPS SDRAM Controller Subsystem

The HPS SDRAM controller subsystem contains a multiport SDRAM controller and DDR PHY that are shared between the FPGA fabric (through the FPGA-to-HPS SDRAM interface), the level 2 (L2) cache, and the level 3 (L3) system interconnect. The FPGA-to-HPS SDRAM interface supports AMBA AXI and Avalon[®] Memory-Mapped (Avalon-MM) interface standards, and provides up to six individual ports for access by masters implemented in the FPGA fabric.

To maximize memory performance, the SDRAM controller subsystem supports command and data reordering, deficit round-robin arbitration with aging, and high-priority bypass features. The SDRAM controller subsystem supports DDR2, DDR3, or LPDDR2 devices up to 4 Gb in density operating at up to 400 MHz (800 Mbps data rate).

FPGA Configuration and Processor Booting

The FPGA fabric and HPS in the SoC are powered independently. You can reduce the clock frequencies or gate the clocks to reduce dynamic power, or shut down the entire FPGA fabric to reduce total system power.

You can configure the FPGA fabric and boot the HPS independently, in any order, providing you with more design flexibility:

- You can boot the HPS independently. After the HPS is running, the HPS can fully or partially reconfigure the FPGA fabric at any time under software control. The HPS can also configure other FPGAs on the board through the FPGA configuration controller.
- You can power up both the HPS and the FPGA fabric together, configure the FPGA fabric first, and then boot the HPS from memory accessible to the FPGA fabric.

Note: Although the FPGA fabric and HPS are on separate power domains, the HPS must remain powered up during operation while the FPGA fabric can be powered up or down as required.

Cyclone V Device Overview



Related Information

Cyclone V Device Family Pin Connection Guidelines

Provides detailed information about power supply pin connection guidelines and power regulator sharing.

Hardware and Software Development

For hardware development, you can configure the HPS and connect your soft logic in the FPGA fabric to the HPS interfaces using the Qsys system integration tool in the Quartus Prime software.

For software development, the ARM-based SoC devices inherit the rich software development ecosystem available for the ARM Cortex-A9 MPCore processor. The software development process for Altera SoCs follows the same steps as those for other SoC devices from other manufacturers. Support for Linux, VxWorks[®], and other operating systems is available for the SoCs. For more information on the operating systems support availability, contact the Altera sales team.

You can begin device-specific firmware and software development on the Altera SoC Virtual Target. The Virtual Target is a fast PC-based functional simulation of a target development system—a model of a complete development board that runs on a PC. The Virtual Target enables the development of device-specific production software that can run unmodified on actual hardware.

Related Information Altera Worldwide Sales Support

Dynamic and Partial Reconfiguration

The Cyclone V devices support dynamic reconfiguration and partial reconfiguration.

Dynamic Reconfiguration

The dynamic reconfiguration feature allows you to dynamically change the transceiver data rates, PMA settings, or protocols of a channel, without affecting data transfer on adjacent channels. This feature is ideal for applications that require on-the-fly multiprotocol or multirate support. You can reconfigure the PMA and PCS blocks with dynamic reconfiguration.

Partial Reconfiguration

Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.

Partial reconfiguration allows you to reconfigure part of the device while other sections of the device remain operational. This capability is important in systems with critical uptime requirements because it allows you to make updates or adjust functionality without disrupting services.

Apart from lowering cost and power consumption, partial reconfiguration increases the effective logic density of the device because placing device functions that do not operate simultaneously is not necessary. Instead, you can store these functions in external memory and load them whenever the functions are required. This capability reduces the size of the device because it allows multiple applications on a single device—saving the board space and reducing the power consumption.



34 Enhanced Configuration and Configuration via Protocol

Altera simplifies the time-intensive task of partial reconfiguration by building this capability on top of the proven incremental compile and design flow in the Quartus Prime design software. With the Altera[®] solution, you do not need to know all the intricate device architecture details to perform a partial reconfiguration.

Partial reconfiguration is supported through the FPP x16 configuration interface. You can seamlessly use partial reconfiguration in tandem with dynamic reconfiguration to enable simultaneous partial reconfiguration of both the device core and transceivers.

Enhanced Configuration and Configuration via Protocol

Cyclone V devices support 1.8 V, 2.5 V, 3.0 V, and 3.3 V programming voltages and several configuration modes.

| Mode | Data Width | Max Clock Rate (MHz) | Max Data Rate (Mbps) | Decompres- sion | Design Security | Partial Reconfigu- ration ⁽¹⁸⁾ | Remote System Update |
|---|----------------------------|-------------------------------|----------------------------|--------------------|--------------------|---|-------------------------|
| AS through the EPCS and EPCQ serial configura- tion device | 1 bit, 4 bits | 100 | | Yes | Yes | | Yes |
| PS through CPLD or external microcontroller | 1 bit | 125 | 125 | Yes | Yes | _ | _ |
| FPP | 8 bits | 125 | _ | Yes | Yes | | Parallel flash loader |
| | 16 bits | 125 | _ | Yes | Yes | Yes | |
| CvP (PCIe) | x1, x2, and x4 lanes | — | — | Yes | Yes | Yes | — |
| JTAG | 1 bit | 33 | 33 | | | | — |

Table 24: Configuration Modes and Features Supported by Cyclone V Devices

Instead of using an external flash or ROM, you can configure the Cyclone V devices through PCIe using CvP. The CvP mode offers the fastest configuration rate and flexibility with the easy-to-use PCIe hard IP block interface. The Cyclone V CvP implementation conforms to the PCIe 100 ms power-up-to-active time requirement.

Related Information

Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide Provides more information about CvP.

Cyclone V Device Overview



⁽¹⁸⁾ The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives.

Power Management

Leveraging the FPGA architectural features, process technology advancements, and transceivers that are designed for power efficiency, the Cyclone V devices consume less power than previous generation Cyclone FPGAs:

- Total device core power consumption—less by up to 40%.
- Transceiver channel power consumption—less by up to 50%.

Additionally, Cyclone V devices contain several hard IP blocks that reduce logic resources and deliver substantial power savings of up to 25% less power than equivalent soft implementations.

Date Version Changes June 2016 2016.06.10 Updated Cyclone V GT speed grade to -7 in Sample Ordering Code and Available Options for Cyclone V GT Devices diagram. December 2015 2015.12.21 • Added descriptions to package plan tables for Cyclone V GT and ST devices. • Changed instances of Quartus II to Quartus Prime.

Document Revision History



| Date | Version | Changes |
|------------|------------|---|
| June 2015 | 2015.06.12 | Replaced a note to partial reconfiguration feature. Note: The partial reconfiguration feature is available for Cyclone V E, GX, SE, and SX devices with the "SC" suffix in the part number. For device availability and ordering, contact your local Altera sales representatives. Updated logic elements (LE) (K) for the following devices: Cyclone V E A7: Updated from 149.5 to 150 Cyclone V GX C3: Updated from 149.7 to 150 Cyclone V GT D7: Updated from 149.5 to 150 Updated MLAB (Kb) in Maximum Resource Counts for |
| | | Cyclone V GX Devices table as follows: |
| | | Cyclone V GX C3: Updated from 291 to 182 Cyclone V GX C4: Updated from 678 to 424 Cyclone V GX C5: Updated from 678 to 424 Cyclone V GX C7: Updated from 1,338 to 836 Cyclone V GX C9: Updated from 2,748 to 1,717 Updated MLAB RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows: |
| | | Cyclone V GX C3: Updated from 181 to 182 Cyclone V GX C4: Updated from 295 to 424 Updated Total RAM Bit (Kb) in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows: |
| | | Cyclone V GX C3: Updated from 1,531 to 1,532 Cyclone V GX C4: Updated from 2,795 to 2,924 Updated MLAB Block count in Embedded Memory Capacity and Distribution in Cyclone V Devices table as follows: |
| | | Cyclone V GX C4: Updated from 472 to 678Cyclone V GX C5: Updated from 679 to 678 |
| March 2015 | 2015.03.31 | Added internal scrubbing feature under configuration in Summary of Features for Cyclone V Devices table. Added optional suffix "SC: Internal scrubbing support" to the following diagrams: |
| | | Sample Ordering Code and Available Options for Cyclone V E Devices Sample Ordering Code and Available Options for Cyclone V GX Devices Sample Ordering Code and Available Options for Cyclone V SE Devices Sample Ordering Code and Available Options for Cyclone V SX Devices |

Cyclone V Device Overview



| Date | Version | Changes |
|--------------|------------|--|
| January 2015 | 2015.01.23 | • Updated Sample Ordering Code and Available Options for Cyclone V ST Devices figure because Cyclone V ST devices are only available in I temperature grade and -7 speed grade. |
| | | Operating Temperature: Removed C and A temperature grades FPGA Fabric Speed Grade: Removed -6 and -8 speed grades Updated the transceiver specification for Cyclone V ST from 5 Gbps to 6.144 Gbps: |
| | | Device Variants for the Cyclone V Device Family table Sample Ordering Code and Available Options for Cyclone V ST Devices figure Maximum Resource Counts for Cyclone V ST Devices Updated Maximum Resource Counts for Cyclone V GX Devices table for Cyclone V GX G3 devices. |
| | | Logic elements (LE) (K): Updated from 35.7 to 35.5 Variable-precision DSP block: Updated from 51 to 57 18 x 18 multiplier: Updated from 102 to 114 Updated Number of Multipliers in Cyclone V Devices table for Cyclone V GX G3 devices. |
| | | Variableprecision DSP Block: Updated from 51 to 57 9 x 9 Multiplier: Updated from 153 to 171 18 x 18 Multiplier: Updated from 102 to 114 27 x 27 Multiplier: Updated from 51 to 57 18 x 18 Multiplier Adder Mode: Updated from 51 to 57 18 x 18 Multiplier Adder Summed with 36 bit Input: Updated from 51 to 57 Updated Embedded Memory Capacity and Distribution in Cyclone V Devices table for Cyclone V GX G3 devices. |
| | | M10K block: Updated from 119 to 135 M10K RAM bit (Kb): Updated from 1,190 to 1,350 MLAB block: Updated from 255 to 291 MLAB RAM bit (Kb): Updated from 159 to 181 Total RAM bit (Kb): Updated from 1,349 to 1,531 |
| October 2014 | 2014.10.06 | Added a footnote to the "Transceiver PCS Features for Cyclone V Devices" table to show that PCIe Gen2 is supported for Cyclone V GT and ST devices. |
| July 2014 | 2014.07.07 | Updated the I/O vertical migration figure to clarify the migration capability of Cyclone V SE and SX devices. |



| Dete | Version | Changes |
|------------------|------------|--|
| Date | Version | Changes |
| December 2013 | 2013.12.26 | Corrected single or dual-core ARM Cortex-A9 MPCore processor-up to 925 MHz from 800 MHz. Removed "Preliminary" texts from Ordering Code figures, Maximum Resources, Package Plan and I/O Vertical Migration tables. Removed the note "The number of GPIOs does not include transceiver I/Os. In the Quartus II software, the number of user I/Os includes transceiver I/Os." for GPIOs in the Maximum Resource Counts table for Cyclone V E and SE. Added link to Altera Product Selector for each device variant. Updated Embedded Hard IPs for Cyclone V GT devices to indicate Maximum 2 hard PCIe and 2 hard memory controllers. Added leaded package options. Removed the note "The number of PLLs includes general-purpose fractional PLLs and transceiver fractional PLLs." for all PLLs in the Maximum Resource Counts table. Corrected max LVDS counts for transmitter and receiver for Cyclone V E A5 device from 84 to 60. Corrected variable-precision DSP block, 27 x 27 multiplier, 18 x 18 multiplier adder mode and 18 x 18 multiplier adder summed with 36 bit input for Cyclone V SE devices from 58 to 84. Corrected LVDS transmitter for Cyclone V SE devices from 116 to 168. Corrected LVDS transmitter for Cyclone V SE A2 and A4 as well as SX C2 and C4 devices from 31 to 32. Corrected transceiver speed grade for Cyclone V ST devices ordering code from 4 to 5. Updated the DDR3 SDRAM for the maximum frequency's soft controller and the minimum frequency from 300 to 303 for voltage 1.35V. Added links to Altera's External Memory Spec Estimator tool to the topics listing the external memory interface performance. Corrected XAUI is supported through the soft PCS in the PCS features for Cyclone V. |

Cyclone V Device Overview



| Date | Version | Changes |
|----------|------------|---|
| May 2013 | 2013.05.06 | Added link to the known document issues in the Knowledge Base. Moved all links to the Related Information section of respective topics for easy reference. Corrected the title to the PCIe hard IP topic. Cyclone V devices support only PCIe Gen1 and Gen2. Updated Supporting Feature in Table 1 of Increased bandwidth capacity to '6.144 Gbps'. Updated Description in Table 2 of Low-power high-speed serial interface to '6.144 Gbps'. Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'. Updated Description in Table 3 of Cyclone V GT to '6.144 Gbps'. Updated Figure 2 and Figure 3 for Transceiver Count by adding 'F : 4'. Updated Figure 2 and Figure 3 for Transceiver Counts tables to include Transmitter and Receiver values. Updated the package plan with M383 for the Cyclone V E device. Removed the M301 and M383 packages from the Cyclone V GX C4 device. Updated to GPIO count to '129' for the M301 package of the Cyclone V GX C5 device. Updated 5 Gbps to '6.144 Gbps' for Cyclone V GT device. Updated S Gbps to '6.144 Gbps' for Cyclone V GT device. Updated Memory (Kb) for Maximum Resource Counts for Cyclone V SE A4 and A6. Updated PGA PLL for Maximum Resource Counts for Cyclone V SE A4 and A6. Updated PGA PLL for Maximum Resource Counts for Cyclone V SE A2, SX C2, devices. Removed '36 x 36' from the Variable-Precision DSP Block. Updated Table 17 for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device. Updated Table 17 for Cyclone V SX C4 device.< |



| Date | Version | Changes |
|------------------|------------|---|
| | | Updated Capability in Table 22 of Ring oscillator transmit PLLs with 6.144 Gbps. Updated the PCS Support in Table 23 from 5 Gbps to '6 Gbps'. Updated the Data Rates (Gbps) in Table 23 of 3 Gbps and 6 Gbps Basic to '6.144 Gbps'. Updated the Data Rates (Gbps) in Table 23 of CPRI 4.1 to '6.144 Gbps'. Clarified that partial reconfiguration is an advanced feature. Contact Altera for support of the feature. |
| December 2012 | 2012.12.28 | Updated the pin counts for the MBGA packages. Updated the GPIO and transceiver counts for the MBGA packages. Updated the GPIO counts for the U484 package of the Cyclone V E A9, GX C9, and GT D9 devices. Updated the vertical migration table for vertical migration of the U484 packages. Updated the MLAB supported programmable widths at 32 bits depth. |
| November 2012 | 2012.11.19 | Added new MBGA packages and additional U484 packages for Cyclone V E, GX, and GT. Added ordering code for five-transceiver devices for Cyclone V GT and ST. Updated the vertical migration table to add MBGA packages. Added performance information for HPS memory controller. Removed DDR3U support. Updated Cyclone V ST speed grade information. Added information on maximum transceiver channel usage restric- tions for PCI Gen2 and CPRI at 4.9152 Gbps transmit jitter compliance. Added note on the differences between GPIO reported in Overview with User I/O numbers shown in the Quartus II software. Updated template. |
| July 2012 | 2.1 | Added support for PCIe Gen2 x4 lane configuration (PCIe-compatible) |



| Date | Version | Changes |
|------------------|---------|---|
| June 2012 | 2.0 | Restructured the document. Added the "Embedded Memory Capacity" and "Embedded Memory Configurations" sections. Added Table 1, Table 3, Table 16, Table 19, and Table 20. Updated Table 2, Table 4, Table 5, Table 6, Table 7, Table 8, Table 9, Table 10, Table 11, Table 12, Table 13, Table 14, Table 17, and Table 18. Updated Figure 1, Figure 2, Figure 3, Figure 4, Figure 5, Figure 6, and Figure 10. Updated the "FPGA Configuration and Processor Booting" and "Hardware and Software Development" sections. Text edits throughout the document. |
| February 2012 | 1.2 | Updated Table 1–2, Table 1–3, and Table 1–6. Updated "Cyclone V Family Plan" on page 1–4 and "Clock Networks and PLL Clock Sources" on page 1–15. Updated Figure 1–1 and Figure 1–6. |
| November 2011 | 1.1 | Updated Table 1–1, Table 1–2, Table 1–3, Table 1–4, Table 1–5, and Table 1–6. Updated Figure 1–4, Figure 1–5, Figure 1–6, Figure 1–7, and Figure 1–8. Updated "System Peripherals" on page 1–18, "HPS–FPGA AXI Bridges" on page 1–19, "HPS SDRAM Controller Subsystem" on page 1–19, "FPGA Configuration and Processor Booting" on page 1–19, and "Hardware and Software Development" on page 1–20. Minor text edits. |
| October 2011 | 1.0 | Initial release. |



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for FPGA - Field Programmable Gate Array category:

Click to view products by Altera manufacturer:

Other Similar products are found below :

5AGXBA5D4F27I5N 5AGXMA3D4F27I3N 5CEFA7F27C6N 5CGTFD7D5F27I7N EP1C4F400C7N EP1S25F672I7 EP1SGX25DF672I6N EP2C50F672C8N EP2S30F672C5 EP2S60F672C5N EP4CGX110DF27C8N EP4CGX150DF27I7N EP4CGX50DF27I7N EP4CGX75DF27I7N LAMX0640C-3FTN256E LFE2-12E-6QN208I LFE2-20E-6FN484I LFE2-68E-6FN256I LFEC1E-3QN208C LFXP6C-3QN208CACD PLUS16L87N PLUS16R67N PLUS20L87N PLUS20R87N LCMX02280C-4FTN324I LFXP15-C-4F388C LFXP2-8E-6FT256I 5AGTMC3D3F27I3N 5AGXBA5D6F27C6N 5AGXMA5D6F27C6N 5CGXBC4C6F27C7N EP2C70F672C8N EP2S15F672C3N EP4CGX110DF27I7N QP82S100/BXA LCMX0640C-3FT256CAHW LFE2-6E-5TN144I LFSC3GA40E-7FFA1020C LFXP2-8E-6M132IAEJ LFE2M50SE-6F484I9A LFE3-70EA-8F672C LFSC3GA25E-7FFA1020C LFSC3GA40E-5FFA1020C LFSC3GA40E-6FFA1020I LFSCM3GA40EP1-5FFA1020C LFSCM3GA40EP1-6FFA1020C LFXP10C-5F388CA1370 LFXP2-5E-5M132I LFXP2-8E-6M132CAEJ 5962-9154507MXA