



6th Generation Intel[®] Processor for U/Y-Platforms

Datasheet, Volume 1 of 2

Supporting the 6th Generation Intel[®] Core™ Processor, Intel[®] Pentium[®] Processor, and Intel[®] Celeron[®] Processor Families

August 2018



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Copies of documents which have an order number and are referenced in this document may be obtained by calling 1-800-548-4725 or by visiting: <http://www.intel.com/design/literature.htm>.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at [most relevant URL to your product].

No computer system can be absolutely secure.

Intel, Intel Core, Celeron, Pentium, Xeon, and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

*Other names and brands may be claimed as the property of others.

Copyright © 2018, Intel Corporation. All rights reserved.



Contents

1	Introduction	11
1.1	Supported Technologies	13
1.1.1	Operating System Support	13
1.2	Power Management Support	13
1.2.1	Processor Core Power Management	13
1.2.2	System Power Management	14
1.2.3	Memory Controller Power Management	14
1.2.4	Processor Graphics Power Management	14
1.2.4.1	Memory Power Savings Technologies	14
1.2.4.2	Display Power Savings Technologies	14
1.2.4.3	Graphics Core Power Savings Technologies	14
1.3	Thermal Management Support	14
1.4	Package Support	15
1.5	Processor Testability	15
1.6	Terminology	15
1.7	Related Documents	18
2	Interfaces	19
2.1	System Memory Interface	19
2.1.1	System Memory Technology Supported	19
2.1.1.1	DDR3L/-RS Supported Memory Modules and Devices	20
2.1.1.2	DDR4/-RS Supported Memory Modules and Devices	21
2.1.1.3	LPDDR3 Supported Memory Devices	21
2.1.2	System Memory Timing Support	22
2.1.3	System Memory Organization Modes	23
2.1.4	System Memory Frequency	24
2.1.5	Technology Enhancements of Intel® Fast Memory Access	24
2.1.6	Data Scrambling	25
2.1.7	DDR I/O Interleaving	25
2.1.8	Data Swapping	26
2.1.9	DRAM Clock Generation	26
2.1.10	DRAM Reference Voltage Generation	26
2.2	Processor Graphics	26
2.2.1	API Support (Windows*)	27
2.2.2	Media Support (Intel® QuickSync & Clear Video Technology HD)	27
2.2.2.1	Hardware Accelerated Video Decode	27
2.2.2.2	Hardware Accelerated Video Encode	28
2.2.2.3	Hardware Accelerated Video Processing	29
2.2.2.4	Hardware Accelerated Transcoding	29
2.2.3	Camera Pipe Support	29
2.2.4	Switchable/Hybrid Graphics	30
2.2.5	Gen 9 LP Video Analytics	30
2.2.6	Gen 9 LP (Generation 9 Low Power) Block Diagram	31
2.2.7	GT2/3/4 Graphics Frequency	31
2.3	Display Interfaces	32
2.3.1	DisplayPort*	35
2.3.2	High-Definition Multimedia Interface (HDMI*)	36
2.3.3	Digital Video Interface (DVI)	37
2.3.4	embedded DisplayPort* (eDP*)	37
2.3.5	Integrated Audio	37
2.3.6	Multiple Display Configurations (Dual Channel DDR)	38
2.3.7	Multiple Display Configurations (Single Channel DDR)	39
2.3.8	High-Bandwidth Digital Content Protection (HDCP)	40



2.3.9	Display Link Data Rate Support	40
2.3.10	Display Bit Per Pixel (BPP) Support.....	41
2.3.11	Display Resolution per Link Width	41
2.4	Platform Environmental Control Interface (PECI)	42
2.4.1	PECI Bus Architecture.....	42
3	Technologies	45
3.1	Intel® Virtualization Technology (Intel® VT)	45
3.1.1	Intel® Virtualization Technology (Intel® VT) for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-X).....	45
3.1.2	Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d).....	47
3.2	Security Technologies.....	50
3.2.1	Intel® Trusted Execution Technology (Intel® TXT)	50
3.2.2	Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI)	51
3.2.3	PCLMULQDQ (Perform Carry-Less Multiplication Quad word) Instruction	51
3.2.4	Intel® Secure Key	51
3.2.5	Execute Disable Bit	51
3.2.6	Boot Guard Technology	52
3.2.7	Supervisor Mode Execution Protection (SMEP)	52
3.2.8	Intel Supervisor Mode Access Protection (SMAP)	52
3.2.9	Intel® Memory Protection Extensions (Intel® MPX).....	52
3.2.10	Intel® Software Guard Extensions (Intel® SGX)	53
3.2.11	Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d).....	53
3.3	Power and Performance Technologies	54
3.3.1	Intel® Hyper-Threading Technology (Intel® HT Technology)	54
3.3.2	Intel® Turbo Boost Technology 2.0.....	54
3.3.2.1	Intel® Turbo Boost Technology 2.0 Frequency	54
3.3.3	Intel® Advanced Vector Extensions 2 (Intel® AVX2)	55
3.3.4	Intel® 64 Architecture x2APIC	55
3.3.5	Power Aware Interrupt Routing (PAIR).....	56
3.3.6	Intel® Transactional Synchronization Extensions (Intel® TSX-NI)	57
3.4	Intel® Image Signal Processor (Intel® ISP)	57
3.4.1	Platform Imaging Infrastructure.....	57
3.4.2	Intel® Image Signal Processor (Intel® ISP)	58
3.5	Debug Technologies	58
3.5.1	Intel® Processor Trace	58
4	Power Management	59
4.1	Advanced Configuration and Power Interface (ACPI) States Supported	61
4.2	Processor IA Core Power Management	63
4.2.1	OS/HW controlled P-States	63
4.2.1.1	Enhanced Intel® SpeedStep® Technology	63
4.2.1.2	Intel® Speed Shift Technology	63
4.2.2	Low-Power Idle States.....	64
4.2.3	Requesting Low-Power Idle States	64
4.2.4	Processor IA Core C-State Rules	65
4.2.5	Package C-States	66
4.2.6	Package C-States and Display Resolutions.....	69
4.3	Integrated Memory Controller (IMC) Power Management.....	70
4.3.1	Disabling Unused System Memory Outputs.....	70
4.3.2	DRAM Power Management and Initialization	71
4.3.2.1	Initialization Role of CKE	72
4.3.2.2	Conditional Self-Refresh	72
4.3.2.3	Dynamic Power-Down	73
4.3.2.4	DRAM I/O Power Management	73
4.3.3	DDR Electrical Power Gating (EPG).....	73



4.3.4	Power Training	74
4.4	PCI Express* Power Management	74
4.5	Processor Graphics Power Management	74
4.5.1	Memory Power Savings Technologies	74
4.5.1.1	Intel® Rapid Memory Power Management (Intel® RMPM)	74
4.5.1.2	Intel® Smart 2D Display Savings Technology (Intel® S2DDT)	74
4.5.2	Display Power Savings Technologies	75
4.5.2.1	Intel® (Seamless & Static) Display Refresh Rate Switching (DRRS) with eDP* Port	75
4.5.2.2	Intel® Automatic Display Brightness	75
4.5.2.3	Smooth Brightness	75
4.5.2.4	Intel® Display Power Saving Technology (Intel® DPST) 6.0	75
4.5.2.5	Low-Power Single Pipe (LPSP)	76
4.5.3	Processor Graphics Core Power Savings Technologies	76
4.5.3.1	Intel® Graphics Dynamic Frequency	76
4.5.3.2	Intel® Graphics Render Standby Technology (Intel® GRST)	76
4.5.3.3	Dynamic FPS (DFPS)	76
4.6	System Agent Enhanced Intel Speedstep® Technology	76
4.7	Voltage Optimization	77
4.8	ROP (Rest Of Platform) PMIC	77
5	Thermal Management	78
5.1	Processor Thermal Management	78
5.1.1	Thermal Considerations	78
5.1.2	Intel® Turbo Boost Technology 2.0 Power Monitoring	79
5.1.3	Intel® Turbo Boost Technology 2.0 Power Control	79
5.1.3.1	Package Power Control	79
5.1.3.2	Platform Power Control	80
5.1.3.3	Turbo Time Parameter (Tau)	81
5.1.4	Configurable TDP (cTDP) and Low-Power Mode	81
5.1.4.1	Configurable TDP	81
5.1.4.2	Low-Power Mode	82
5.1.5	Thermal Management Features	82
5.1.5.1	Adaptive Thermal Monitor	82
5.1.5.2	Digital Thermal Sensor	85
5.1.5.3	PROCHOT# Signal	86
5.1.5.4	Bi-Directional PROCHOT#	86
5.1.5.5	Voltage Regulator Protection using PROCHOT#	86
5.1.5.6	Thermal Solution Design and PROCHOT# Behavior	86
5.1.5.7	Low-Power States and PROCHOT# Behavior	87
5.1.5.8	THERMTRIP# Signal	87
5.1.5.9	Critical Temperature Detection	87
5.1.5.10	On-Demand Mode	87
5.1.5.11	MSR Based On-Demand Mode	87
5.1.5.12	I/O Emulation-Based On-Demand Mode	88
5.1.6	Intel® Memory Thermal Management	88
5.1.7	Scenario Design Power (SDP)	88
5.2	U/Y-Processor Line Thermal and Power Specifications	89
5.3	Thermal Metrology	91
6	Signal Description	93
6.1	System Memory Interface	94
6.2	Reset and Miscellaneous Signals	99
6.3	embedded DisplayPort* (eDP*) Signals	99
6.4	Display Interface Signals	100
6.5	Testability Signals	100
6.6	Error and Thermal Protection Signals	101
6.7	Power Sequencing Signals	102



6.8	Processor Power Rails.....	103
6.9	Ground, Reserved, and Non-Critical to Function (NCTF) Signals.....	104
6.10	Processor Internal Pull-Up/Pull-Down Terminations.....	104
7	Electrical Specifications	105
7.1	Processor Power Rails.....	105
7.1.1	Power and Ground Pins.....	105
7.1.2	V _{CC} Voltage Identification (VID).....	105
7.2	DC Specifications.....	106
7.2.1	Processor Power Rails DC Specifications.....	106
7.2.1.1	V _{CC} DC Specifications.....	106
7.2.1.2	V _{CCGT} and V _{CCGTX} DC Specifications	108
7.2.1.3	V _{DDQ} DC Specifications	109
7.2.1.4	V _{CCSA} DC Specifications	110
7.2.1.5	V _{CCIO} DC Specifications	111
7.2.1.6	V _{CCOPC} DC Specifications	111
7.2.1.7	V _{CCEOPIO} DC Specifications	112
7.2.1.8	V _{CC_OP} DC Specifications	112
7.2.1.9	V _{CCST} DC Specifications	113
7.2.1.10	V _{CCPLL} DC Specifications	113
7.2.2	Processor Interfaces DC Specifications.....	114
7.2.2.1	DDR3L/-RS DC Specifications.....	114
7.2.2.2	LPDDR3 DC Specifications	115
7.2.2.3	DDR4/-RS DC Specifications	116
7.2.2.4	Digital Display Interface (DDI) DC Specifications	117
7.2.2.5	embedded DisplayPort* (eDP*) DC Specification.....	118
7.2.2.6	CMOS DC Specifications	118
7.2.2.7	GTL and OD DC Specifications.....	118
7.2.2.8	PECI DC Characteristics.....	119
8	Package Mechanical Specifications	121
8.1	Package Mechanical Attributes	121
8.2	Package Loading Specifications.....	121
8.3	Package Storage Specifications.....	122
9	U-Processor Ball Information	123
10	Y-Processor Ball Information	167

Figures

1-1	U-Processor Line and Y-Processor Line Platforms.....	12
1-2	Merged XDP connector for Processor and PCH.....	15
2-1	Intel® Flex Memory Technology Operations	23
2-2	Interleave (IL) and Non-Interleave (NIL) Modes Mapping	26
2-3	Video Analytics Common Use Cases	30
2-4	Gen 9 LP Block Diagram	31
2-5	Processor Display Architecture (with 3 DDI Ports as an Example)	35
2-6	DisplayPort* Overview	36
2-7	HDMI* Overview	37
2-8	Example for PECI Host-Clients Connection.....	43
2-9	Example for PECI EC Connection.....	44
3-1	Device to Domain Mapping Structures	48
3-2	Processor Camera System	57
3-3	Platform Imaging Infrastructure.....	58
4-1	Processor Power States	60
4-2	Processor Package and IA Core C-States.....	61
4-3	Idle Power Management Breakdown of the Processor IA Cores.....	64



4-4	Package C-State Entry and Exit.....	67
5-1	Package Power Control.....	80
5-2	Thermal Test Vehicle (TTV) Case Temperature (TCASE) Measurement Location	92
7-1	Input Device Hysteresis	120
9-1	U-Processor Ball Map (Top View, Upper-Left Quadrant)	124
9-2	U-Processor Ball Map (Top View, Upper-Right Quadrant).....	125
9-3	U-Processor Ball Map (Top View, Lower-Left Quadrant)	126
9-4	U-Processor Ball Map (Top View, Lower-Right Quadrant)	127
10-1	Y-Processor Ball Map (Top View, Upper-Left, Columns 64-44).....	168
10-2	Y-Processor Ball Map (Top View, Upper-Middle, Columns 43-23)	169
10-3	Y-Processor Ball Map (Top View, Upper-Right, Columns 22-1)	170
10-4	Y-Processor Ball Map (Top View, Lower-Left, Columns 64-44).....	171
10-5	Y-Processor Ball Map (Top View, Lower-Middle, Columns 43-23).....	172
10-6	Y-Processor Ball Map (Top View, Lower-Right, Columns 22-1)	173

Tables

1-1	Processor Lines.....	11
1-2	Terminology	15
1-3	Related Documents	18
2-1	Processor DRAM Support Matrix	19
2-2	Supported DDR3L/-RS Non-ECC SODIMM Module Configurations (U-Processor Line).....	20
2-3	Supported DDR3L/-RS Memory Down Module Configurations (U-Processor Line)	20
2-4	Supported DDR4/-RS Non-ECC SODIMM Module Configurations (U-Processor Line)	21
2-5	Supported DDR4/-RS Memory Down Module Configurations (U-Processor Line).....	21
2-6	Supported LPDDR3 x32 DRAMs Configurations (U/Y-Processor Line).....	21
2-7	Supported LPDDR3 x64 DRAMs Configurations (U/Y-Processor Line).....	22
2-8	DRAM System Memory Timing Support	22
2-9	Interleave (IL) and Non-Interleave (NIL) Modes Pin Mapping.....	25
2-10	Hardware Accelerated Video Decoding.....	28
2-11	Hardware Accelerated Video Encode	28
2-12	Switchable/Hybrid Graphics Support	30
2-13	GT2/3/4 Graphics Frequency (U/Y-Processor Line)	31
2-14	embedded DisplayPort* (eDP*)/DDI Ports Availability	32
2-15	Display Technologies Support	33
2-16	Display Resolutions and Link Bandwidth for Multi-Stream Transport calculations	33
2-17	Processor Supported Audio Formats over HDMI and DisplayPort*.....	38
2-18	Display Resolution.....	38
2-19	Y-Processor Line Display Resolution Configuration.....	39
2-20	U-Processor Line Display Resolution Configuration	39
2-21	U-Processor Line Display Resolution Configuration when DP@30 Hz	40
2-22	HDCP Display supported Implications.....	40
2-23	Display Link Data Rate Support.....	40
2-25	Display Bit Per Pixel (BPP) Support	41
2-26	Supported Resolutions1 for HBR2 (5.4Gbps) by Link Width	41
2-27	Supported Resolutions1 for HBR (2.7Gbps) by Link Width	41
2-24	Display Resolution and Link Rate Support	41
2-28	Display Bit Per Pixel (BPP) Support	42
4-1	System States	61
4-2	Processor IA Core/Package State Support.....	62
4-3	G, S, and C Interface State Combinations.....	62
4-4	Deepest Package C-State Available	70
4-5	Targeted Memory State Conditions	73
5-1	Configurable TDP Modes.....	81
5-2	TDP Specifications (U/Y-Processor Line)	90



5-3	Package Turbo Specifications (U/Y-Processor Line)	91
5-4	Junction Temperature Specifications (U/Y-Processor Line)	91
6-1	Signal Tables Terminology	93
6-2	DDR3L/-RS Memory Interface	94
6-3	LPDDR3 Memory Interface	96
6-4	DDR4/-RS Memory Interface	97
6-5	System Memory Reference and Compensation Signals	98
6-6	Reset and Miscellaneous Signals	99
6-7	embedded DisplayPort* Signals	99
6-8	Display Interface Signals	100
6-9	Testability Signals	100
6-10	Error and Thermal Protection Signals	101
6-11	Power Sequencing Signals	102
6-12	Processor Power Rails Signals	103
6-13	GND, RSVD, and NCTF Signals	104
6-14	Processor Internal Pull-Up/Pull-Down Terminations	104
7-1	Processor Power Rails	105
7-2	Processor IA Core (Vcc) Active and Idle Mode DC Voltage and Current Specifications	106
7-3	Processor Graphics (Vcc _{GT} and Vcc _{GT-X}) Supply DC Voltage and Current Specifications	108
7-4	Memory Controller (VDDQ) Supply DC Voltage and Current Specifications	109
7-5	System Agent (VccSA) Supply DC Voltage and Current Specifications	110
7-6	Processor I/O (Vcc _{IO}) Supply DC Voltage and Current Specifications	111
7-7	VCC _{OPC} Voltage levels	111
7-8	Processor OPC (Vcc _{OPC}) Supply DC Voltage and Current Specifications	111
7-9	VCC _{EOPIO} Voltage Levels (Separate VR)	112
7-10	Processor EOPIO (Vcc _{EOPIO}) Supply DC Voltage and Current Specifications	112
7-11	Processor OPC (VCC _{OPC_1p8}) Supply DC Voltage and Current Specifications	112
7-12	Vcc Sustain (VccST) Supply DC Voltage and Current Specifications	113
7-13	Vcc Sustain Gated (VccSTG) Supply DC Voltage and Current Specifications	113
7-14	Processor PLL (VccPLL) Supply DC Voltage and Current Specifications	113
7-15	Processor PLL OC (VccPLL_OC) Supply DC Voltage and Current Specifications	114
7-16	DDR3L/-RS Signal Group DC Specifications	114
7-17	LPDDR3 Signal Group DC Specifications	115
7-18	DDR4/-RS Signal Group DC Specifications	116
7-19	Digital Display Interface Group DC Specifications (DP*/HDMI*)	117
7-20	embedded DisplayPort* (eDP*) Group DC Specifications	118
7-21	CMOS Signal Group DC Specifications	118
7-22	GTL Signal Group and Open Drain Signal Group DC Specifications	118
7-23	PECI DC Electrical Limits	119
8-1	Package Mechanical Attributes	121
8-2	Package Loading Specifications	121
8-3	Package Storage Specifications	122
9-1	U-Processor Ball List	128
10-1	Y-Processor Ball List	174



Revision History

Revision Number	Description	Revision Date
001	<ul style="list-style-type: none"> Initial release 	October 2015
002	<ul style="list-style-type: none"> Updated Table 1-1, Processor Lines Updated Table 7-10, DDR3L/-RS Signal Group DC Specifications Updated Table 7-11, LPDDR3 Signal Group DC Specifications Added Table 7-12, DDR4/-RS Signal Group DC Specifications 	October 2015
003	<ul style="list-style-type: none"> Updated Table 1-1, Processor Lines Updated Tables; 2-29, 2-30, and 2-31 Updated Section 3.3.3, "Intel® Advanced Vector Extensions 2 (Intel® AVX2)" Updated Section 3.3.2.1 "Intel® Turbo Boost Technology 2.0 Frequency" Updated Section 5.1.1 "Thermal Considerations" Updated Section 5.2 "Y/U-Processor Line Thermal and Power Specifications" Updated Tables; 5-2, 5-5, and 5-7 Updated Tables; 7-2, 7-3, 7-5, 7-9, 7-10, 7-17, and 7-18 Updated Section 7.2.1.6, "VCC_{OPC} DC Specifications" Updated Section 7.2.1.7, "VCC_{EOPIO} DC Specifications" Updated Section 7.2.1.8, "VCC_{OPC_1p8} DC Specifications" Updated Section 7.2.1.9, "VCC_{ST} DC Specifications" 	January 2016
004	<ul style="list-style-type: none"> Minor edits throughout for clarity Added the 6th Generation Intel® Core™ 7-6600U processor Removed references to Direct Media Interface (DMI) interface Removed references to PCI Express* (PCIe) interface Updated Table 1-1, Processor Lines Updated Section 2.1, System Memory Interface Removed Section 2.3, Direct Media Interface (DMI) that was in previous revision as this section does not apply to UY-Processor. Updated Table 2-15, GT2/3/4 Graphics Frequency (U/Y-Processor Line) Added Table 2-17, Embedded DisplayPort* (eDP*)/DDI Ports Availability Added Table 2-19, Display Resolutions and Link Bandwidth for Multi-Stream Transport calculations Added Table 2-25, HDCP Display supported Implications Updated Section 3.3.2.1, Intel® Turbo Boost Technology 2.0 Frequency Section 4.2.1.2. Updated the section heading Removed Section 4.5, DMI Media Interface (DMI) Power Management that was in previous revision as this section does not apply to UY-Processor. Added Table 4-7, Deepest Package C-State Available Removed Sections 5.2.1 – 5.2.4, "Thermal Profile ..." that was in previous revision as these sections does not apply to UY-Processor. Updated Table 6-5, System Memory Reference and Compensation Signals. Added OPC_RCOMP and OPCE_RCOMP Updated Table 6-7, Power Sequencing Signals. Added MSM# and ZVM# signals Updated Table 6-15, Processor Power Rails Signals. Added VCC_{OPC}, VCC_{OPC_1p8}, VCC_{EOPIO}, VCC_{OPC_SENSE}, VSS_{OPC_SENSE}, VCC_{EOPIO_SENSE}, and VSS_{EOPIO_SENSE} signals Updated Table 7-1, Processor Power Rails Updated Table 7-2, Processor IA Core (Vcc) Active and Idle Mode DC Voltage and Current Specifications. <ul style="list-style-type: none"> Updated I_{CCMAX} row for U(15W) - dual core GT_{2/1} Added AC_LL parameter Table 7-3, Processor Graphics (VccGT and VccGT-X) Supply DC Voltage and Current Specifications <ul style="list-style-type: none"> Updated Operating Voltage Added AC_LL parameter 	March 2016



Revision Number	Description	Revision Date
004 (cont.)	<ul style="list-style-type: none"> • Table 7-5, System Agent (VccSA) Supply DC Voltage and Current Specifications <ul style="list-style-type: none"> — Added AC_LL parameter — Added Note 8 • Updated Table 7-18, DDR4/-RS Signal Group DC Specifications • Updated Table 7-12, Vcc Sustain (Vcc_{ST}) Supply DC Voltage and Current Specifications. Removed Note 4. • Updated Table 7-13, Vcc Sustain Gated (Vcc_{STG}) Supply DC Voltage and Current Specifications. Removed Note 4. • Updated Table 7-21, embedded DisplayPort* (eDP*) Group DC Specifications • Updated Table 7-22, CMOS Signal Group DC Specification. Removed reference to Note 5. • Updated Table 7-23, GTL Signal Group and Open Drain Signal Group DC Specifications. Removed reference to Note 5. • Updated Table 7-24, PECl DC Electrical Limits • Updated Table 8-1, Package Mechanical Attributes • Updated Table 8-2, Package Loading Specifications. Removed Notes 4 and 5 	March 2016
005	<ul style="list-style-type: none"> • Added Chapter 9, U-Processor Ball Information • Added Chapter 10, Y-Processor Ball Information 	January 2017
006	<ul style="list-style-type: none"> • Updated Table 2-5, "Supported DDR4/-RS Memory Down Module Configurations" • Updated Table 2-14, "embedded DisplayPort* (eDP*)/DDI Ports Availability" • Updated Section 4-9, "ROP (Rest Of Platform) PMIC" 	August 2017
007	<ul style="list-style-type: none"> • Removed Section 2.2.1 "Operating Systems Support" • Added Section 1.1.1 "Operating Systems Support" 	May 2018
008	<ul style="list-style-type: none"> • Updated Section 1.1.1 "Operating Systems Support" 	August 2018

§ §



1 Introduction

The 6th Generation Intel® Core™ processor family is a 64-bit, multi-core processor built on 14-nanometer process technology.

The U-processor line and Y-processor line processors are offered in a 1-Chip Platform that includes the 6th Generation Intel® Processor I/O Platform Controller Hub (PCH) die on the same package as the processor die. See the following figure.

Some of the processor SKUs are offered with On-Package Cache.

The following table describes the different processor lines.

Table 1-1. Processor Lines

Processor Line ¹	Package	SKU Name	Base TDP	Processor IA Cores	Graphics Configuration	On Package Cache	Platform Type
Y-processor line	BGA1515	SKL-Y, 4.5W	4.5W	2	GT2	N/A	1-Chip
Y-Pentium® processor line		SKL-Y, 6W	6W				
U-processor line	BGA1356	SKL-U 15W	15W	2	GT1	N/A	1-Chip
		SKL-U, 15W	15W		GT2	N/A	
		SKL-U 15, 28W	15, 28W		GT3	64 MB	
U-Pentium®/Celeron® processor line	BGA1356	SKL-U, 15W	15W	2	GT1	N/A	1-Chip

This document covers all processor client segments (U, Y) based on the processor architecture. Not all processor interfaces and features are present in all segments. The presence of various interfaces and features will be indicated within the relevant sections and tables.

Throughout this document, the 6th Generation Intel® Core™ processor family may be referred to simply as “processor”.


Throughout this document, the 6th Generation Intel® Processor I/O Platform Controller Hub (PCH) may be referred to simply as “PCH”.

This document is for the following SKUs:

- 6th Generation Intel® Core™ processor family U processors
 - i7-6660U, i7-6650U, i7-6600U, i7-6567U, i7-6560U, i7-6500U, i5-6360U, i5-6300U, i5-6287U, i5-6267U, i5-6260U, i5-6200U, i3-6167U, i3-6100U
- 6th Generation Intel® Core™ processor family Y processors
 - 6Y75, 6Y57, 6Y54, 6Y30
- Intel® Pentium® processors
 - 4405U, 4405Y
- Intel® Celeron® processors
 - 3955U, 3855U

Note: For details on SKUs, refer to the Specification Update.

Figure 1-1. U-Processor Line and Y-Processor Line Platforms





1.1 Supported Technologies

- Intel® Virtualization Technology (Intel® VT)
- Intel® Active Management Technology 11.0 (Intel® AMT 11.0)
- Intel® Trusted Execution Technology (Intel® TXT)
- Intel® Streaming SIMD Extensions 4.2 (Intel® SSE4.2)
- Intel® Hyper-Threading Technology (Intel® HT Technology)
- Intel® 64 Architecture
- Execute Disable Bit
- Intel® Turbo Boost Technology 2.0
- Intel® Advanced Vector Extensions 2 (Intel® AVX2)
- Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI)
- PCLMULQDQ (Perform Carry-Less Multiplication Quad word) Instruction
- Intel® Secure Key
- Intel® Transactional Synchronization Extensions (Intel® TSX-NI)
- PAIR – Power Aware Interrupt Routing
- SMEP – Supervisor Mode Execution Protection
- Intel® Boot Guard
- On-package Cache Memory
- Intel® Software Guard Extensions (Intel® SGX)
- Intel® Memory Protection Extensions (Intel® MPX)
- Intel® Image Signal Processor (Intel® ISP)
- Intel® Processor Trace

Note: The availability of the features may vary between processor SKUs. Refer to [Chapter 3](#) for more information.

1.1.1 Operating System Support

Processor Line	Windows* 10 64-bit	Windows* 8.1 64-bit	Windows* 7 64- & 32-bit	OS X	Linux* OS	Chrome* OS
U-Processor Line	Yes	Yes	Yes	Yes	Yes	Yes
Y-Processor Line	Yes	Yes	Yes	Yes	Yes	Yes

1.2 Power Management Support

1.2.1 Processor Core Power Management

- Full support of ACPI C-states as implemented by the following processor C-states:
 - C0, C1, C1E, C3, C6, C7, C8, C9, C10



- Enhanced Intel SpeedStep® Technology

Refer to [Section 4.2](#) for more information.

1.2.2 System Power Management

- S0/S0ix, S3, S4, S5

Refer to [Chapter 4, “Power Management”](#) for more information.

1.2.3 Memory Controller Power Management

- Disabling Unused System Memory Outputs
- DRAM Power Management and Initialization
- Initialization Role of CKE
- Conditional Self-Refresh
- Dynamic Power Down
- DRAM I/O Power Management
- DDR Electrical Power Gating (EPG)
- Power training

Refer to [Section 4.3](#) for more information.

1.2.4 Processor Graphics Power Management

1.2.4.1 Memory Power Savings Technologies

- Intel® Rapid Memory Power Management (Intel® RMPM)
- Intel® Smart 2D Display Technology (Intel® S2DDT)

1.2.4.2 Display Power Savings Technologies

- Intel® (Seamless & Static) Display Refresh Rate Switching (DRRS) with eDP port
- Intel® Automatic Display Brightness
- Smooth Brightness
- Intel® Display Power Saving Technology (Intel® DPST 6)
- Low Power Single Pipe (LPSP)

1.2.4.3 Graphics Core Power Savings Technologies

- Intel® Graphics Dynamic Frequency
- Intel® Graphics Render Standby Technology (Intel® GRST)
- Dynamic FPS (Intel® DFPS)

Refer to [Section 4.5](#) for more information.



1.3 Thermal Management Support

- Digital Thermal Sensor
- Intel® Adaptive Thermal Monitor
- THERMTRIP# and PROCHOT# support
- On-Demand Mode
- Memory Open and Closed Loop Throttling
- Memory Thermal Throttling
- External Thermal Sensor (TS-on-DIMM and TS-on-Board)
- Render Thermal Throttling
- Fan speed control with DTS
- Intel® Turbo Boost Technology 2.0 Power Control

Refer to [Chapter 5, “Thermal Management”](#) for more information.

1.4 Package Support

The processor is available in the following packages:


- A 20 mm x 16.5 mm BGA package (BGA1515) for Y-processor line
- A 42 mm x 24 mm BGA package (BGA1356) for U-processor line

1.5 Processor Testability

An XDP on-board connector is a must to enable the processor full debug capabilities. For the processor SKUs, a merged XDP connector is highly recommended to enable lower C-state debug.

Note: When separate XDP connectors will be used at C8–C10 states, the processor will need to be waked up using the PCH.

Figure 1-2. Merged XDP connector for Processor and PCH



The processor includes boundary-scan for board and system level testability.



1.6 Terminology

Table 1-2. Terminology (Sheet 1 of 3)

Term	Description
4K	Ultra High Definition (UHD)
AES	Advanced Encryption Standard
AGC	Adaptive Gain Control
BLT	Block Level Transfer
BPP	Bits per pixel
CDR	Clock and Data Recovery
CTLE	Continuous Time Linear Equalizer
DDI	Digital Display Interface for DP or HDMI/DVI
DDR3	Third-generation Double Data Rate SDRAM memory technology
DDR3L/RS	DDR3 Low Voltage Reduced Standby Power
DDR4/DDR4-RS	Fourth-Generation Double Data Rate SDRAM Memory Technology RS - Reduced Standby Power
DFE	decision feedback equalizer
DMA	Direct Memory Access
DMI	Direct Media Interface
DP	DisplayPort*
DTS	Digital Thermal Sensor
ECC	Error Correction Code - used to fix DDR transactions errors
eDP*	embedded DisplayPort*
EU	Execution Unit in the Processor Graphics
GSA	Graphics in System Agent
HDCP	High-bandwidth Digital Content Protection
HDMI*	High Definition Multimedia Interface
IMC	Integrated Memory Controller
Intel® 64 Technology	64-bit memory extensions to the IA-32 architecture
Intel® DPST	Intel Display Power Saving Technology
Intel® PTT	Intel Platform Trust Technology
Intel® TSX-NI	Intel Transactional Synchronization Extensions
Intel® TXT	Intel Trusted Execution Technology
Intel® VT	Intel Virtualization Technology. Processor virtualization, when used in conjunction with Virtual Machine Monitor software, enables multiple, robust independent software environments inside a single platform.
Intel® VT-d	Intel Virtualization Technology (Intel VT) for Directed I/O. Intel VT-d is a hardware assist, under system software (Virtual Machine Manager or OS) control, for enabling I/O device virtualization. Intel VT-d also brings robust security by providing protection from errant DMAs by using DMA remapping, a key feature of Intel VT-d.
IOV	I/O Virtualization
ISP	Image Signal Processor
LFM	Low Frequency Mode. corresponding to the Enhanced Intel SpeedStep® Technology's lowest voltage/frequency pair. It can be read at MSR CEh [47:40].
LLC	Last Level Cache



Table 1-2. Terminology (Sheet 2 of 3)

Term	Description
LPDDR3	Low Power Third-generation Double Data Rate SDRAM memory technology
LPM	Low-Power Mode. The LPM Frequency is less than or equal to the LFM Frequency. The LPM TDP is lower than the LFM TDP as the LPM configuration limits the processor to single thread operation
LPSP	Low-Power Single Pipe
MCP	Multi Chip Package - includes the processor and the PCH. In some SKU's it might have additional On-Package Cache.
LSF	Lowest Supported Frequency. This frequency is the lowest frequency where manufacturing confirms logical functionality under the set of operating conditions.
MFM	Minimum Frequency Mode. MFM is the minimum ratio supported by the processor and can be read from MSR CEH [55:48].
MLC	Mid-Level Cache
NCTF	Non-Critical to Function. NCTF locations are typically redundant ground or non-critical reserved balls/lands, so the loss of the solder joint continuity at end of life conditions will not affect the overall product functionality.
PAG	Platform Power Architecture Guide (formerly PDDG)
PCH	Platform Controller Hub. The chipset with centralized platform capabilities including the main I/O interfaces along with display connectivity, audio features, power management, manageability, security, and storage features. The PCH may also be referred as "chipset".
PECI	Platform Environment Control Interface
PEG	PCI Express Graphics
PL1, PL2, PL3	Power Limit 1, Power Limit 2, Power Limit 3
Processor	The 64-bit multi-core component (package)
Processor Core	The term "processor core" refers to Si die itself, which can contain multiple execution cores. Each execution core has an instruction cache, data cache, and 256-KB L2 cache. All execution cores share the LLC.
Processor Graphics	Intel Processor Graphics
PSR	Panel Self-Refresh
Rank	A unit of DRAM corresponding to four to eight devices in parallel, ignoring ECC. These devices are usually, but not always, mounted on a single side of a SODIMM.
SCI	System Control Interrupt. SCI is used in the ACPI protocol.
SDP	Scenario Design Power. The Power consumed by a typical scenario. For more information, refer to the <i>Scenario Design Power (SDP) Implementation Considerations</i> document (see Related Documents section).
SGX	Software Guard Extension
SHA	Secure Hash Algorithm
SSC	Spread Spectrum Clock
Storage Conditions	A non-operational state. The processor may be installed in a platform, in a tray, or loose. Processors may be sealed in packaging or exposed to free air. Under these conditions, processor landings should not be connected to any supply voltages, have any I/Os biased, or receive any clocks. Upon exposure to "free air" (that is, unsealed packaging or a device removed from packaging material), the processor must be handled in accordance with moisture sensitivity labeling (MSL) as indicated on the packaging material.
STR	Suspend to RAM
TAC	Thermal Averaging Constant
TCC	Thermal Control Circuit
TDP	Thermal Design Power



Table 1-2. Terminology (Sheet 3 of 3)

Term	Description
TTV TDP	Thermal Test Vehicle TDP
V _{CC}	Processor core power supply
V _{CCGT}	Processor Graphics Power Supply
V _{CCIO}	I/O Power Supply
V _{CCSA}	System Agent Power Supply
V _{CCST}	Vcc Sustain Power Supply
V _{DDQ}	DDR Power Supply
VLD	Variable Length Decoding
VPID	Virtual Processor ID
V _{SS}	Processor Ground
OPC	On Package Cache

1.7 Related Documents

Table 1-3. Related Documents

Document	Document Number/ Location
6th Generation Intel® Processor Datasheet for U/Y-Platforms Datasheet, Volume 2 of 2	332991
6th Generation Intel® Processor Family Specification Update	332689
6th Generation Intel® Processor Families I/O Platform Datasheet, Volume 1 of 2	332995
Advanced Configuration and Power Interface 3.0	http://www.acpi.info/
DDR3 SDRAM Specification	http://www.jedec.org
LPDDR3 Specification	http://www.jedec.org
DDR4 Specification	http://www.jedec.org
High Definition Multimedia Interface specification revision 1.4	http://www.hdmi.org/manufacturer/specification.aspx
Embedded DisplayPort* Specification revision 1.4	http://www.vesa.org/vesa_standards/
DisplayPort* Specification revision 1.2	http://www.vesa.org/vesa_standards/
PCI Express* Base Specification Revision 3.0	http://www.pcisig.com/specifications
Intel® 64 and IA-32 Architectures Software Developer's Manuals	http://www.intel.com/products/processor/manuals/index.htm





2 Interfaces

2.1 System Memory Interface

- Two channels of DDR3L/-RS, LPDDR3 and DDR4/-RS memory with a maximum of two DIMMs per channel. DDR technologies, number of DIMMs per channel, number of ranks per channel are SKU dependent.
- UDIMM, SODIMM, and Memory Down support (based on SKU)
- Single-channel and dual-channel memory organization modes
- Data burst length of eight for all memory organization modes
- DDR3L/-RS I/O Voltage of 1.35V - based on processor line
- LPDDR3 I/O voltage of 1.2V
- DDR4/-RS I/O Voltage of 1.2V
- 64-bit wide channels
- /Non-ECC UDIMM and SODIMM DDR4/DDR3L/-RS support (based on SKU)
- Theoretical maximum memory bandwidth of:
 - 20.8 GB/s in dual-channel mode assuming 1333 MT/s
 - 25.0 GB/s in dual-channel mode assuming 1600 MT/s
 - 29.1 GB/s in dual-channel mode assuming 1866 MT/s
 - 33.3 GB/s in dual-channel mode assuming 2133 MT/s

Note: Memory down of all technologies (DDR3L/DDR4/LPDDR3) should be implemented homogeneously, which means that all DRAM devices should be from the same vendor and have the same part number. Implementing a mix of DRAM devices may cause serious signal integrity and functional issues.

2.1.1 System Memory Technology Supported

The Integrated Memory Controller (IMC) supports DDR3L/-RS, LPDDR3 and DDR4/-RS protocols with two independent, 64-bit wide channels.

Table 2-1. Processor DRAM Support Matrix

Processor Line	DPC ¹	DDR3L/-RS	DDR4/-RS	LPDDR3
U-processor line	1	1333/1600	1866/2133 ⁴	1600/1866 ³
Y-processor line	1	N/A	N/A	1600/1866 ²

Notes:

1. DPC = DIMM Per Channel.
2. Increasing the LPDDR3 rate to 1866 MT/s may lead to TDP power penalty up to 320mW, and 5-7% battery life impact.
3. Increasing the LPDDR3 rate to 1866 MT/s may lead to TDP power penalty up to 300mW, and 5-7% battery life impact.
4. Increasing the DDR4 rate to 2133 MT/s may lead to TDP power penalty up to 400mW, and 5-10% battery life impact.

- DDR3L/-RS Data Transfer Rates:
 - 1333 MT/s (PC3-10600)
 - 1600 MT/s (PC3-12800)



- DDR4/-RS Data Transfer Rates:
 - 1866 MT/s (PC4-1866)
 - 2133 MT/s (PC4-2133)
- LPDDR3 Data Transfer Rates:
 - 1600 MT/s
 - 1866 MT/s
- SODIMM Modules:
 - DDR3L/-RS SODIMM/UDIMM Modules:
 - Standard 4-Gb technology and addressing are supported for x8 and x16 devices.
 - DDR4/-RS SODIMM/UDIMM Modules:
 - Standard 4-Gb and 8-Gb technologies and addressing are supported for x8 and x16 devices.

There is no support for memory modules with different technologies or capacities on opposite sides of the same memory module. If one side of a memory module is populated, the other side is either identical or empty.

- DDR3L/-RS Memory Down: Single and dual rank x8, x16 (based on SKU)
- DDR4/-RS Memory Down: Single rank x8, x16 (based on SKU)
- LPDDR3 Memory Down: Single and Dual Rank x32/x64 (based on SKU)

2.1.1.1 DDR3L/-RS Supported Memory Modules and Devices

Table 2-2. Supported DDR3L/-RS Non-ECC SODIMM Module Configurations (U-Processor Line)

Raw Card Version	DIMM Capacity	DRAM Device Technology	DRAM Organization	# of DRAM Devices	# of Ranks	# of Row/Col Address Bits	# of Banks Inside DRAM	Page Size
A	4GB	4Gb	256M x 16	8	2	15/10	8	8K
B	4GB	4Gb	512M x 8	8	1	16/10	8	8K
C	2GB	4Gb	256M x 16	4	1	15/10	8	8K
F	8GB	4Gb	512M x 8	16	2	16/10	8	8K

Table 2-3. Supported DDR3L/-RS Memory Down Module Configurations (U-Processor Line)

PKG Type (Dies bits x PKG bits)	Max System Capacity	DRAM Device Technology	DRAM Organization	Die Density	Dies Per Channel	PKGs per Channel	# of DRAM Ranks	# of Banks Inside DRAM	Page Size
SDP 8x8	16GB	4Gb	512M x 8	4 Gb	16	16	1	16	8K
SDP 16x16	8GB	4Gb	256M x 16	4 Gb	8	8	1	16	8K
DDP 16x16	8GB	8Gb	256M x 16	4 Gb	8	4	2	16	8K

Note: Maximum system capacity is referred to 2 channels populated with 2 ranks per channel.



2.1.1.2 DDR4/-RS Supported Memory Modules and Devices

Table 2-4. Supported DDR4/-RS Non-ECC SODIMM Module Configurations (U-Processor Line)

Raw Card Version	DIMM Capacity	DRAM Device Technology	DRAM Organization	# of DRAM Devices	# of Ranks	# of Row/ Col Address Bits	# of Banks Inside DRAM	Page Size
A	4GB	4Gb	512M x 8	8	1	15/10	16	8K
A	8GB	8Gb	1024M x 8	8	1	16/10	16	8K
B	8GB	4Gb	512M x 8	16	2	15/10	16	8K
B	16GB	8Gb	1024M x 8	16	2	16/10	16	8K
E	8GB	4Gb	512M x 8	16	2	15/10	16	8K
E	16GB	8Gb	1024M x 8	16	2	16/10	16	8K

Table 2-5. Supported DDR4/-RS Memory Down Module Configurations (U-Processor Line)

Max. System Capacity	PKG Type (Dies bits x PKG bits)	DRAM Organization /PKG Type	PKG Density	Die Density	Dies Per Channel	Rank Per Channel	PKGs Per channel	Physical Device Rank	Banks Inside DRAM	Page Size
16GB	SDP 8x8	512M x 8	4Gb	4Gb	16	2	16	1	16	8K
32GB	SDP 8x8	1024M x 8	8Gb	8Gb	16	2	16	1	16	8K
4GB	SDP 16x16	256M x 16	4Gb	4Gb	4	1	8	1	8	8K
8GB	SDP 16x16	512M x 16	8Gb	8Gb	4	1	8	1	8	8K
16GB	DDP 8x16	1024M x 16	16Gb	8Gb	8	1	4	1	16	8k

Notes:
 1. The maximum system capacity for x8 devices refers to 2 channels, 2 ranks systems.
 2. The maximum system capacity for x16 devices refers to 2 channels, 1 rank systems.

2.1.1.3 LPDDR3 Supported Memory Devices

Table 2-6. Supported LPDDR3 x32 DRAMs Configurations (U/Y-Processor Line)

Max. System Capacity	PKG Type (Dies bits x PKG bits)	DRAM Organization /PKG Type	Die Density	PKG Density	Dies Per Channel	PKGs Per Channel	Physical Device Rank	Banks Inside DRAM	Page Size
2 GB	SDP 32x32	128Mx32	4 Gb	4Gb	2	2	1	8	8K
4 GB	DDP 32x32	256Mx32	4 Gb	8Gb	4	2	2	8	8K
8 GB	QDP 16x32	512Mx32	4 Gb	16Gb	8	2	2	8	8K
4 GB	SDP 32x32	256Mx32	8 Gb	8Gb	2	2	1	8	8K
8 GB	DDP 32x32	512Mx32	8 Gb	16Gb	4	2	2	8	8K
16 GB	QDP 16x32	1024Mx32	8 Gb	32Gb	8	2	2	8	8K

Notes:
 1. x32 devices are 178 balls.
 2. SDP = Single Die Package, DDP = Dual Die Package, QDP = Quad Die Package



Table 2-7. Supported LPDDR3 x64 DRAMs Configurations (U/Y-Processor Line)

Max. System Capacity	PKG Type (Dies bits x PKG bits)	DRAM Organization /PKG Type	Die Density	PKG Density	Dies Per Channel	PKGs Per Channel	Physical Device Rank	Banks Inside DRAM	Page Size
2 GB	DDP 32x64	128Mx64	4 Gb	8 Gb	2	1	1	8	8K
4 GB	QDP 32x64	256Mx64	4 Gb	16 Gb	4	1	2	8	8K
4 GB	DDP 32x64	256Mx64	8 Gb	16 Gb	2	1	1	8	8K
8 GB	QDP 32x64	512Mx64	8 Gb	32 Gb	4	1	2	8	8K

Notes:
 1. x64 devices are 253 balls.
 2. SDP = Single Die Package, DDP = Dual Die Package, QDP = Quad Die Package

2.1.2 System Memory Timing Support

The IMC supports the following DDR Speed Bin, CAS Write Latency (CWL), and command signal mode timings on the main memory interface:

- tCL = CAS Latency
- tRCD = Activate Command to READ or WRITE Command delay
- tRP = PRECHARGE Command Period
- CWL = CAS Write Latency
- Command Signal modes:
 - 1N indicates a new DDR3L/DDR4 command may be issued every clock
 - 2N indicates a new DDR3L/DDR4 command may be issued every 2 clocks
 - 0.5N (LPDDR3 Only) indicates that each command may be issued at rising or/and falling clock edge. Command launch mode programming depends on the transfer rate and memory configuration.

Table 2-8. DRAM System Memory Timing Support

DRAM Device	Transfer Rate (MT/s)	tCL (tCK)	tRCD (tCK)	tRP (tCK)	CWL (tCK)	DPC (SODIMM Only)	CMD Mode
DDR3L/-RS	1333	8/9	8/9	8/9	7	1 or 2	1N/2N
	1600	10/11	10/11	10/11	8	1 or 2	1N/2N
DDR4/-RS	1866	12/13/14	12/13/14	12/13/14	10/12/12	1 or 2	1N/2N
	2133	14/15/16	14/15/16	14/15/16	11/14/14	1 or 2	1N/2N
LPDDR3	1333	10	12	12	7	1	0.5N
	1600	12	15	15	8	1	0.5N



2.1.3 System Memory Organization Modes

The IMC supports two memory organization modes, single-channel and dual-channel. Depending upon how the DDR Schema and DIMM Modules are populated in each memory channel, a number of different configurations can exist.

Single-Channel Mode


In this mode, all memory cycles are directed to a single channel. Single-Channel mode is used when either the Channel A or Channel B DIMM connectors are populated in any order, but not both.

Dual-Channel Mode—Intel® Flex Memory Technology Mode

The IMC supports Intel Flex Memory Technology Mode. Memory is divided into a symmetric and asymmetric zone. The symmetric zone starts at the lowest address in each channel and is contiguous until the asymmetric zone begins or until the top address of the channel with the smaller capacity is reached. In this mode, the system runs with one zone of dual-channel mode and one zone of single-channel mode, simultaneously, across the whole memory array.

Note: Channels A and B can be mapped for physical channel 0 and 1 respectively or vice versa; however, channel A size must be greater or equal to channel B size.

Figure 2-1. Intel® Flex Memory Technology Operations



Dual-Channel Symmetric Mode (Interleaved Mode)

Dual-Channel Symmetric mode, also known as interleaved mode, provides maximum performance on real world applications. Addresses are ping-ponged between the channels after each cache line (64-byte boundary). If there are two requests, and the second request is to an address on the opposite channel from the first, that request can be sent before data from the first request has returned. If two consecutive cache lines are requested, both may be retrieved simultaneously, since they are ensured to be on



opposite channels. Use Dual-Channel Symmetric mode when both Channel A and Channel B DIMM connectors are populated in any order, with the total amount of memory in each channel being the same.

When both channels are populated with the same memory capacity and the boundary between the dual channel zone and the single channel zone is the top of memory, IMC operates completely in Dual-Channel Symmetric mode.

Note: The DRAM device technology and width may vary from one channel to the other.

2.1.4 System Memory Frequency

In all modes, the frequency of system memory is the lowest frequency of all memory modules placed in the system, as determined through the SPD registers on the memory modules. The system memory controller supports up to two DIMM connectors per channel. If DIMMs with different latency are populated across the channels, the BIOS will use the slower of the two latencies for both channels. For Dual-Channel modes both channels must have a DIMM connector populated. For Single-Channel mode, only a single channel can have a DIMM connector populated.

2.1.5 Technology Enhancements of Intel® Fast Memory Access

The following sections describe the Just-in-Time Scheduling, Command Overlap, and Out-of-Order Scheduling Intel FMA technology enhancements.

Just-in-Time Command Scheduling

The memory controller has an advanced command scheduler where all pending requests are examined simultaneously to determine the most efficient request to be issued next. The most efficient request is picked from all pending requests and issued to system memory Just-in-Time to make optimal use of Command Overlapping. Thus, instead of having all memory access requests go individually through an arbitration mechanism forcing requests to be executed one at a time, they can be started without interfering with the current request allowing for concurrent issuing of requests. This allows for optimized bandwidth and reduced latency while maintaining appropriate command spacing to meet system memory protocol.

Command Overlap

Command Overlap allows the insertion of the DRAM commands between the Activate, Pre-charge, and Read/Write commands normally used, as long as the inserted commands do not affect the currently executing command. Multiple commands can be issued in an overlapping manner, increasing the efficiency of system memory protocol.

Out-of-Order Scheduling

While leveraging the Just-in-Time Scheduling and Command Overlap enhancements, the IMC continuously monitors pending requests to system memory for the best use of bandwidth and reduction of latency. If there are multiple requests to the same open page, these requests would be launched in a back to back manner to make optimum use of the open memory page. This ability to reorder requests on the fly allows the IMC to further reduce latency and increase bandwidth efficiency.



2.1.6 Data Scrambling

The system memory controller incorporates a Data Scrambling feature to minimize the impact of excessive di/dt on the platform system memory VRs due to successive 1s and 0s on the data bus. Past experience has demonstrated that traffic on the data bus is not random and can have energy concentrated at specific spectral harmonics creating high di/dt which is generally limited by data patterns that excite resonance between the package inductance and on die capacitances. As a result the system memory controller uses a data scrambling feature to create pseudo-random patterns on the system memory data bus to reduce the impact of any excessive di/dt.

2.1.7 DDR I/O Interleaving

The processor supports I/O interleaving, which has the ability to swap DDR bytes for routing considerations. BIOS configures the I/O interleaving mode before DDR training.

Note: The Y-processor line package is optimized only for Non-Interleaving (NIL) mode

There are 2 supported modes:


- Interleave (IL)
- Non-Interleave (NIL)

The following table and figure describe the pin mapping between the IL and NIL modes.

Table 2-9. Interleave (IL) and Non-Interleave (NIL) Modes Pin Mapping

IL		NIL	
Channel	Byte	Channel	Byte
DDR0	Byte0	DDR0	Byte0
DDR0	Byte1	DDR0	Byte1
DDR0	Byte2	DDR0	Byte4
DDR0	Byte3	DDR0	Byte5
DDR0	Byte4	DDR1	Byte0
DDR0	Byte5	DDR1	Byte1
DDR0	Byte6	DDR1	Byte4
DDR0	Byte7	DDR1	Byte5
DDR1	Byte0	DDR0	Byte2
DDR1	Byte1	DDR0	Byte3
DDR1	Byte2	DDR0	Byte6
DDR1	Byte3	DDR0	Byte7
DDR1	Byte4	DDR1	Byte2
DDR1	Byte5	DDR1	Byte3
DDR1	Byte6	DDR1	Byte6
DDR1	Byte7	DDR1	Byte7

Figure 2-2. Interleave (IL) and Non-Interleave (NIL) Modes Mapping



2.1.8 Data Swapping

By default, the processor supports on-board data swapping in two manners (for all segments and DRAM technologies):

- byte (DQ+DQS) swapping between bytes in the same channel.
- bit swapping within specific byte.

2.1.9 DRAM Clock Generation

Every supported rank has a differential clock pair. There are a total of four clock pairs driven directly by the processor to DRAM.

2.1.10 DRAM Reference Voltage Generation

The memory controller has the capability of generating the DDR3L/-RS, LPDDR3 and DDR4/-RS Reference Voltage (VREF) internally for both read and write operations. The generated VREF can be changed in small steps, and an optimum VREF value is determined for both during a cold boot through advanced training procedures in order to provide the best voltage to achieve the best signal margins.

2.2 Processor Graphics

The processor graphics is based on Gen 9 LP (generation 9 Low Power) graphics core architecture that enables substantial gains in performance and lower-power consumption over prior generations. Gen 9 LP architecture supports up to 72 Execution Units (EUs) with On-Package Cache depending on the processor SKU.

The new processor graphics architecture delivers high dynamic range of scaling to address segments spanning low power to high power, increased performance per watt, support for next generation of APIs and extends heterogeneous programmability with IA core/GPU and Shared Virtual memory (SVM). Gen 9 LP scalable architecture is partitioned by usage domains along Render/Geometry, Media, and Display. The architecture also delivers very low-power video playback and next generation analytics and filters for imaging related applications. The new Graphics Architecture includes 3D



compute elements, Multi-format HW assisted decode/encode pipeline, and Mid-Level Cache (MLC) for superior high definition playback, video quality, and improved 3D performance and media.

The Display Engine handles delivering the pixels to the screen. GSA (Graphics in System Agent) is the primary channel interface for display memory accesses and "PCI-like" traffic in and out.

The display engine supports the latest display standards such as eDP* 1.3, DP* 1.2, HDMI* 1.4, HW support for blend, scale, rotate, compress, high PPI support, and advanced SRD2 display power management.

2.2.1 API Support (Windows*)

- Direct3D* 2015, Direct3D 11.2, Direct3D 11.1, Direct3D 9, Direct3D 10, Direct2D
- OpenGL* 5.0
- OpenCL* 2.1, OpenCL 2.0, OpenCL 1.2

DirectX* extensions:

- PixelSync, InstantAccess, Conservative Rasterization, Render Target Reads, Floating-point De-norms, Shared Virtual memory, Floating Point atomics, MSAA sample-indexing, Fast Sampling (Coarse LOD), Quilted Textures, GPU Enqueue Kernels, GPU Signals processing unit. Other enhancements include color compression.

Gen 9 LP architecture delivers hardware acceleration of Direct X* 11 Render pipeline comprising of the following stages: Vertex Fetch, Vertex Shader, Hull Shader, Tessellation, Domain Shader, Geometry Shader, Rasterizer, Pixel Shader, Pixel Output.

2.2.2 Media Support (Intel® QuickSync & Clear Video Technology HD)

Gen 9 LP implements multiple media video codecs in hardware as well as a rich set of image processing algorithms.

Note: All supported media codecs operate on 8 bpc, YCbCr 4:2:0 video profiles.

2.2.2.1 Hardware Accelerated Video Decode

Gen 9 LP implements a high-performance and low-power HW acceleration for video decoding operations for multiple video codecs.

The HW decode is exposed by the graphics driver using the following APIs:

- Direct3D* 9 Video API (DXVA2)
- Direct3D11 Video API
- Intel Media SDK
- MFT (Media Foundation Transform) filters.

Gen 9 LP supports full HW accelerated video decoding for AVC/VC1/MPEG2/HEVC/VP8/JPEG.

Note: HEVC – 8-bit support.



Table 2-10. Hardware Accelerated Video Decoding

Codec	Profile	Level	Maximum Resolution
MPEG2	Main	Main High	1080p
VC1/WMV9	Advanced Main Simple	L3 High Simple	3840x3840
AVC/H264	High Main MVC & stereo	L5.1	2160p(4K)
VP8	0	Unified level	1080p
JPEG/MJPEG	Baseline	Unified level	16k x16k
HEVC/H265	Main	L5.1	2160(4K)
VP9*	0 (4:2:0 Chroma 8-bit)	Unified level	ULT, 4k 24fps @15Mbps ULX, 1080p 30fps @ 10Mbps

Expected performance:

- More than 16 simultaneous decode streams @ 1080p.

Note: Actual performance depends on the processor SKU, content bit rate, and memory frequency. Hardware decode for H264 SVC is not supported.

2.2.2.2 Hardware Accelerated Video Encode

Gen 9 LP implements a high-performance and low-power HW acceleration for video decoding operations for multiple video codecs.

The HW encode is exposed by the graphics driver using the following APIs:

- Intel Media SDK
- MFT (Media Foundation Transform) filters

Gen 9 LP supports full HW accelerated video encoding for AVC/MPEG2/HEVC/VP8/JPEG.

Table 2-11. Hardware Accelerated Video Encode

Codec	Profile	Level	Maximum Resolution
MPEG2	Main	High	1080p
AVC/H264	Main High	L5.1	2160p(4K)
VP8	Unified profile	Unified level	—
JPEG	Baseline	—	16Kx16K
HEVC/H265	Main	L5.1	2160p(4K)
VP9	Support 8 bits 4:2:0 BT2020 may be obtained the pre/ post processing	—	—

Note: Hardware decode for H264 SVC is not supported.



2.2.2.3 Hardware Accelerated Video Processing

There is hardware support for image processing functions such as De-interlacing, Film cadence detection, Advanced Video Scaler (AVS), detail enhancement, image stabilization, gamut compression, HD adaptive contrast enhancement, skin tone enhancement, total color control, Chroma de-noise, SFC pipe (Scalar and Format Conversion), memory compression, Localized Adaptive Contrast Enhancement (LACE), spatial de-noise, Out-Of-Loop De-blocking (from AVC decoder), 16 bpc support for de-noise/de-mosaic.

There is support for Hardware assisted Motion Estimation engine for AVC/MPEG2 encode, True Motion, and Image stabilization applications.

The HW video processing is exposed by the graphics driver using the following APIs:

- Direct3D* 9 Video API (DXVA2).
- Direct3D 11 Video API.
- Intel Media SDK.
- MFT (Media Foundation Transform) filters.
- Intel CUI SDK.

Note: Not all features are supported by all the above APIs. Refer to the relevant documentation for more details.

2.2.2.4 Hardware Accelerated Transcoding

Transcoding is a combination of decode video processing (optional) and encode. Using the above hardware capabilities can accomplish a high-performance transcode pipeline. There is not a dedicated API for transcoding.

The processor graphics supports the following transcoding features:

- Low-power and low-latency AVC encoder for video conferencing and Wireless Display applications.
- Lossless memory compression for media engine to reduce media power.
- HW assisted Advanced Video Scaler.
- Low power Scaler and Format Converter.

Expected performance:

- Y-processor line: 10x 1080p30 RT (previous generation is 5x 1080p30 RT).
- U-processor line: 12x 1080p30 RT (same as previous generation).

Note: Actual performance depends on processor line, video processing algorithms used, content bit rate, and memory frequency.

2.2.3 Camera Pipe Support

Camera pipe functions such as de-mosaic, white balance, defect pixel correction, black level correction, gamma correction, LGCA, vignette control, Front end Color Space Converter (CSC), Image Enhancement Color Processing (IECP).



2.2.4 Switchable/Hybrid Graphics

The processor supports Switchable/Hybrid graphics.

Switchable graphics: The Switchable Graphics feature allows you to switch between using the Intel integrated graphics and a discrete graphics card. The Intel Integrated Graphics driver will control the switching between the modes. In most cases it will operate as follows: when connected to AC power - Discrete graphic card; when connected to DC (battery) - Intel integrated GFX

Hybrid graphics: Intel integrated graphics and a discrete graphics card work cooperatively to achieve enhanced power and performance.

Table 2-12. Switchable/Hybrid Graphics Support

Operating System	Hybrid Graphics	Switchable Graphics ²
Windows* 7	N/A	Yes ¹
Windows* 8.1	Yes ¹	N/A
Windows* 10	Yes ¹	N/A

Notes:
 1. Contact your graphics vendor to check for support.
 2. Intel does not validate any SG configurations on Win8.1 or Win10.

2.2.5 Gen 9 LP Video Analytics

There is HW assist for video analytics filters such as scaling, convolve 2D/1D, minmax, 1P filter, erode, dilate, centroid, motion estimation, flood fill, cross correlation, Local Binary Pattern (LBP).


Figure 2-3. Video Analytics Common Use Cases

Usage	Scaling	Convolve 2D / 1D	MinMax Filter	Erode	Dilate	Centroid	Motion Estimation	Floodfill	Cross Correlation	LBP Creation
Face Detection	■	■	■	■	■	■				
Face Expressions	■	■	■			■				
Face Recognition	■					■				■
Face Tracking		■	■				■			
Gesture Detection	■		■	■	■	■		■		
Gesture Tracking		■	■				■			
Scene Identification	■		■			■				
2D to 3D Video	■	■	■				■			■
Object Detection	■	■	■	■	■	■			■	
Object Tracking		■	■				■			
Video Enhancement	■	■	■	■	■	■	■			
Video Segmentation	■	■	■				■			
Visual Search			■	■	■	■				
Stereo	■	■					■	■	■	■
Superes	■	■							■	



2.2.6 Gen 9 LP (Generation 9 Low Power) Block Diagram

Figure 2-4. Gen 9 LP Block Diagram



2.2.7 GT2/3/4 Graphics Frequency

Table 2-13. GT2/3/4 Graphics Frequency (U/Y-Processor Line)

Segment	GT Unslice	GT Unslice + 1 GT Slice	GT Unslice + 2 GT Slice	GT Unslice + 3 GT Slice
Y - dual core GT2	GT Max Dynamic frequency	[GT Unslice only] - (1or2)BIN	—	—
U - dual core GT2	GT Max Dynamic frequency	[GT Unslice only] - (1or2)BIN	—	—
U - dual core GT3+OCP	GT Max Dynamic frequency	[GT Unslice only] - (1or2)BIN	[GT Unslice + 1 Slice] - (1or2)BIN	—



2.3 Display Interfaces

The processor supports single eDP* interface and 2 or 3 DDI interfaces (depends on segment):

- DDI interface can be configured as DisplayPort* or HDMI*.
- Each DDI can support dual mode (DP++).
- Each DDI can support DVI (DVI max resolution is 1920x1200 @ 60 Hz).
- The DisplayPort* can be configured to use 1, 2, or 4 lanes depending on the bandwidth requirements and link data rate.
- DDI ports notated as: DDI B, C, D.
- U/Y-processor line processors supports eDP* and up to 2 DDI supporting DP*/HDMI*.
- AUX/DDC signals are valid for each DDI Port. (Two for U/Y-processor line)
- Total Five dedicated HPD (Hot-plug detect signals) are valid for all processor SKUs.

Note: SSC is supported in eDP*/DP for all processor lines.

- DDI ports (B, C, and D) are disabled if No Connect Pull-Up resistor on following PCH signals: DDPB_CTRLDATA, DDPC_CTRLDATA and DDPD_CTRLDATA accordingly.
- eDP* port is Disabled if No Connect Pull-Down resistor on CFG[4].
- SW strap can override HW strap.

Note: The processor platform supports DP Type-C implementation with additional discrete components.

The technologies supported by the processor are listed in the following table.

Table 2-14. embedded DisplayPort* (eDP*)/DDI Ports Availability

Ports	Port name in VBT	U/Y-Processor Line ^{2,3}
DDI0 - eDP	Port A	Yes
DDI1	Port B	Yes
DDI2	Port C	Yes
DDI3	Port D	No ⁴
DDI4 - eDP	Port E	No

Notes:

- Port E is bifurcated from eDP, need to use available AUX (if HDMI is in used).
 - For example, DT can use eDP_AUX for VGA converter which is available as free Design but HPD must be used as DDPE_HPD3.
- 3xDDC (DDPB, DDPC, DDPD) are valid for all processor SKUs (for U/Y-processor lines DDC signals description, refer to PCH-U/Y Datasheet Volume 1).
- 5xHPD (PCH) inputs (eDP_HPD, DDPB_HPD0, DDPC_HPD1, DDPD_HPD2, DDPE_HPD3) are valid for all processor SKUs.
- No Port D for U-processor line, DDI3_AUX exists as reserved.
- VBT provides a configuration option to select the four AUX channels A/B/C/D for a given port, based on how the aux channel lines are connected physically on the board



Table 2-15. Display Technologies Support

Technology	Standard
eDP* 1.3	VESA* embedded DisplayPort* Standard 1.3
DisplayPort* 1.2	VESA DisplayPort* Standard 1.2 VESA DisplayPort* PHY Compliance Test Specification 1.2 VESA DisplayPort* Link Layer Compliance Test Specification 1.2
HDMI* 1.4¹	High-Definition Multimedia Interface Specification Version 1.4
Note:	
1. HDMI* 2.0 support is possible using LS-Pcon converter chip connected to the DP port. The LS-Pcon supports 2 modes: <ol style="list-style-type: none"> a. Level shifter for HDMI 1.4 resolutions. b. DP-HDMI 2.0 protocol converter for HDMI 2.0 resolutions. 	

- The HDMI* interface supports HDMI with 3D, 4Kx2K@24Hz, Deep Color, and x.v.Color.
- The processor supports High-bandwidth Digital Content Protection (HDCP) for high definition content playback over digital interfaces, HDCP is not supported for eDP.
- The processor supports eDP* display authentication: Alternate Scrambler Seed Reset (ASSR).
- The processor supports Multi-Stream Transport (MST), enabling multiple monitors to be used via a single DisplayPort connector.
The max MST DP supported resolution for U/Y-processor line is shown in the following table.

Table 2-16. Display Resolutions and Link Bandwidth for Multi-Stream Transport calculations (Sheet 1 of 2)

Pixels per line	Lines	Refresh Rate [Hz]	Pixel Clock [MHz]	Link Bandwidth [Gbps]
640	480	60	25.2	0.76
800	600	60	40	1.20
1024	768	60	65	1.95
1280	720	60	74.25	2.23
1280	768	60	68.25	2.05
1360	768	60	85.5	2.57
1280	1024	60	108	3.24
1400	1050	60	101	3.03
1680	1050	60	119	3.57
1920	1080	60	148.5	4.46
1920	1200	60	154	4.62
2048	1152	60	156.75	4.70
2048	1280	60	174.25	5.23
2048	1536	60	209.25	6.28
2304	1440	60	218.75	6.56
2560	1440	60	241.5	7.25
3840	2160	30	262.75	7.88
2560	1600	60	268.5	8.06



Table 2-16. Display Resolutions and Link Bandwidth for Multi-Stream Transport calculations (Sheet 2 of 2)

Pixels per line	Lines	Refresh Rate [Hz]	Pixel Clock [MHz]	Link Bandwidth [Gbps]
2880	1800	60	337.5	10.13
3200	2400	60	497.75	14.93
3840	2160	60	533.25	16.00
4096	2160	60	556.75	17.02
4096	2304	60	605	18.15


Notes:

- All above is related to bit depth of 24.
- The data rate for a given video mode can be calculated as: Data Rate = Pixel Frequency * Bit Depth.
- The bandwidth requirements for a given video mode can be calculated as: Bandwidth = Data Rate * 1.25 (for 8B/10B coding overhead).
- The Table above is partial List of the common Display resolutions just for example. The Link Bandwidth depends if the standards is Reduced Blanking or not. If the Standard is Not reduced blanking - the expected Bandwidth will be higher. For more details refer to VESA and Industry Standards and Guidelines for Computer Display Monitor Timing (DMT). Version 1.0, Rev. 13 February 8, 2013 To calculate what are the resolutions that can be supported in MST configurations, follow the below guidelines:
 - Identify what is the Link Bandwidth (column right) according the requested Display resolution.
 - Summarize the Bandwidth for Two of three Displays accordingly, and make sure the final result is below 21.6Gbps. (for HBR2, four lanes)
 - For special cases when x2 lanes are used or HBR or RBR used, refer to the tables in [Section 2.3.11](#) accordingly.
- For examples:
 - Docking Two displays: 3840x2160@60hz + 1920x1200@60hz = 16 + 4.62 = 20.62Gbps [Supported]
 - Docking Three Displays : 3840x2160@30hz + 3840x2160@30hz + 1920x1080@60hz = 7.88 + 7.88 + 4.16 = 19.92Gbps [Supported]
- Consider also the supported resolutions as mentioned in [Section 2.3.6](#) and [Section 2.3.7](#).

- The processor supports only 3 streaming independent and simultaneous display combinations of DisplayPort*/eDP*/HDMI*/DVI monitors. In the case where 4 monitors are plugged in, the software policy will determine which 3 will be used.
- Three High Definition Audio streams over the digital display interfaces are supported.
- For display resolutions driving capability see Table 2-19.
- DisplayPort* Aux CH supported by the processor, while DDC channel, Panel power sequencing, and HPD are supported through the PCH. Refer to the appropriate Platform Controller Hub (PCH) Datasheet (see related documents) for more information.



Figure 2-5. Processor Display Architecture (with 3 DDI Ports as an Example)



Display is the presentation stage of graphics. This involves:

- Pulling rendered data from memory
- Converting raw data into pixels
- Blending surfaces into a frame
- Organizing pixels into frames
- Optionally scaling the image to the desired size
- Re-timing data for the intended target
- Formatting data according to the port output standard

2.3.1 DisplayPort*


The DisplayPort* is a digital communication interface that uses differential signaling to achieve a high-bandwidth bus interface designed to support connections between PCs and monitors, projectors, and TV displays.

A DisplayPort* consists of a Main Link, Auxiliary channel, and a Hot-Plug Detect signal. The Main Link is a unidirectional, high-bandwidth, and low-latency channel used for transport of isochronous data streams such as uncompressed video and audio. The

Auxiliary Channel (AUX CH) is a half-duplex bi-directional channel used for link management and device control. The Hot-Plug Detect (HPD) signal serves as an interrupt request for the sink device.

The processor is designed in accordance to VESA* DisplayPort* specification. Refer to Table 2-15.

Figure 2-6. DisplayPort* Overview



2.3.2 High-Definition Multimedia Interface (HDMI*)


The High-Definition Multimedia Interface (HDMI*) is provided for transmitting uncompressed digital audio and video signals from DVD players, set-top boxes, and other audio-visual sources to television sets, projectors, and other video displays. It can carry high-quality multi-channel audio data and all standard and high-definition consumer electronics video formats. The HDMI display interface connecting the processor and display devices uses transition minimized differential signaling (TMDS) to carry audiovisual information through the same HDMI cable.

HDMI includes three separate communications channels: TMDS, DDC, and the optional CEC (consumer electronics control). CEC is not supported on the processor. As shown in the following figure, the HDMI cable carries four differential pairs that make up the TMDS data and clock channels. These channels are used to carry video, audio, and auxiliary data. In addition, HDMI carries a VESA DDC. The DDC is used by an HDMI Source to determine the capabilities and characteristics of the Sink.

Audio, video, and auxiliary (control/status) data is transmitted across the three TMDS data channels. The video pixel clock is transmitted on the TMDS clock channel and is used by the receiver for data recovery on the three data channels. The digital display data signals driven natively through the PCH are AC coupled and needs level shifting to convert the AC coupled signals to the HDMI compliant digital signals.

The processor HDMI interface is designed in accordance with the High-Definition Multimedia Interface.

Figure 2-7. HDMI* Overview



2.3.3 Digital Video Interface (DVI)

The processor Digital Ports can be configured to drive DVI-D. DVI uses TMDS for transmitting data from the transmitter to the receiver, which is similar to the HDMI protocol except for the audio and CEC. Refer to the HDMI section for more information on the signals and data transmission. The digital display data signals driven natively through the processor are AC coupled and need level shifting to convert the AC coupled signals to the HDMI compliant digital signals.

2.3.4 embedded DisplayPort* (eDP*)

The embedded DisplayPort* (eDP*) is an embedded version of the DisplayPort standard oriented towards applications such as notebook and All-In-One PCs. Like DisplayPort, embedded DisplayPort* also consists of a Main Link, Auxiliary channel, and an optional Hot-Plug Detect signal. eDP* can be bifurcated (except for U/Y-processor line processors) in order to support VGA display.

2.3.5 Integrated Audio

- HDMI* and display port interfaces carry audio along with video.
- The processor supports 3 High Definition audio streams on 3 digital ports simultaneously (the DMA controllers are in PCH).
- The integrated audio processing (DSP) is performed by the PCH, and delivered to the processor using the AUDIO_SDI and AUDIO_CLK inputs pins.
- AUDIO_SDO output pin is used to carry responses back to the PCH
- Supports only the internal HDMI and DP* CODECs.



Table 2-17. Processor Supported Audio Formats over HDMI and DisplayPort*

Audio Formats	HDMI*	DisplayPort*
AC-3 Dolby* Digital	Yes	Yes
Dolby Digital Plus	Yes	Yes
DTS-HD*	Yes	Yes
LPCM, 192 kHz/24 bit, 8 Channel	Yes	Yes
Dolby TrueHD, DTS-HD Master Audio* (Lossless Blu-Ray Disc* Audio Format)	Yes	Yes

The processor will continue to support Silent stream. Silent stream is an integrated audio feature that enables short audio streams, such as system events to be heard over the HDMI* and DisplayPort* monitors. The processor supports silent streams over the HDMI and DisplayPort interfaces at 44.1 kHz, 48 kHz, 88.2 kHz, 96 kHz, 176.4 kHz, and 192 kHz sampling rates.

2.3.6 Multiple Display Configurations (Dual Channel DDR)

The following multiple display configuration modes are supported (with appropriate driver software):

- Single Display is a mode with one display port activated to display the output to one display device.
- Intel Display Clone is a mode with up to three display ports activated to drive the display content of same color depth setting but potentially different refresh rate and resolution settings to all the active display devices connected.
- Extended Desktop is a mode with up to three display ports activated to drive the content with potentially different color depth, refresh rate, and resolution settings on each of the active display devices connected.

The digital ports on the processor can be configured to support DisplayPort/HDMI/DVI. The following table shows examples of valid three display configurations through the processor.

Table 2-18. Display Resolution (Sheet 1 of 2)

Standard	Y-Processor Line Display 1, 2, 3 (eDP* + 2 DP*/HDMI*)	U-Processor Line Display 1, 2, 3 (eDP* + 2 DP*/HDMI*)	Notes
eDP*	2880x1800 @ 60 Hz, 24bpp Or 3840x2160 @ 60 Hz, 24bpp ⁴	3840x2160 @ 60 Hz, 24bpp Or 4096x2304 @ 60 Hz, 24bpp ⁴	1, 2
DP*	2880x1800 @ 60 Hz, 24bpp Or 3840x2160 @ 60 Hz, 24bpp ⁴	3840x2160 @ 60 Hz, 24bpp Or 4096x2304 @ 60 Hz, 24bpp ⁴	1, 2



Table 2-18. Display Resolution (Sheet 2 of 2)

Standard	Y-Processor Line Display 1, 2, 3 (eDP* + 2 DP*/HDMI*)	U-Processor Line Display 1, 2, 3 (eDP* + 2 DP*/HDMI*)	Notes
HDMI* 1.4 (native)	4096x2160 @ 24 Hz, 24 bpp	4096x2160 @ 24 Hz, 24 bpp	1, 2
HDMI* 2.0 (Via LS-Pcon)	2880x1800 @ 60 Hz, 24bpp Or 3840x2160 @ 60 Hz, 24bpp ⁴	3840x2160 @ 60 Hz, 24bpp Or 4096x2160 @ 60 Hz, 24bpp ⁴	1, 2, 7
Notes: 1. Maximum resolution is based on implementation of 4 lanes with HBR2 link data rate. 2. bpp - bit per pixel. 3. N/A 4. The resolutions are assumed at maximum VCC _{SA} , additional power penalty of ~0.26W per one Display Port. Final resolution depends on the overall power specifications/limitations. 5. In case of connecting more than one active display port the processor frequency may be lower than the base frequency at thermally limited scenario. 6. Supporting 4K display required two DDR channels of the same size. Performance degradations exists in SKL platforms while running 4K content for system using single channel system memory (compared to using dual channel). 7. HDMI* 2.0 implemented using LSPCON device. Only one LSPCON with HDCP2.2 support is supported per processor platform.			

2.3.7 Multiple Display Configurations (Single Channel DDR)

Table 2-19. Y-Processor Line Display Resolution Configuration

Minimum DDR Speed [MT/s]	Maximum Resolution (Clone/Extended Mode)		
	eDP* @ 60 Hz (Primary)	DP @ 60 Hz/HDMI* @ 30 Hz (Secondary 1)	DP @ 60 Hz/HDMI* @ 30 Hz (Secondary 2)
1333	2880 x 1800	Not Connected	Not Connected
	2880 x 1800	2880 x 1800	Not Connected
	2880 x 1800	2880 x 1800	2880 x 1800
Note: This resolution is limited by power.			

Table 2-20. U-Processor Line Display Resolution Configuration

Minimum DDR Speed [MT/s]	Maximum Resolution (Clone/Extended Mode)		
	eDP* @ 60 Hz (Primary)	DP @ 60 Hz/HDMI* @ 30Hz (Secondary 1)	DP @ 60 Hz/HDMI* @ 30 Hz (Secondary 2)
1333	3840 x 2160	Not Connected	Not Connected
	3200 x 1800	3840 x 2160	Not Connected
1600	3840 x 2160	3840 x 2160	Not Connected
	2560 x 1440	3840 x 2160	3840 x 2160
1866	3200 x 1800	3840 x 2160	3840 x 2160
2133	3840 x 2160	3840 x 2160	3840 x 2160



Table 2-21. U-Processor Line Display Resolution Configuration when DP@30 Hz

Minimum DDR Speed [MT/s]	Maximum Resolution (Clone/Extended Mode)		
	eDP* @ 60 Hz (Primary)	DP @ 30 Hz (Secondary 1)	DP @ 30 Hz (Secondary 2)
1333	3840 x 2160	Not Connected	Not Connected
	3840 x 2160	3840 x 2160	Not Connected
	3200 x 1800	3840 x 2160	3840 x 2160
1600 ¹	3840 x 2160	3840 x 2160	3840 x 2160

Note:
 1. eDP* with 3840x2160@60 resolution is very close to maximum limit and may not be supported for U-Processor.

2.3.8 High-Bandwidth Digital Content Protection (HDCP)

HDCP is the technology for protecting high-definition content against unauthorized copy or unreceptive between a source (computer, digital set top boxes, and so on) and the sink (panels, monitor, and TVs). The processor supports HDCP 1.4 for content protection over wired or wireless displays (HDMI*, DVI, and DisplayPort*).

The HDCP 1.4 keys are integrated into the processor and customers are not required to physically configure or handle the keys.

Table 2-22. HDCP Display supported Implications

Display Support		Content Protection Implications
HDCP 1.4	HDMI 1.4	Native FHD Only
	Display Port	Native FHD Only
HDCP 2.2	HDMI 1.4	LSPCON UHD 2160p30
	HDMI 2.0	LSPCON UHD 2160p60
	HDMI 2.0a	Not Supported
	Display Port	Not Supported

2.3.9 Display Link Data Rate Support

Table 2-23. Display Link Data Rate Support

Technology	Link Data Rate
eDP*	RBR (1.62 GT/s) HBR (2.7 GT/s) HBR2 (5.4 GT/s)
DisplayPort*	RBR (1.62 GT/s) HBR (2.7 GT/s) HBR2 (5.4 GT/s)
HDMI*	2.97 Gb/s



Table 2-24. Display Resolution and Link Rate Support

Resolution	Link Rate Support	High Definition
4096x2304	5.4 (HBR2)	UHD (4K)
3840x2160	5.4 (HBR2)	UHD (4K)
3200x2000	5.4 (HBR2)	QHD+
3200x1800	5.4 (HBR2)	QHD+
2880x1800	2.7 (HBR)	QHD
2880x1620	2.7 (HBR)	QHD
2560x1600	2.7 (HBR)	QHD
2560x1440	2.7 (HBR)	QHD
1920x1080	1.62 (RBR)	FHD

2.3.10 Display Bit Per Pixel (BPP) Support

Table 2-25. Display Bit Per Pixel (BPP) Support

Technology	Bit Per Pixel (bpp)
eDP*	24,30,36
DisplayPort*	24,30,36
HDMI*	24,36

2.3.11 Display Resolution per Link Width

Table 2-26. Supported Resolutions¹ for HBR2 (5.4Gbps) by Link Width

Link Width	Max. Link Bandwidth [Gbps]	Max. Pixel Clock (Theoretical) [MHz]	U/Y-Processor Lines
4 lanes	21.6	720 ²	See Table 2-18
2 lanes	10.8	360	2880x1800@60Hz, 24bpp
1 lane	5.4	180	2048x1280@60Hz, 24bpp
Notes:			
1. The examples assumed 60 Hz refresh rate and 24 bpp.			
2. The actual Max pixel clock for HBR2 is limited by the CD clock to 540 MHz for Y-processor line and 675 MHz for U-processor line.			

Table 2-27. Supported Resolutions¹ for HBR (2.7Gbps) by Link Width

Link Width	Max. Link Bandwidth [Gbps]	Max. Pixel Clock (theoretical) [MHz]	U/Y-processor lines
4 lanes	10.8	360	2880x1800@60Hz, 24bpp
2 lanes	5.4	180	2048x1280@60Hz, 24bpp
1 lane	2.7	90	1280x960@60Hz, 24bpp
Note:			
1. The examples assumed 60Hz refresh rate and 24 bpp.			



2.4 Platform Environmental Control Interface (PECI)

Table 2-28. Display Bit Per Pixel (BPP) Support

Technology	Bit Per Pixel (bpp)
eDP*	24,30,36
DisplayPort*	24,30,36
HDMI*	24,36

PECI is an Intel proprietary interface that provides a communication channel between Intel processors and external components like Super IO (SIO) and Embedded Controllers (EC) to provide processor temperature, Turbo, Configurable TDP, and memory throttling control mechanisms and many other services. PECI is used for platform thermal management and real time control and configuration of processor features and performance.

2.4.1 PECI Bus Architecture

The PECI architecture is based on a wired OR bus that the clients (as processor PECI) can pull up (with strong drive).

The idle state on the bus is near zero.

The following figures demonstrates PECI design and connectivity:

- PECI Host-Clients Connection: While the host/originator can be third party PECI host and one of the PECI client is a processor PECI device.
- PECI EC Connection.

Figure 2-8. Example for PECE Host-Clients Connection





Figure 2-9. Example for PECE EC Connection



§ §



3 Technologies

This chapter provides a high-level description of Intel technologies implemented in the processor.

The implementation of the features may vary between the processor SKUs.

Details on the different technologies of Intel processors and other relevant external notes are located at the Intel technology web site: <http://www.intel.com/technology/>

3.1 Intel® Virtualization Technology (Intel® VT)

Intel® Virtualization Technology (Intel® VT) makes a single system appear as multiple independent systems to software. This allows multiple, independent operating systems to run simultaneously on a single system. Intel VT comprises technology components to support virtualization of platforms based on Intel architecture microprocessors and chipsets.

Intel® Virtualization Technology (Intel® VT) for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-x) added hardware support in the processor to improve the virtualization performance and robustness. Intel® Virtualization Technology for Directed I/O (Intel® VT-d) extends Intel VT-x by adding hardware assisted support to improve I/O device virtualization performance.

Intel® VT-x specifications and functional descriptions are included in the *Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3*. Available at:

<http://www.intel.com/products/processor/manuals/index.htm>

The Intel VT-d specification and other VT documents can be referenced at:

<http://www.intel.com/technology/virtualization/index.htm>

<https://sharedspaces.intel.com/sites/PCDC/SitePages/Ingredients/ingredient.aspx?ing=VT>

3.1.1 Intel® Virtualization Technology (Intel® VT) for IA-32, Intel® 64 and Intel® Architecture (Intel® VT-X)

Intel® VT-x Objectives

Intel VT-x provides hardware acceleration for virtualization of IA platforms. Virtual Machine Monitor (VMM) can use Intel VT-x features to provide an improved reliable virtualized platform. By using Intel VT-x, a VMM is:

- **Robust:** VMMs no longer need to use para-virtualization or binary translation. This means that VMMs will be able to run off-the-shelf operating systems and applications without any special steps.
- **Enhanced:** Intel VT enables VMMs to run 64-bit guest operating systems on IA x86 processors.
- **More reliable:** Due to the hardware support, VMMs can now be smaller, less complex, and more efficient. This improves reliability and availability and reduces the potential for software conflicts.



- **More secure:** The use of hardware transitions in the VMM strengthens the isolation of VMs and further prevents corruption of one VM from affecting others on the same system.

Intel® VT-x Key Features

The processor supports the following added new Intel VT-x features:

- Extended Page Table (EPT) Accessed and Dirty Bits
 - EPT A/D bits enabled VMMs to efficiently implement memory management and page classification algorithms to optimize VM memory operations, such as defragmentation, paging, live migration, and check-pointing. Without hardware support for EPT A/D bits, VMMs may need to emulate A/D bits by marking EPT paging-structures as not-present or read-only, and incur the overhead of EPT page-fault VM exits and associated software processing.
- EPTP (EPT pointer) switching
 - EPTP switching is a specific VM function. EPTP switching allows guest software (in VMX non-root operation, supported by EPT) to request a different EPT paging-structure hierarchy. This is a feature by which software in VMX non-root operation can request a change of EPTP without a VM exit. Software will be able to choose among a set of potential EPTP values determined in advance by software in VMX root operation.
- Pause loop exiting
 - Support VMM schedulers seeking to determine when a virtual processor of a multiprocessor virtual machine is not performing useful work. This situation may occur when not all virtual processors of the virtual machine are currently scheduled and when the virtual processor in question is in a loop involving the PAUSE instruction. The new feature allows detection of such loops and is thus called PAUSE-loop exiting.

The processor IA core supports the following Intel VT-x features:

- Extended Page Tables (EPT)
 - EPT is hardware assisted page table virtualization
 - It eliminates VM exits from guest OS to the VMM for shadow page-table maintenance
- Virtual Processor IDs (VPID)
 - Ability to assign a VM ID to tag processor IA core hardware structures (such as TLBs)
 - This avoids flushes on VM transitions to give a lower-cost VM transition time and an overall reduction in virtualization overhead.
- Guest Preemption Timer
 - Mechanism for a VMM to preempt the execution of a guest OS after an amount of time specified by the VMM. The VMM sets a timer value before entering a guest
 - The feature aids VMM developers in flexibility and Quality of Service (QoS) guarantees
- Descriptor-Table Exiting
 - Descriptor-table exiting allows a VMM to protect a guest OS from internal (malicious software based) attack by preventing relocation of key system data structures like IDT (interrupt descriptor table), GDT (global descriptor table), LDT (local descriptor table), and TSS (task segment selector).
 - A VMM using this feature can intercept (by a VM exit) attempts to relocate these data structures and prevent them from being tampered by malicious software.



3.1.2 Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d)


Intel® VT-d Objectives

The key Intel VT-d objectives are domain-based isolation and hardware-based virtualization. A domain can be abstractly defined as an isolated environment in a platform to which a subset of host physical memory is allocated. Intel VT-d provides accelerated I/O performance for a virtualized platform and provides software with the following capabilities:

- I/O device assignment and security: for flexibly assigning I/O devices to VMs and extending the protection and isolation properties of VMs for I/O operations.
- DMA remapping: for supporting independent address translations for Direct Memory Accesses (DMA) from devices.
- Interrupt remapping: for supporting isolation and routing of interrupts from devices and external interrupt controllers to appropriate VMs.
- Reliability: for recording and reporting to system software DMA and interrupt errors that may otherwise corrupt memory or impact VM isolation.

Intel VT-d accomplishes address translation by associating transaction from a given I/O device to a translation table associated with the Guest to which the device is assigned. It does this by means of the data structure in the following illustration. This table creates an association between the device's PCI Express* Bus/Device/Function (B/D/F) number and the base address of a translation table. This data structure is populated by a VMM to map devices to translation tables in accordance with the device assignment restrictions above, and to include a multi-level translation table (VT-d Table) that contains Guest specific address translations.

Figure 3-1. Device to Domain Mapping Structures



Intel VT-d functionality, often referred to as an Intel VT-d Engine, has typically been implemented at or near a PCI Express* host bridge component of a computer system. This might be in a chipset component or in the PCI Express functionality of a processor with integrated I/O. When one such VT-d engine receives a PCI Express transaction from a PCI Express bus, it uses the B/D/F number associated with the transaction to search for an Intel VT-d translation table. In doing so, it uses the B/D/F number to traverse the data structure shown in the above figure. If it finds a valid Intel VT-d table in this data structure, it uses that table to translate the address provided on the PCI Express bus. If it does not find a valid translation table for a given translation, this results in an Intel VT-d fault. If Intel VT-d translation is required, the Intel VT-d engine performs an N-level table walk.

For more information, refer to *Intel Virtualization Technology for Directed I/O Architecture Specification* <http://www.intel.com/content/dam/www/public/us/en/documents/product-specifications/vt-directed-io-spec.pdf>



Intel® VT-d Key Features

The processor supports the following Intel VT-d features:

- Memory controller and processor graphics comply with the Intel VT-d 2.1 Specification.
- Two Intel VT-d DMA remap engines.
 - iGFX DMA remap engine
 - Default DMA remap engine (covers all devices except iGFX)
- Support for root entry, context entry, and default context
- 39-bit guest physical address and host physical address widths
- Support for 4K page sizes only
- Support for register-based fault recording only (for single entry only) and support for MSI interrupts for faults
- Support for both leaf and non-leaf caching
- Support for boot protection of default page table
- Support for non-caching of invalid page table entries
- Support for hardware based flushing of translated but pending writes and pending reads, on IOTLB invalidation
- Support for Global, Domain specific and Page specific IOTLB invalidation
- MSI cycles (MemWr to address FEE_x_xxxxh) not translated
 - Translation faults result in cycle forwarding to VBIOS region (byte enables masked for writes). Returned data may be bogus for internal agents, PEG/DMI interfaces return unsupported request status
- Interrupt Remapping is supported
- Queued invalidation is supported
- Intel VT-d translation bypass address range is supported (Pass Through)

The processor supports the following added new Intel VT-d features:

- 4-level Intel VT-d Page walk – both default Intel VT-d engine as well as the IGD VT-d engine are upgraded to support 4-level Intel VT-d tables (adjusted guest address width of 48 bits)
- Intel VT-d superpage – support of Intel VT-d superpage (2MB, 1GB) for default Intel VT-d engine (that covers all devices except IGD)
IGD Intel VT-d engine does not support superpage and BIOS should disable superpage in default Intel VT-d engine when iGfx is enabled.

Note: Intel VT-d Technology may not be available on all SKUs.



3.2 Security Technologies

3.2.1 Intel® Trusted Execution Technology (Intel® TXT)

Intel Trusted Execution Technology (Intel TXT) defines platform-level enhancements that provide the building blocks for creating trusted platforms.

The Intel TXT platform helps to provide the authenticity of the controlling environment such that those wishing to rely on the platform can make an appropriate trust decision. The Intel TXT platform determines the identity of the controlling environment by accurately measuring and verifying the controlling software.

Another aspect of the trust decision is the ability of the platform to resist attempts to change the controlling environment. The Intel TXT platform will resist attempts by software processes to change the controlling environment or bypass the bounds set by the controlling environment.

Intel TXT is a set of extensions designed to provide a measured and controlled launch of system software that will then establish a protected environment for itself and any additional software that it may execute.

These extensions enhance two areas:

- The launching of the Measured Launched Environment (MLE).
- The protection of the MLE from potential corruption.

The enhanced platform provides these launch and control interfaces using Safer Mode Extensions (SMX).

The SMX interface includes the following functions:

- Measured/Verified launch of the MLE.
- Mechanisms to ensure the above measurement is protected and stored in a secure location.
- Protection mechanisms that allow the MLE to control attempts to modify itself.

The processor also offers additional enhancements to System Management Mode (SMM) architecture for enhanced security and performance. The processor provides new MSRs to:

- Enable a second SMM range
- Enable SMM code execution range checking
- Select whether SMM Save State is to be written to legacy SMRAM or to MSRs
- Determine if a thread is going to be delayed entering SMM
- Determine if a thread is blocked from entering SMM
- Targeted SMI, enable/disable threads from responding to SMIs, both VLWs and IPI

For the above features, BIOS must test the associated capability bit before attempting to access any of the above registers.

For more information, refer to the [Intel® Trusted Execution Technology Measured Launched Environment Programming Guide](#)

Note: Intel TXT Technology may not be available on all SKUs.



3.2.2 Intel® Advanced Encryption Standard New Instructions (Intel® AES-NI)

The processor supports Intel Advanced Encryption Standard New Instructions (Intel AES-NI) that are a set of Single Instruction Multiple Data (SIMD) instructions that enable fast and secure data encryption and decryption based on the Advanced Encryption Standard (AES). Intel AES-NI are valuable for a wide range of cryptographic applications, such as applications that perform bulk encryption/decryption, authentication, random number generation, and authenticated encryption. AES is broadly accepted as the standard for both government and industry applications, and is widely deployed in various protocols.

Intel AES-NI consists of six Intel SSE instructions. Four instructions, AESENC, AESENCLAST, AESDEC, and AESDELAST facilitate high performance AES encryption and decryption. The other two, AESIMC and AESKEYGENASSIST, support the AES key expansion procedure. Together, these instructions provide full hardware for supporting AES; offering security, high performance, and a great deal of flexibility.

Note: Intel AES-NI Technology may not be available on all SKUs.

3.2.3 PCLMULQDQ (Perform Carry-Less Multiplication Quad word) Instruction

The processor supports the carry-less multiplication instruction, PCLMULQDQ. PCLMULQDQ is a Single Instruction Multiple Data (SIMD) instruction that computes the 128-bit carry-less multiplication of two 64-bit operands without generating and propagating carries. Carry-less multiplication is an essential processing component of several cryptographic systems and standards. Hence, accelerating carry-less multiplication can significantly contribute to achieving high speed secure computing and communication.

3.2.4 Intel® Secure Key

The processor supports Intel Secure Key (formerly known as Digital Random Number Generator (DRNG)), a software visible random number generation mechanism supported by a high quality entropy source. This capability is available to programmers through the RDRAND instruction. The resultant random number generation capability is designed to comply with existing industry standards in this regard (ANSI X9.82 and NIST SP 800-90).

Some possible usages of the RDRAND instruction include cryptographic key generation as used in a variety of applications, including communication, digital signatures, secure storage, and so on.

3.2.5 Execute Disable Bit

The Execute Disable Bit allows memory to be marked as non executable when combined with a supporting operating system. If code attempts to run in non-executable memory, the processor raises an error to the operating system. This feature can prevent some classes of viruses or worms that exploit buffer overrun vulnerabilities and can, thus, help improve the overall security of the system.

See the [Intel 64 and IA-32 Architectures Software Developer's Manuals](#) for more detailed information.

3.2.6 Boot Guard Technology

Boot Guard technology is a part of boot integrity protection technology. Boot Guard can help protect the platform boot integrity by preventing execution of unauthorized boot blocks. With Boot Guard, platform manufacturers can create boot policies such that invocation of an unauthorized (or untrusted) boot block will trigger the platform protection per the manufacturer's defined policy.

With verification based in the hardware, Boot Guard extends the trust boundary of the platform boot process down to the hardware level.

Boot Guard accomplishes this by:

- Providing of hardware-based Static Root of Trust for Measurement (S-RTM) and the Root of Trust for Verification (RTV) using Intel architectural components.
- Providing of architectural definition for platform manufacturer Boot Policy.
- Enforcing of manufacture provided Boot Policy using Intel architectural components.

Benefits of this protection is that Boot Guard can help maintain platform integrity by preventing re-purposing of the manufacturer's hardware to run an unauthorized software stack.

Note: Boot Guard availability may vary between the different SKUs.

3.2.7 Supervisor Mode Execution Protection (SMEP)

Intel[®] Supervisor Mode Execution Protection (SMEP) is a mechanism that provides the next level of system protection by blocking malicious software attacks from user mode code when the system is running in the highest privilege level. This technology helps to protect from virus attacks and unwanted code from harming the system. For more information, refer to *Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A* at: <http://www.intel.com/Assets/PDF/manual/253668.pdf>

3.2.8 Intel Supervisor Mode Access Protection (SMAP)

Intel Supervisor Mode Access Protection (SMAP) is a mechanism that provides next level of system protection by blocking a malicious user from tricking the operating system into branching off user data. This technology shuts down very popular attack vectors against operating systems.

For more information, refer to the *Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3A*: <http://www.intel.com/Assets/PDF/manual/253668.pdf>

3.2.9 Intel[®] Memory Protection Extensions (Intel[®] MPX)

Intel[®] MPX provides hardware accelerated mechanism for memory testing (heap and stack) buffer boundaries in order to identify buffer overflow attacks.

An Intel[®] MPX enabled compiler inserts new instructions that tests memory boundaries prior to a buffer access. Other Intel[®] MPX commands are used to modify a database of memory regions used by the boundary checker instructions.

The Intel[®] MPX ISA is designed for backward compatibility and will be treated as no-operation instructions (NOPs) on older processors.



Intel® MPX can be used for:

- Efficient runtime memory boundary checks for security-sensitive portions of the application.
- As part of a memory checker tool for finding difficult memory access errors. Intel® MPX is significantly of magnitude faster than software implementations.

Intel® MPX emulation (without hardware acceleration) is available with the Intel® C++ Compiler 13.0 or newer.

For more information, refer to the Intel® MPX documentation.

3.2.10 Intel® Software Guard Extensions (Intel® SGX)

Software Guard Extensions (SGX) is a processor enhancement designed to help protect application integrity and confidentiality of secrets and withstands software and certain hardware attacks.

Software Guard Extensions (SGX) creates and operates in protected regions of memory named Enclaves.

Enclave code can be accessed using new special ISA commands that jump into per Enclave predefined addresses. Data within an Enclave can only be accessed from that same Enclave code.

The latter security statements hold under all privilege levels including supervisor mode (ring-0), System Management Mode (SMM) and other Enclaves.

Software Guard Extensions (SGX) features a memory encryption engine that both encrypts Enclave memory as well as protect it from corruption and replay attacks.

Software Guard Extensions (SGX) benefits over alternative Trusted Execution Environments (TEEs) are:

- Enclaves are written using C/C++ using industry standard build tools.
- High processing power as they run on the processor.
- Large amount of memory are available as well as non-volatile storage (such as disk drives).
- Simple to maintain and debug using standard IDEs (Integrated Development Environment)
- Scalable to a larger number of applications and vendors running concurrently

For more information, refer to the [Intel® SGX DOC](#).

3.2.11 Intel® Virtualization Technology (Intel® VT) for Directed I/O (Intel® VT-d)

Refer to [Section 3.1.2 Intel® VT-d](#) for detail.



3.3 Power and Performance Technologies

3.3.1 Intel® Hyper-Threading Technology (Intel® HT Technology)

The processor supports Intel® Hyper-Threading Technology (Intel® HT Technology) that allows an execution processor IA core to function as two logical processors. While some execution resources such as caches, execution units, and buses are shared, each logical processor has its own architectural state with its own set of general-purpose registers and control registers. This feature must be enabled using the BIOS and requires operating system support.

Intel recommends enabling Intel Hyper-Threading Technology with Microsoft* Windows* 8 and Microsoft* Windows* 7 and disabling Intel Hyper-Threading Technology using the BIOS for all previous versions of Windows* operating systems. For more information on Intel Hyper-Threading Technology, see <http://www.intel.com/technology/platform-technology/hyper-threading/>.

Note: Intel® HT Technology may not be available on all SKUs.

3.3.2 Intel® Turbo Boost Technology 2.0

The Intel® Turbo Boost Technology 2.0 allows the processor IA core/processor graphics core to opportunistically and automatically run faster than the processor IA core base frequency/processor graphics base frequency if it is operating below power, temperature, and current limits. The Intel Turbo Boost Technology 2.0 feature is designed to increase performance of both multi-threaded and single-threaded workloads.

Compared with previous generation products, Intel Turbo Boost Technology 2.0 will increase the ratio of application power towards TDP and also allows to increase power above TDP as high as PL2 for short periods of time. Thus, thermal solutions and platform cooling that are designed to less than thermal design guidance might experience thermal and performance issues since more applications will tend to run at the maximum power limit for significant periods of time.

Note: Intel Turbo Boost Technology 2.0 may not be available on all SKUs.

3.3.2.1 Intel® Turbo Boost Technology 2.0 Frequency

To determine the highest performance frequency amongst active processor IA cores, the processor takes the following into consideration:

- The number of processor IA cores operating in the C0 state.
- The estimated processor IA core current consumption and I_{CCMax} register settings.
- The estimated package prior and present power consumption and turbo power limits.
- The package temperature.
- Sustained turbo residencies at high voltages and temperature.

Any of these factors can affect the maximum frequency for a given workload. If the power, current, voltage, or thermal limit is reached, the processor will automatically reduce the frequency to stay within its TDP limit. Turbo processor frequencies are only



active if the operating system is requesting the P0 state. If turbo frequencies are limited, the cause is logged in IA_PERF_LIMIT_REASONS register. For more information on P-states and C-states, see Power Management.

3.3.3 Intel® Advanced Vector Extensions 2 (Intel® AVX2)

Intel® Advanced Vector Extensions 2.0 (Intel® AVX2) is the latest expansion of the Intel instruction set. Intel AVX2 extends the Intel Advanced Vector Extensions (Intel® AVX) with 256-bit integer instructions, floating-point fused multiply add (FMA) instructions, and gather operations. The 256-bit integer vectors benefit math, codec, image, and digital signal processing software. FMA improves performance in face detection, professional imaging, and high performance computing. Gather operations increase vectorization opportunities for many applications. In addition to the vector extensions, this generation of Intel processors adds new bit manipulation instructions useful in compression, encryption, and general purpose software.

For more information on Intel AVX, see <http://www.intel.com/software/avx>

Intel® Advanced Vector Extensions (Intel® AVX) are designed to achieve higher throughput to certain integer and floating point operation. Due to varying processor power characteristics, utilizing AVX instructions may cause a) parts to operate below the base frequency b) some parts with Intel® Turbo Boost Technology 2.0 to not achieve any or maximum turbo frequencies. Performance varies depending on hardware, software and system configuration and you should consult your system manufacturer for more information. Intel® Advanced Vector Extensions refers to Intel® AVX, Intel® AVX2 or Intel® AVX-512.

Note: Intel AVX2 Technology may not be available on all SKUs.

3.3.4 Intel® 64 Architecture x2APIC

The x2APIC architecture extends the xAPIC architecture that provides key mechanisms for interrupt delivery. This extension is primarily intended to increase processor addressability.

Specifically, x2APIC:

- Retains all key elements of compatibility to the xAPIC architecture:
 - Delivery modes
 - Interrupt and processor priorities
 - Interrupt sources
 - Interrupt destination types
- Provides extensions to scale processor addressability for both the logical and physical destination modes
- Adds new features to enhance performance of interrupt delivery
- Reduces complexity of logical destination mode interrupt delivery on link based architectures

The key enhancements provided by the x2APIC architecture over xAPIC are the following:

- Support for two modes of operation to provide backward compatibility and extensibility for future platform innovations:

- In xAPIC compatibility mode, APIC registers are accessed through memory mapped interface to a 4K-Byte page, identical to the xAPIC architecture.
- In x2APIC mode, APIC registers are accessed through Model Specific Register (MSR) interfaces. In this mode, the x2APIC architecture provides significantly increased processor addressability and some enhancements on interrupt delivery.
- Increased range of processor addressability in x2APIC mode:
 - Physical xAPIC ID field increases from 8 bits to 32 bits, allowing for interrupt processor addressability up to 4G-1 processors in physical destination mode. A processor implementation of x2APIC architecture can support fewer than 32-bits in a software transparent fashion.
 - Logical xAPIC ID field increases from 8 bits to 32 bits. The 32-bit logical x2APIC ID is partitioned into two sub-fields – a 16-bit cluster ID and a 16-bit logical ID within the cluster. Consequently, $((2^{20}) - 16)$ processors can be addressed in logical destination mode. Processor implementations can support fewer than 16 bits in the cluster ID sub-field and logical ID sub-field in a software agnostic fashion.
- More efficient MSR interface to access APIC registers:
 - To enhance inter-processor and self-directed interrupt delivery as well as the ability to virtualize the local APIC, the APIC register set can be accessed only through MSR-based interfaces in x2APIC mode. The Memory Mapped IO (MMIO) interface used by xAPIC is not supported in x2APIC mode.
- The semantics for accessing APIC registers have been revised to simplify the programming of frequently-used APIC registers by system software. Specifically, the software semantics for using the Interrupt Command Register (ICR) and End Of Interrupt (EOI) registers have been modified to allow for more efficient delivery and dispatching of interrupts.
- The x2APIC extensions are made available to system software by enabling the local x2APIC unit in the “x2APIC” mode. To benefit from x2APIC capabilities, a new operating system and a new BIOS are both needed, with special support for x2APIC mode.
- The x2APIC architecture provides backward compatibility to the xAPIC architecture and forward extendible for future Intel platform innovations.

Note: Intel x2APIC Technology may not be available on all SKUs.

For more information, see the Intel® 64 Architecture x2APIC Specification at <http://www.intel.com/products/processor/manuals/>.

3.3.5 Power Aware Interrupt Routing (PAIR)

The processor includes enhanced power-performance technology that routes interrupts to threads or processor IA cores based on their sleep states. As an example, for energy savings, it routes the interrupt to the active processor IA cores without waking the deep idle processor IA cores. For performance, it routes the interrupt to the idle (C1) processor IA cores without interrupting the already heavily loaded processor IA cores. This enhancement is mostly beneficial for high-interrupt scenarios like Gigabit LAN, WLAN peripherals, and so on.

3.3.6 Intel® Transactional Synchronization Extensions (Intel® TSX-NI)

Intel® Transactional Synchronization Extensions (Intel® TSX-NI) provides a set of instruction set extensions that allow programmers to specify regions of code for transactional synchronization. Programmers can use these extensions to achieve the performance of fine-grain locking while actually programming using coarse-grain locks. Details on Intel TSX-NI may be found in *Intel® Architecture Instruction Set Extensions Programming Reference*.

Note: Intel® TSX-NI may not be available on all SKUs.

3.4 Intel® Image Signal Processor (Intel® ISP)

3.4.1 Platform Imaging Infrastructure

The imaging infrastructure is based on a number of hardware components as shown in Figure 3-3. The three major components of the system are:

- **Camera SubSystem:** Located in the lid of the system and contains CMOS sensor, flash, LED, I/O interface (MIPI* CSI-2 and I²C*), Focus control and other components.
- **Camera I/O controller:** The I/O controller is located in the PCH and contains a MIPI-CSI2 Host controller. The host controller is a PCI device (independent of the ISP device). The CSI-2 HCI brings imaging data from an external imager into the system and provides a command and control channel for the imager using I²C.
- **Intel® ISP (Image Signal Processor):** The ISP processes the images captured by Bayer sensors to be used by still or video applications (such as, JPEG, H.264, and so on).

Figure 3-2. Processor Camera System





Figure 3-3. Platform Imaging Infrastructure



3.4.2 Intel® Image Signal Processor (Intel® ISP)

The Intel ISP is an embedded camera subsystem hardware component on the processor, it processes video and still images at high quality with a low-power cost by leveraging a programmable VLIW (very-long-instruction-word) SIMD vector processor, a hardware fixed function pipe (accelerators), two scalar processor, and more. The mix of hardware accelerators and compute capabilities allows the flexibility and patchability that are required for late changes and allowing the unit to support future sensor technologies while remaining in an optimized power performance point.

3.5 Debug Technologies

3.5.1 Intel® Processor Trace

Intel® Processor Trace (Intel® PT) is a new tracing capability added to Intel® Architecture, for use in software debug and profiling. Intel PT provides the capability for more precise software control flow and timing information, with limited impact to software execution. This provides enhanced ability to debug software crashes, hangs, or other anomalies, as well as responsiveness and short-duration performance issues.

Intel® VTune™ Amplifier for Systems and the Intel® System Debugger are part of Intel® System Studio 2015, which includes updates for new debug and trace features on this latest platform, including Intel PT and Intel® Trace Hub.

An update to the Linux perf utility, with support for Intel PT, is available for download at https://github.com/virtuoso/linux-perf/tree/intel_pt. It requires rebuilding the kernel and the perf utility.





4 Power Management

This chapter provides information on the following power management topics:

- Advanced Configuration and Power Interface (ACPI) States
- Processor IA Core Power Management
- Integrated Memory Controller (IMC) Power Management
- Processor Graphics Power Management

Figure 4-1. Processor Power States







Figure 4-2. Processor Package and IA Core C-States



4.1 Advanced Configuration and Power Interface (ACPI) States Supported

This section describes the ACPI states supported by the processor.

Table 4-1. System States

State	Description
G0/S0	Full On
G1/S3-Cold	Suspend-to-RAM (STR). Context saved to memory (S3-Hot is not supported by the processor).
G1/S4	Suspend-to-Disk (STD). All power lost (except wake-up on PCH).
G2/S5	Soft off. All power lost (except wake-up on PCH). Total reboot.
G3	Mechanical off. All power removed from system.



Table 4-2. Processor IA Core/Package State Support

State	Description
C0	Active mode, processor executing code.
C1	AutoHALT processor IA core state (package C0 state).
C1E	AutoHALT processor IA core state with lowest frequency and voltage operating point (package C0 state).
C2	All processor IA cores in C3 or deeper. Memory path open. Temporary state before Package C3 or deeper.
C3	Processor IA execution cores in C3 or deeper, flush their L1 instruction cache, L1 data cache, and L2 cache to the LLC shared cache. LLC may be flushed. Clocks are shut off to each core.
C6	Processor IA execution cores in this state save their architectural state before removing core voltage. BCLK is off.
C7	Processor IA execution cores in this state behave similarly to the C6 state. If all execution cores request C7, LLC ways may be flushed until it is cleared. If the entire LLC is flushed, voltage will be removed from the LLC.
C8	C7 plus LLC must be flushed.
C9	C8 plus most Uncore voltages at 0V. IA, GT and SA reduced to 0V, while V _{CC10} stays on.
C10	C9 plus all VRs at PS4 or LPM. 24MHz clock off

Table 4-3. G, S, and C Interface State Combinations

Global (G) State	Sleep (S) State	Processor Package (C) State	Processor State	System Clocks	Description
G0	S0	C0	Full On	On	Full On
G0	S0	C1/C1E	Auto-Halt	On	Auto-Halt
G0	S0	C3	Deep Sleep	On	Deep Sleep
G0	S0	C6/C7	Deep Power Down	On	Deep Power Down
G0	S0	C8/C9/C10	Off	On	Deeper Power Down
G1	S3	Power off	Off	Off, except RTC	Suspend to RAM
G1	S4	Power off	Off	Off, except RTC	Suspend to Disk
G2	S5	Power off	Off	Off, except RTC	Soft Off
G3	N/A	Power off	Off	Power off	Hard off



4.2 Processor IA Core Power Management

While executing code, Enhanced Intel SpeedStep[®] Technology and Hardware-controlled P-states optimizes the processor's IA core frequency and voltage based on workload. Each frequency and voltage operating point is defined by ACPI as a P-state. When the processor is not executing code, it is idle. A low-power idle state is defined by ACPI as a C-state. In general, deeper power C-states have longer entry and exit latencies.

4.2.1 OS/HW controlled P-States

4.2.1.1 Enhanced Intel[®] SpeedStep[®] Technology

Enhanced Intel SpeedStep[®] Technology enables the operating system to control and select P-state. The following are the key features of Enhanced Intel[®] SpeedStep[®] Technology:

- Multiple frequency and voltage points for optimal performance and power efficiency. These operating points are known as P-states.
- Frequency selection is software controlled by writing to processor MSRs. The voltage is optimized based on the selected frequency and the number of active processor IA cores.
 - Once the voltage is established, the PLL locks on to the target frequency.
 - All active processor IA cores share the same frequency and voltage. In a multi-core processor, the highest frequency P-state requested among all active IA cores is selected.
 - Software-requested transitions are accepted at any time. If a previous transition is in progress, the new transition is deferred until the previous transition is completed.
- The processor controls voltage ramp rates internally to ensure glitch-free transitions.
- Because there is low transition latency between P-states, a significant number of transitions per-second are possible.

4.2.1.2 Intel[®] Speed Shift Technology

Hardware-controlled P-states are an energy efficient method of frequency control by the hardware rather than relying on OS control. OS is aware of available hardware P-states and request a desired P-state or it can let Hardware determine the P-state. The OS request is based on its workload requirements and awareness of processor capabilities. Processor decision is based on the different system constraints for example: Workload demand, thermal limits while taking into consideration the minimum and maximum levels and activity window of performance requested by the Operating System.

For more details, refer to the following document (see related documents section):


- Intel[®] 64 and IA-32 Architectures Software Developer's Manual (SDM), volume 3B.

4.2.2 Low-Power Idle States

When the processor is idle, low-power idle states (C-states) are used to save power. More power savings actions are taken for numerically higher C-states. However, deeper C-states have longer exit and entry latencies. Resolution of C-states occur at the thread, processor IA core, and processor package level. Thread-level C-states are available if Intel Hyper-Threading Technology is enabled.

Caution: Long term reliability cannot be assured unless all the Low-Power Idle States are enabled.

Figure 4-3. Idle Power Management Breakdown of the Processor IA Cores



While individual threads can request low-power C-states, power saving actions only take place once the processor IA core C-state is resolved. processor IA core C-states are automatically resolved by the processor. For thread and processor IA core C-states, a transition to and from C0 state is required before entering any other C-state.

4.2.3 Requesting Low-Power Idle States

The primary software interfaces for requesting low-power idle states are through the MWAIT instruction with sub-state hints and the HLT instruction (for C1 and C1E). However, software may make C-state requests using the legacy method of I/O reads from the ACPI-defined processor clock control registers, referred to as P_LVLx. This method of requesting C-states provides legacy support for operating systems that initiate C-state transitions using I/O reads.

For legacy operating systems, P_LVLx I/O reads are converted within the processor to the equivalent MWAIT C-state request. Therefore, P_LVLx reads do not directly result in I/O reads to the system. The feature, known as I/O MWAIT redirection, must be enabled in the BIOS.

The BIOS can write to the C-state range field of the PMG_IO_CAPTURE MSR to restrict the range of I/O addresses that are trapped and emulate MWAIT like functionality. Any P_LVLx reads outside of this range do not cause an I/O redirection to MWAIT(Cx) like request. They fall through like a normal I/O instruction.



When P_LVLx I/O instructions are used, MWAIT sub-states cannot be defined. The MWAIT sub-state is always zero if I/O MWAIT redirection is used. By default, P_LVLx I/O redirections enable the MWAIT 'break on EFLAGS.IF' feature that triggers a wake up on an interrupt, even if interrupts are masked by EFLAGS.IF.

4.2.4 Processor IA Core C-State Rules

The following are general rules for all processor IA core C-states, unless specified otherwise:

- A processor IA core C-State is determined by the lowest numerical thread state (such as Thread 0 requests C1E while Thread 1 requests C3 state, resulting in a processor IA core C1E state). See the *G, S, and C Interface State Combinations* table.
- A processor IA core transitions to C0 state when:
 - An interrupt occurs
 - There is an access to the monitored address if the state was entered using an MWAIT/Timed MWAIT instruction
 - The deadline corresponding to the Timed MWAIT instruction expires
- An interrupt directed toward a single thread wakes up only that thread.
- If any thread in a processor IA core is active (in C0 state), the core's C-state will resolve to C0.
- Any interrupt coming into the processor package may wake any processor IA core.
- A system reset re-initializes all processor IA cores.

Processor IA core C0 State

The normal operating state of a processor IA core where code is being executed.

Processor IA core C1/C1E State

C1/C1E is a low-power state entered when all threads within a processor IA core execute a HLT or MWAIT(C1/C1E) instruction.

A System Management Interrupt (SMI) handler returns execution to either Normal state or the C1/C1E state. See the *Intel 64 and IA-32 Architectures Software Developer's Manual* for more information.

While a processor IA core is in C1/C1E state, it processes bus snoops and snoops from other threads. For more information on C1E, see [Section 4.2.5](#).

Processor IA core C3 State

Individual threads of a processor IA core can enter the C3 state by initiating a P_LVL2 I/O read to the P_BLK or an MWAIT(C3) instruction. A processor IA core in C3 state flushes the contents of its L1 instruction cache, L1 data cache, and L2 cache to the shared LLC, while maintaining its architectural state. All processor IA core clocks are stopped at this point. Because the processor IA core's caches are flushed, the processor does not wake any processor IA core that is in the C3 state when either a snoop is detected or when another processor IA core accesses cacheable memory.



Processor IA core C6 State

Individual threads of a processor IA core can enter the C6 state by initiating a P_LVL3 I/O read or an MWAIT(C6) instruction. Before entering processor IA core C6 state, the processor IA core will save its architectural state to a dedicated SRAM. Once complete, a processor IA core will have its voltage reduced to zero volts. During exit, the processor IA core is powered on and its architectural state is restored.

Processor IA core C7-C10 States

Individual threads of a processor IA core can enter the C7, C8, C9, or C10 state by initiating a P_LVL4, P_LVL5, P_LVL6, P_LVL7 I/O read (respectively) to the P_BLK or by an MWAIT(C7/C8/C9/C10) instruction. The processor IA core C7-C10 state exhibits the same behavior as the processor IA core C6 state.

C-State Auto-Demotion

In general, deeper C-states, such as C6 or C7, have long latencies and have higher energy entry/exit costs. The resulting performance and energy penalties become significant when the entry/exit frequency of a deeper C-state is high. Therefore, incorrect or inefficient usage of deeper C-states have a negative impact on battery life and idle power. To increase residency and improve battery life and idle power in deeper C-states, the processor supports C-state auto-demotion.

There are two C-state auto-demotion options:

- C7/C6 to C3
- C7/C6/C3 To C1

The decision to demote a processor IA core from C6/C7 to C3 or C3/C6/C7 to C1 is based on each processor IA core's immediate residency history. Upon each processor IA core C6/C7 request, the processor IA core C-state is demoted to C3 or C1 until a sufficient amount of residency has been established. At that point, a processor IA core is allowed to go into C3/C6 or C7. Each option can be run concurrently or individually. If the interrupt rate experienced on a processor IA core is high and the processor IA core is rarely in a deep C-state between such interrupts, the processor IA core can be demoted to a C3 or C1 state. A higher interrupt pattern is required to demote a processor IA core to C1 as compared to C3.

This feature is disabled by default. BIOS must enable it in the PMG_CST_CONFIG_CONTROL register. The auto-demotion policy is also configured by this register.

4.2.5 Package C-States

The processor supports C0, C1/C1E, C3, C6, C7, C8, C9, and C10 power states. The following is a summary of the general rules for package C-state entry. These apply to all package C-states, unless specified otherwise:

- A package C-state request is determined by the lowest numerical processor IA core C-state amongst all processor IA cores.
- A package C-state is automatically resolved by the processor depending on the processor IA core idle power states and the status of the platform components.
 - Each processor IA core can be at a lower idle power state than the package if the platform does not grant the processor permission to enter a requested package C-state.




- The platform may allow additional power savings to be realized in the processor.
- For package C-states, the processor is not required to enter C0 before entering any other C-state.
- Entry into a package C-state may be subject to auto-demotion – that is, the processor may keep the package in a deeper package C-state than requested by the operating system if the processor determines, using heuristics, that the deeper C-state results in better power/performance.

The processor exits a package C-state when a break event is detected. Depending on the type of break event, the processor does the following:

- If a processor IA core break event is received, the target processor IA core is activated and the break event message is forwarded to the target processor IA core.
 - If the break event is not masked, the target processor IA core enters the processor IA core C0 state and the processor enters package C0.
 - If the break event is masked, the processor attempts to re-enter its previous package state.
- If the break event was due to a memory access or snoop request,
 - But the platform did not request to keep the processor in a higher package C-state, the package returns to its previous C-state.
 - And the platform requests a higher power C-state, the memory access or snoop request is serviced and the package remains in the higher power C-state.

Figure 4-4. Package C-State Entry and Exit



Package C0

This is the normal operating state for the processor. The processor remains in the normal state when at least one of its processor IA cores is in the C0 or C1 state or when the platform has not granted permission to the processor to go into a low-power state. Individual processor IA cores may be in deeper power idle states while the package is in C0 state.



Package C2 State

Package C2 state is an internal processor state that cannot be explicitly requested by software. A processor enters Package C2 state when either:

- All processor IA cores have requested a C3 or deeper power state and all graphics processor IA cores requested are in RC6, but constraints (LTR, programmed timer events in the near future, and so forth) prevent entry to any state deeper than C2 state.
- Or, all processor IA cores have requested a C3 or deeper power state and all graphics processor IA cores requested are in RC6 and a memory access request is received. Upon completion of all outstanding memory requests, the processor transitions back into a deeper package C-state.

Package C3 State

A processor enters the package C3 low-power state when:

- At least one processor IA core is in the C3 state.
- The other processor IA cores are in a C3 or deeper power state, and the processor has been granted permission by the platform.
- The platform has not granted a request to a package C6/C7 state or deeper state but has allowed a package C3 state.

In package C3-state, the LLC shared cache is valid.

Package C6 State

A processor enters the package C6 low-power state when:

- At least one processor IA core is in the C6 state.
- The other processor IA cores are in a C6 or deeper power state, and the processor has been granted permission by the platform.
- The platform has not granted a package C7 or deeper request but has allowed a C6 package state.

In package C6 state, all processor IA cores have saved their architectural state and have had their voltages reduced to zero volts. It is possible the LLC shared cache is flushed and turned off in package C6 state.

Package C7 State

The processor enters the package C7 low-power state when all processor IA cores are in the C7 or deeper state and the operating system may request that the LLC will be flushed.

Processor IA core break events are handled the same way as in package C3 or C6.

Upon exit of the package C7 state, the LLC will be partially enabled once a processor IA core wakes up if it was fully flushed, and will be fully enabled once the processor has stayed out of C7 for a preset amount of time. Power is saved since this prevents the LLC from being re-populated only to be immediately flushed again. Some VRs are reduce to 0V.



Package C8 State

The processor enters C8 states when the processor IA cores lower numerical state is C8.

The C8 state is similar to C7 state, but in addition, the LLC is flushed in a single step, V_{cc} and $V_{cc_{GT}}$ are reduced to 0V. The display engine stays on.

Package C9 State

The processor enters C9 states when the processor IA cores lower numerical state is C9.

Package C9 state is similar to C8 state; the VRs are off, V_{cc} , $V_{cc_{GT}}$ and $V_{cc_{SA}}$ at 0V, $V_{cc_{IO}}$ and $V_{cc_{ST}}$ stays on.

Package C10 State

The processor enters C10 states when the processor IA cores lower numerical state is C10.

Package C10 state is similar to the package C9 state, but in addition the IMVP8 VR is in PS4 low-power state, which is near to shut off of the IMVP8 VR. The $V_{cc_{IO}}$ is in low-power mode as well. Package C10 is the processor package state regardless of InstantGo support/implementation.

InstantGo

InstantGo is a platform state. On display time out the OS requests the processor to enter package C10 and platform devices at RTD3 (or disabled) in order to attain low power in idle. InstantGo requires proper BIOS and OS configuration.

Dynamic LLC Sizing

When all processor IA cores request C7 or deeper C-state, internal heuristics dynamically flushes the LLC. Once the processor IA cores enter a deep C-state, depending on their MWAIT sub-state request, the LLC is either gradually flushed N-ways at a time or flushed all at once. Upon the processor IA cores exiting to C0 state, the LLC is gradually expanded based on internal heuristics.

4.2.6 Package C-States and Display Resolutions

The integrated graphics engine has the frame buffer located in system memory. When the display is updated, the graphics engine fetches display data from system memory. Different screen resolutions and refresh rates have different memory latency requirements. These requirements may limit the deepest Package C-state the processor can enter. Other elements that may affect the deepest Package C-state available are the following:

- Display is on or off
- Single or multiple displays
- Native or non-native resolution
- Panel Self Refresh (PSR) technology

Note: Display resolution is not the only factor influencing the deepest Package C-state the processor can get into. Device latencies, interrupt response latencies, and core C-



states are among other factors that influence the final package C-state the processor can enter.

The following table lists display resolutions and deepest available package C-State. The display resolutions are examples using common values for blanking and pixel rate. Actual results will vary. The table shows the deepest possible Package C-state. System workload, system idle, and AC or DC power also affect the deepest possible Package C-state.

Table 4-4. Deepest Package C-State Available

Resolution	Number of Displays	U/Y-Processor line ^{1,2}	
		PSR Enabled ⁴	PSR Disabled
800x600 60Hz	Single	PC10	PC8
1024x768 60Hz	Single	PC10	PC8
1280x1024 60Hz	Single	PC10	PC8
1920x1080 60Hz	Single	PC10	PC8
1920x1200 60Hz	Single	PC10	PC8
1920x1440 60Hz	Single	PC10	PC8
2048x1536 60Hz	Single	PC10	PC8
2560x1600 60Hz	Single	PC10	PC8
2560x1920 60Hz	Single	PC10	PC8
2880x1620 60Hz	Single	PC10	PC8
2880x1800 60Hz	Single	PC10	PC8
3200x1800 60Hz ⁴	Single	PC10	PC8
3200*2000 60Hz ⁴	Single	PC10	PC8
3840x2160 60Hz ⁴	Single	PC10	PC6
4096x2160 60Hz ⁴	Single	PC10	PC6

Notes:

1. All Deep states are with Display ON. The deepest C-state with Display OFF is C10 for U/Y-processors
2. The deepest C-state has variance, dependent various parameters such SW and Platform devices.
3. N/A
4. Processor will see PC10, but PCH may still keep devices ON.

4.3 Integrated Memory Controller (IMC) Power Management

The main memory is power managed during normal operation and in low-power ACPI C-states.

4.3.1 Disabling Unused System Memory Outputs

Any system memory (SM) interface signal that goes to a memory in which it is not connected to any actual memory devices (such as SODIMM connector is unpopulated, or is single-sided) is tri-stated. The benefits of disabling unused SM signals are:

- Reduced power consumption.



- Reduced possible overshoot/undershoot signal quality issues seen by the processor I/O buffer receivers caused by reflections from potentially un-terminated transmission lines.

When a given rank is not populated, the corresponding control signals (CLK_P/CLK_N/CKE/ODT/CS) are not driven.

At reset, all rows must be assumed to be populated, until it can be proven that they are not populated. This is due to the fact that when CKE is tri-stated with a DRAMs present, the DRAMs are not ensured to maintain data integrity. CKE tri-state should be enabled by BIOS where appropriate, since at reset all rows must be assumed to be populated.

4.3.2 DRAM Power Management and Initialization

The processor implements extensive support for power management on the memory interface. Each channel drives 4 CKE pins, one per rank.

The CKE is one of the power-saving means. When CKE is off, the internal DDR clock is disabled and the DDR power is reduced. The power-saving differs according to the selected mode and the DDR type used. For more information, refer to the IDD table in the DDR specification.

The processor supports four different types of power-down modes in package C0 state. The different power-down modes can be enabled through configuring PM PDWN config register. The type of CKE power-down can be configured through PDWN_mode (bits 15:12) and the idle timer can be configured through PDWN_idle_counter (bits 11:0). The different power-down modes supported are:

- **No power-down** (CKE disable)
- **Active power-down (APD)**: This mode is entered if there are open pages when de-asserting CKE. In this mode the open pages are retained. Power-saving in this mode is the lowest. Power consumption of DDR is defined by IDD3P. Exiting this mode is fined by tXP – small number of cycles. For this mode, DRAM DLL must be on.
- **PPD/DLL-off**: In this mode the data-in DLLs on DDR are off. Power-saving in this mode is the best among all power modes. Power consumption is defined by IDD2P. Exiting this mode is defined by tXP, but also tXPDLL (10–20 according to DDR type) cycles until first data transfer is allowed. For this mode, DRAM DLL must be off.
- **Precharged power-down (PPD)**: This mode is entered if all banks in DDR are precharged when de-asserting CKE. Power-saving in this mode is intermediate – better than APD, but less than DLL-off. Power consumption is defined by IDD2P. Exiting this mode is defined by tXP. The difference from APD mode is that when waking-up, all page-buffers are empty.) The LPDDR does not have a DLL. As a result, the power savings are as good as PPD/DLL-off but will have lower exit latency and higher performance.

The CKE is determined per rank, whenever it is inactive. Each rank has an idle counter. The idle-counter starts counting as soon as the rank has no accesses, and if it expires, the rank may enter power-down while no new transactions to the rank arrives to queues. The idle-counter begins counting at the last incoming transaction arrival.

It is important to understand that since the power-down decision is per rank, the IMC can find many opportunities to power down ranks, even while running memory intensive applications; the savings are significant (may be few Watts, according to DDR specification). This is significant when each channel is populated with more ranks.



Selection of power modes should be according to power-performance or thermal trade-off of a given system:

- When trying to achieve maximum performance and power or thermal consideration is not an issue – use no power-down.
- In a system which tries to minimize power-consumption, try using the deepest power-down mode possible – PPD/DLL-off with a low idle timer value.
- In high-performance systems with dense packaging (that is, tricky thermal design) the power-down mode should be considered in order to reduce the heating and avoid DDR throttling caused by the heating.

The default value that BIOS configures in PM PDWN config register is 6080 – that is, PPD/DLL-off mode with idle timer of 0x80, or 128 DCLKs. This is a balanced setting with deep power-down mode and moderate idle timer value.

The idle timer expiration count defines the # of DCLKs that a rank is idle that causes entry to the selected power mode. As this timer is set to a shorter time the IMC will have more opportunities to put the DDR in power-down. There is no BIOS hook to set this register. Customers choosing to change the value of this register can do it by changing it in the BIOS. For experiments, this register can be modified in real time if BIOS does not lock the IMC registers.

4.3.2.1 Initialization Role of CKE

During power-up, CKE is the only input to the SDRAM that has its level recognized (other than the reset pin) once power is applied. It must be driven LOW by the DDR controller to make sure the SDRAM components float DQ and DQS during power-up. CKE signals remain LOW (while any reset is active) until the BIOS writes to a configuration register. Using this method, CKE is ensured to remain inactive for much longer than the specified 200 micro-seconds after power and clocks to SDRAM devices are stable.

4.3.2.2 Conditional Self-Refresh

During S0 idle state, system memory may be conditionally placed into self-refresh state when the processor is in package C3 or deeper power state. Refer to [Section 4.5.1.1](#) for more details on conditional self-refresh with Intel HD Graphics enabled.

When entering the S3 – Suspend-to-RAM (STR) state or S0 conditional self-refresh, the processor IA core flushes pending cycles and then enters SDRAM ranks that are not used by the processor graphics into self-refresh. The CKE signals remain LOW so the SDRAM devices perform self-refresh.

The target behavior is to enter self-refresh for package C3 or deeper power states as long as there are no memory requests to service.


Table 4-5. Targeted Memory State Conditions

State	Memory State with Processor Graphics	Memory State with External Graphics
C0, C1, C1E	Dynamic memory rank power-down based on idle conditions.	Dynamic memory rank power-down based on idle conditions.
C3, C6, C7 or deeper	If the processor graphics engine is idle and there are no pending display requests, then enter self-refresh. Otherwise use dynamic memory rank power-down based on idle conditions.	If there are no memory requests, then enter self-refresh. Otherwise use dynamic memory rank power-down based on idle conditions.
S3	Self-Refresh Mode	Self-Refresh Mode
S4	Memory power-down (contents lost)	Memory power-down (contents lost)

4.3.2.3 Dynamic Power-Down

Dynamic power-down of memory is employed during normal operation. Based on idle conditions, a given memory rank may be powered down. The IMC implements aggressive CKE control to dynamically put the DRAM devices in a power-down state. The processor IA core controller can be configured to put the devices in active power-down (CKE de-assertion with open pages) or precharge power-down (CKE de-assertion with all pages closed). Precharge power-down provides greater power savings but has a bigger performance impact, since all pages will first be closed before putting the devices in power-down mode.

If dynamic power-down is enabled, all ranks are powered up before doing a refresh cycle and all ranks are powered down at the end of refresh.

4.3.2.4 DRAM I/O Power Management

Unused signals should be disabled to save power and reduce electromagnetic interference. This includes all signals associated with an unused memory channel. Clocks, CKE, ODT and CS signals are controlled per DIMM rank and will be powered down for unused ranks.

The I/O buffer for an unused signal should be tri-stated (output driver disabled), the input receiver (differential sense-amp) should be disabled, and any DLL circuitry related ONLY to unused signals should be disabled. The input path must be gated to prevent spurious results due to noise on the unused signals (typically handled automatically when input receiver is disabled).

4.3.3 DDR Electrical Power Gating (EPG)

The DDR I/O of the processor supports Electrical Power Gating (DDR-EPG) while the processor is at C3 or deeper power state.

In C3 or deeper power state, the processor internally gates VDDQ for the majority of the logic to reduce idle power while keeping all critical DDR pins such as CKE and VREF in the appropriate state.

In C7 or deeper power state, the processor internally gates V_{CCIO} for all non-critical state to reduce idle power.

In S3 or C-state transitions, the DDR does not go through training mode and will restore the previous training information.



4.3.4 Power Training

BIOS MRC performing Power Training steps to reduce DDR I/O power while keeping reasonable operational margins still guaranteeing platform operation. The algorithms attempt to weaken ODT, driver strength and the related buffers parameters both on the MC and the DRAM side and find the best possible trade-off between the total I/O power and the operational margins using advanced mathematical models.

4.4 PCI Express* Power Management

- Active power management support using L1 state.
- All inputs and outputs disabled in L2/L3 Ready state.

Note: Processor PEG-PCIe interface does not support Hot-Plug.

Hot Plug like* is only supported at Processor PEG-PCIe using Thunderbolt Device.

* Turning Thunderbolt power on and Off electrically RTD3 Like

Note: The PCI Express* and DMI interfaces are present only in 2-Chip platform processors.

An increase in power consumption may be observed when PCI Express* ASPM capabilities are disabled.

4.5 Processor Graphics Power Management

4.5.1 Memory Power Savings Technologies

4.5.1.1 Intel® Rapid Memory Power Management (Intel® RMPM)

Intel® Rapid Memory Power Management (Intel® RMPM) conditionally places memory into self-refresh when the processor is in package C3 or deeper power state to allow the system to remain in the deeper power states longer for memory not reserved for graphics memory. Intel® RMPM functionality depends on graphics/display state (relevant only when processor graphics is being used), as well as memory traffic patterns generated by other connected I/O devices.

4.5.1.2 Intel® Smart 2D Display Technology (Intel® S2DDT)

Intel® S2DDT reduces display refresh memory traffic by reducing memory reads required for display refresh. Power consumption is reduced by less accesses to the IMC. Intel S2DDT is only enabled in single pipe mode.

Intel® S2DDT is most effective with:

- Display images well suited to compression, such as text windows, slide shows, and so on. Examples where Intel S2DDT is less effective are 3D games.
- Static screens such as screens with significant portions of the background showing 2D applications, processor benchmarks, and so on, or conditions when the processor is idle. Examples where Intel S2DDT is less effective are full-screen 3D games and benchmarks that flip the display image at or near display refresh rates.



4.5.2 Display Power Savings Technologies

4.5.2.1 Intel® (Seamless & Static) Display Refresh Rate Switching (DRRS) with eDP* Port

Intel® DRRS provides a mechanism where the monitor is placed in a slower refresh rate (the rate at which the display is updated). The system is smart enough to know that the user is not displaying either 3D or media like a movie where specific refresh rates are required. The technology is very useful in an environment such as a plane where the user is in battery mode doing E-mail, or other standard office applications. It is also useful where the user may be viewing web pages or social media sites while in battery mode.

4.5.2.2 Intel® Automatic Display Brightness

Intel® Automatic Display Brightness feature dynamically adjusts the backlight brightness based upon the current ambient light environment. This feature requires an additional sensor to be on the panel front. The sensor receives the changing ambient light conditions and sends the interrupts to the Intel Graphics driver. As per the change in Lux, (current ambient light illuminance), the new backlight setting can be adjusted through BLC. The converse applies for a brightly lit environment. Intel® Automatic Display Brightness increases the backlight setting.

4.5.2.3 Smooth Brightness

The Smooth Brightness feature is the ability to make fine grained changes to the screen brightness. All Windows* 8 system that support brightness control are required to support Smooth Brightness control and it should be supporting 101 levels of brightness control. Apart from the Graphics driver changes, there may be few System BIOS changes required to make this feature functional.

4.5.2.4 Intel® Display Power Saving Technology (Intel® DPST) 6.0

The Intel® DPST technique achieves backlight power savings while maintaining a good visual experience. This is accomplished by adaptively enhancing the displayed image while decreasing the backlight brightness simultaneously. The goal of this technique is to provide equivalent end-user-perceived image quality at a decreased backlight power level.

1. The original (input) image produced by the operating system or application is analyzed by the Intel® DPST subsystem. An interrupt to Intel® DPST software is generated whenever a meaningful change in the image attributes is detected. (A meaningful change is when the Intel® DPST software algorithm determines that enough brightness, contrast, or color change has occurred to the displaying images that the image enhancement and backlight control needs to be altered.)
2. Intel® DPST subsystem applies an image-specific enhancement to increase image contrast, brightness, and other attributes.
3. A corresponding decrease to the backlight brightness is applied simultaneously to produce an image with similar user-perceived quality (such as brightness) as the original image.

Intel® DPST 6.0 has improved the software algorithms and has minor hardware changes to better handle backlight phase-in and ensures the documented and validated method to interrupt hardware phase-in.



4.5.2.5 Low-Power Single Pipe (LPSP)

Low-power single pipe is a power conservation feature that helps save power by keeping the inactive pipes powered OFF. This feature is enabled only in a single display configuration without any scaling functionalities. This feature is supported from 4th Generation Intel® Core™ processor family onwards. LPSP is achieved by keeping a single pipe enabled during eDP* only with minimal display pipeline support. This feature is panel independent and works with any eDP panel (port A) in single display mode.

4.5.3 Processor Graphics Core Power Savings Technologies

4.5.3.1 Intel® Graphics Dynamic Frequency

Intel® Turbo Boost Technology 2.0 is the ability of the processor IA cores and graphics (Graphics Dynamic Frequency) cores to opportunistically increase frequency and/or voltage above the guaranteed processor and graphics frequency for the given part. Intel® Graphics Dynamic Frequency is a performance feature that makes use of unused package power and thermals to increase application performance. The increase in frequency is determined by how much power and thermal budget is available in the package, and the application demand for additional processor or graphics performance. The processor IA core control is maintained by an embedded controller. The graphics driver dynamically adjusts between P-states to maintain optimal performance, power, and thermals. The graphics driver will always place the graphics engine in its lowest possible P-state. Intel® Graphics Dynamic Frequency requires BIOS support. Additional power and thermal budget must be available.

4.5.3.2 Intel® Graphics Render Standby Technology (Intel® GRST)

The final power savings technology from Intel happens while the system is asleep. This is another technology where the voltage is adjusted down. For RC6 the voltage is adjusted very low, or very close to zero, what may reduced power by over 1000.

4.5.3.3 Dynamic FPS (DFPS)

Dynamic FPS (DFPS) or dynamic frame-rate control is a runtime feature for improving power-efficiency for 3D workloads. Its purpose is to limit the frame-rate of full screen 3D applications without compromising on user experience. By limiting the frame rate, the load on the graphics engine is reduced, giving an opportunity to run the Processor Graphics at lower speeds, resulting in power savings. This feature works in both AC/DC modes.

4.6 System Agent Enhanced Intel Speedstep® Technology

System Agent Enhanced Intel Speedstep® Technology, a new feature for the processor, is dynamic voltage frequency scaling of the System Agent clock based on memory utilization. Unlike processor core and package Enhanced Speedstep Technology, System Agent Enhanced Speedstep® Technology has only two valid operating points.

When workload is low and SA Enhanced Speedstep Technology is enabled, the DDR data rate may drop temporarily as follows:

- DDR3L/LPDDR3 – 1066 MT/s



- DDR4 – 1333 MT/s

Before changing the DDR data rate, the processor sets DDR to self-refresh and changes needed parameters. The DDR voltage remains stable and unchanged.

BIOS/MRC DDR training at high and low frequencies sets I/O and timing parameters.

4.7 Voltage Optimization

Voltage Optimization opportunistically provides reduction in power consumption; that is, a boost in performance at a given PL1. Over time the benefit is reduced. There is no change to base frequency or turbo frequency. During system validation and tuning, this feature should be disabled to reflect processor power and performance that is expected over time.

This feature is available on selected SKUs.

4.8 ROP (Rest Of Platform) PMIC

In addition to discrete voltage regulators, Intel supports specific PMICs (Power Management ICs) to power the ROP rails. PMICs are typically classified as Premium or Volume ROP PMICs based on the type of power map they support.

§ §

5 Thermal Management

5.1 Processor Thermal Management

The thermal solution provides both component-level and system-level thermal management. To allow optimal operation and long-term reliability of Intel processor-based systems, the system/processor thermal solution should be designed so that the processor:

- Remains below the maximum junction temperature (T_{jMAX}) specification at the maximum thermal design power (TDP).
- Conforms to system constraints, such as system acoustics, system skin-temperatures, and exhaust-temperature requirements.

Caution: Thermal specifications given in this chapter are on the component and package level and apply specifically to the processor. Operating the processor outside the specified limits may result in permanent damage to the processor and potentially other components in the system.

5.1.1 Thermal Considerations

The processor TDP is the maximum sustained power that should be used for design of the processor thermal solution. TDP is a power dissipation and junction temperature operating condition limit, specified in this document, that is validated during manufacturing for the base configuration when executing a near worst case commercially available workload as specified by Intel for the SKU segment. TDP may be exceeded for short periods of time or if running a very high power workload.

The processor integrates multiple processing IA cores, graphics cores and for some SKUs a PCH and/or OPC on a single package. This may result in power distribution differences across the package and must be considered when designing the thermal solution.

Intel® Turbo Boost Technology 2.0 allows processor IA cores to run faster than the base frequency. It is invoked opportunistically and automatically as long as the processor is conforming to its temperature, power delivery and current control limits. When Intel® Turbo Boost Technology 2.0 is enabled:

- Applications are expected to run closer to TDP more often as the processor will attempt to maximize performance by taking advantage of estimated available energy budget in the processor package.
- The processor may exceed the TDP for short durations to utilize any available thermal capacitance within the thermal solution. The duration and time of such operation can be limited by platform runtime configurable registers within the processor.
- Graphics peak frequency operation is based on the assumption of only one of the graphics domains (GT/GTx) being active. This definition is similar to the IA core Turbo concept, where peak turbo frequency can be achieved when only one IA core is active. Depending on the workload being applied and the distribution across the graphics domains the user may not observe peak graphics frequency for a given workload or benchmark
- Thermal solutions and platform cooling that are designed to less than thermal design guidance may experience thermal and performance issues.

Note: Intel® Turbo Boost Technology 2.0 availability may vary between the different SKUs.



5.1.2 Intel® Turbo Boost Technology 2.0 Power Monitoring

When operating in turbo mode, the processor monitors its own power and adjusts the processor and graphics frequencies to maintain the average power within limits over a thermally significant time period. The processor estimates the package power for all components on package. In the event that a workload causes the temperature to exceed program temperature limits, the processor will protect itself using the Adaptive Thermal Monitor.

5.1.3 Intel® Turbo Boost Technology 2.0 Power Control

Illustration of Intel® Turbo Boost Technology 2.0 power control is shown in the following sections and figures. Multiple controls operate simultaneously allowing customization for multiple system thermal and power limitations. These controls allow for turbo optimizations within system constraints and are accessible using MSR, MMIO, or PECI interfaces.

5.1.3.1 Package Power Control


The package power control settings of PL1, PL2, PL3, PL4 and Tau allow the designer to configure Intel® Turbo Boost Technology 2.0 to match the platform power delivery and package thermal solution limitations.

- Power Limit 1 (PL1): A threshold for average power that will not exceed - recommend to set to equal TDP power. PL1 should not be set higher than thermal solution cooling limits.
- Power Limit 2 (PL2): A threshold that if exceeded, the PL2 rapid power limiting algorithms will attempt to limit the spike above PL2.
- Power Limit 3 (PL3): A threshold that if exceeded, the PL3 rapid power limiting algorithms will attempt to limit the duty cycle of spikes above PL3 by reactively limiting frequency. This is an optional setting.
- Power Limit 4 (PL4): A limit that will not be exceeded, the PL4 power limiting algorithms will preemptively limit frequency to prevent spikes above PL4.
- Turbo Time Parameter (Tau): An averaging constant used for PL1 exponential weighted moving average (EWMA) power calculation.

Note: Implementation of Intel® Turbo Boost Technology 2.0 only requires configuring PL1, PL1 Tau and PL2.

Note: PL3 and PL4 are disabled by default.

Figure 5-1. Package Power Control



5.1.3.2 Platform Power Control

The processor introduces Psys (Platform Power) to enhance processor power management. The Psys signal needs to be sourced from a compatible charger circuit and routed to the IMVP8 (voltage regulator). This signal will provide the total thermally relevant platform power consumption (processor and rest of platform) using SVID to the processor.

When the Psys signal is properly implemented, the system designer can utilize the package power control settings of PsysPL1/Tau, PsysPL2 and PsysPL3 for additional manageability to match the platform power delivery and platform thermal solution limitations for Intel[®] Turbo Boost Technology 2.0. The operation of the PsysPL1/tau, PsysPL2 and PsysPL3 is analogous to the processor power limits described in Section 5.1.3.1.

- Platform Power Limit 1 (PsysPL1): A threshold for average platform power that will not be exceeded - recommend to set to equal platform thermal capability.
- Platform Power Limit 2 (PsysPL2): A threshold that if exceeded, the PsysPL2 rapid power limiting algorithms will attempt to limit the spikes above PsysPL2.
- Platform Power Limit 3 (PsysPL3): A threshold that if exceeded, the PsysPL3 rapid power limiting algorithms will attempt to limit the duty cycle of spikes above PsysPL3 by reactively limiting frequency.
- PsysPL1 Tau: An averaging constant used for PsysPL1 exponential weighted moving average (EWMA) power calculation.
- The Psys signal and associated power limits/Tau are optional for the system designer and disabled by default.
- The Psys data will not include power consumption for charging.



5.1.3.3 Turbo Time Parameter (Tau)

Turbo Time Parameter (Tau) is a mathematical parameter (units of seconds) that controls the Intel® Turbo Boost Technology 2.0 algorithm. During a maximum power turbo event, the processor could sustain PL2 for a duration longer than the Turbo Time Parameter. If the power value and/or Turbo Time Parameter is changed during runtime, it may take some time based on the new Turbo Time Parameter level for the algorithm to settle at the new control limits. The time varies depending on the magnitude of the change, power limits and other factors. There is an individual Turbo Time Parameter associated with Package Power Control and Platform Power Control.

5.1.4 Configurable TDP (cTDP) and Low-Power Mode

Configurable TDP (cTDP) and Low-Power Mode (LPM) form a design option where the processor's behavior and package TDP are dynamically adjusted to a desired system performance and power envelope. Configurable TDP and Low-Power Mode technologies offer opportunities to differentiate system design while running active workloads on select processor SKUs through scalability, configuration and adaptability. The scenarios or methods by which each technology is used are customizable but typically involve changes to PL1 and associated frequencies for the scenario with a resultant change in performance depending on system's usage. Either technology can be triggered by (but are not limited to) changes in OS power policies or hardware events such as docking a system, flipping a switch or pressing a button. cTDP and LPM are designed to be configured dynamically and do not require an operating system reboot.

Note: Configurable TDP and Low-Power Mode technologies are not battery life improvement technologies.

5.1.4.1 Configurable TDP

Note: Configurable TDP availability may vary between the different SKUs.

With cTDP, the processor is now capable of altering the maximum sustained power with an alternate processor IA core base frequency. Configurable TDP allows operation in situations where extra cooling is available or situations where a cooler and quieter mode of operation is desired. Configurable TDP can be enabled using Intel's DPTF driver or through HW/EC firmware. Enabling cTDP using the DPTF driver is recommended as Intel does not provide specific application or EC source code.

cTDP consists of three modes as shown in the following table.

Table 5-1. Configurable TDP Modes

Mode	Description
Base	The average power dissipation and junction temperature operating condition limit, specified in Table 5-2 , and Table 5-3 for the SKU Segment and Configuration, for which the processor is validated during manufacturing when executing an associated Intel-specified high-complexity workload at the processor IA core frequency corresponding to the configuration and SKU.
TDP-Up	The SKU-specific processor IA core frequency where manufacturing confirms logical functionality within the set of operating condition limits specified for the SKU segment and Configurable TDP-Up configuration in Table 5-2 , and Table 5-3 . The Configurable TDP-Up Frequency and corresponding TDP is higher than the processor IA core Base Frequency and SKU Segment Base TDP.
TDP-Down	The processor IA core frequency where manufacturing confirms logical functionality within the set of operating condition limits specified for the SKU segment and Configurable TDP-Down configuration in Table 5-2 , and Table 5-3 . The Configurable TDP-Down Frequency and corresponding TDP is lower than the processor IA core Base Frequency and SKU Segment Base TDP.



In each mode, the Intel® Turbo Boost Technology 2.0 power limits are reprogrammed along with a new OS controlled frequency range. The DPTF driver assists in all these operations. The cTDP mode does not change the max per-processor IA core turbo frequency.

5.1.4.2 Low-Power Mode

Low-Power Mode (LPM) can provide cooler and quieter system operation. By combining several active power limiting techniques, the processor can consume less power while running at equivalent low frequencies. Active power is defined as processor power consumed while a workload is running and does not refer to the power consumed during idle modes of operation. LPM is only available using the Intel DPTF driver.

Through the DPTF driver, LPM can be configured to use each of the following methods to reduce active power:

- Restricting package power control limits and Intel® Turbo Boost Technology availability
- Off-Lining processor IA core activity (Move processor traffic to a subset of cores)
- Placing a processor IA Core at LFM or LSF (Lowest Supported Frequency)
- Utilizing IA clock modulation
- Reducing number of active EUs to GT2 equivalent (applicable for GT3 SKUs Only)
- LPM power as listed in the *TDP Specifications* table is defined at point which processor IA core working at LSF, GT = R_{Pn} and 1 IA core active

Off-lining processor IA core activity is the ability to dynamically scale a workload to a limited subset of cores in conjunction with a lower turbo power limit. It is one of the main vectors available to reduce active power. However, not all processor activity is ensured to be able to shift to a subset of cores. Shifting a workload to a limited subset of cores allows other processor IA cores to remain idle and save power. Therefore, when LPM is enabled, less power is consumed at equivalent frequencies.

Minimum Frequency Mode MFM of operation, which is the lowest supported frequency (LSF) at the LFM voltage, has been made available for use under LPM for further reduction in active power beyond LFM capability to enable cooler and quieter modes of operation.

5.1.5 Thermal Management Features

Occasionally the processor may operate in conditions that are near to its maximum operating temperature. This can be due to internal overheating or overheating within the platform. In order to protect the processor and the platform from thermal failure, several thermal management features exist to reduce package power consumption and thereby temperature in order to remain within normal operating limits. Furthermore, the processor supports several methods to reduce memory power.

5.1.5.1 Adaptive Thermal Monitor

The purpose of the Adaptive Thermal Monitor is to reduce processor IA core power consumption and temperature until it operates below its maximum operating temperature. Processor IA core power reduction is achieved by:

- Adjusting the operating frequency (using the processor IA core ratio multiplier) and voltage.
- Modulating (starting and stopping) the internal processor IA core clocks (duty cycle).



The Adaptive Thermal Monitor can be activated when the package temperature, monitored by any digital thermal sensor (DTS), meets its maximum operating temperature. The maximum operating temperature implies maximum junction temperature T_{jMAX} .

Reaching the maximum operating temperature activates the Thermal Control Circuit (TCC). When activated the TCC causes both the processor IA core and graphics core to reduce frequency and voltage adaptively. The Adaptive Thermal Monitor will remain active as long as the package temperature remains at its specified limit. Therefore, the Adaptive Thermal Monitor will continue to reduce the package frequency and voltage until the TCC is de-activated.

T_{jMAX} is factory calibrated and is not user configurable. The default value is software visible in the TEMPERATURE_TARGET (0x1A2) MSR, bits [23:16].

The Adaptive Thermal Monitor does not require any additional hardware, software drivers, or interrupt handling routines. It is not intended as a mechanism to maintain processor thermal control to $PL1 = TDP$. The system design should provide a thermal solution that can maintain normal operation when $PL1 = TDP$ within the intended usage range.

Adaptive Thermal Monitor protection is always enabled.

5.1.5.1.1 TCC Activation Offset

TCC Activation Offset can be set as an offset from T_{j_max} to lower the onset of TCC and Adaptive Thermal Monitor. In addition, the processor has added an optional time window (τ) to manage processor performance at the TCC Activation offset value using an EWMA (Exponential Weighted Moving Average) of temperature.

TCC Activation Offset with $\tau=0$

An offset (degrees Celsius) can be written to the TEMPERATURE_TARGET (0x1A2) MSR, bits [29:24], the offset value will be subtracted from the value found in bits [23:16]. When the time window (τ) is set to zero, there will be no averaging, the offset, will be subtracted from the T_{jmax} value and used as a new max temperature set point for Adaptive Thermal Monitoring. This will have the same behavior as in prior products to have TCC activation and Adaptive Thermal Monitor to occur at this lower target silicon temperature.

If enabled, the offset should be set lower than any other passive protection such as ACPI_PSV trip points

TCC Activation Offset with τ

To manage the processor with the EWMA (Exponential Weighted Moving Average) of temperature, an offset (degrees Celsius) is written to the TEMPERATURE_TARGET (0x1A2) MSR, bits [29:24], and the time window (τ) is written to the TEMPERATURE_TARGET (0x1A2) MSR [6:0]. The Offset value will be subtracted from the value found in bits [23:16] and be the temperature.

The processor will manage to this average temperature by adjusting the frequency of the various domains. The instantaneous T_j can briefly exceed the average temperature. The magnitude and duration of the overshoot is managed by the time window value (τ).



This averaged temperature thermal management mechanism is in addition, and not instead of T_{jmax} thermal management. That is, whether the TCC activation offset is 0 or not, TCC Activation will occur at T_{jMAX} .

5.1.5.1.2 Frequency/Voltage Control

Upon Adaptive Thermal Monitor activation, the processor attempts to dynamically reduce processor temperature by lowering the frequency and voltage operating point. The operating points are automatically calculated by the processor IA core itself and do not require the BIOS to program them as with previous generations of Intel processors. The processor IA core will scale the operating points such that:

- The voltage will be optimized according to the temperature, the processor IA core bus ratio and number of processor IA cores in deep C-states.
- The processor IA core power and temperature are reduced while minimizing performance degradation.

Once the temperature has dropped below the trigger temperature, the operating frequency and voltage will transition back to the normal system operating point.

Once a target frequency/bus ratio is resolved, the processor IA core will transition to the new target automatically.

- On an upward operating point transition the voltage transition precedes the frequency transition.
- On a downward transition the frequency transition precedes the voltage transition.
- The processor continues to execute instructions. However, the processor will halt instruction execution for frequency transitions.

If a processor load-based Enhanced Intel SpeedStep* Technology/P-state transition (through MSR write) is initiated while the Adaptive Thermal Monitor is active, there are two possible outcomes:

- If the P-state target frequency is higher than the processor IA core optimized target frequency, the P-state transition will be deferred until the thermal event has been completed.
- If the P-state target frequency is lower than the processor IA core optimized target frequency, the processor will transition to the P-state operating point.

5.1.5.1.3 Clock Modulation

If the frequency/voltage changes are unable to end an Adaptive Thermal Monitor event, the Adaptive Thermal Monitor will utilize clock modulation. Clock modulation is done by alternately turning the clocks off and on at a duty cycle (ratio between clock "on" time and total time) specific to the processor. The duty cycle is factory configured to 25% on and 75% off and cannot be modified. The period of the duty cycle is configured to 32 microseconds when the Adaptive Thermal Monitor is active. Cycle times are independent of processor frequency. A small amount of hysteresis has been included to prevent excessive clock modulation when the processor temperature is near its maximum operating temperature. Once the temperature has dropped below the maximum operating temperature, and the hysteresis timer has expired, the Adaptive Thermal Monitor goes inactive and clock modulation ceases. Clock modulation is automatically engaged as part of the Adaptive Thermal Monitor activation when the frequency/voltage targets are at their minimum settings. Processor performance will be decreased when clock modulation is active. Snooping and interrupt processing are performed in the normal manner while the Adaptive Thermal Monitor is active.



Clock modulation will not be activated by the Package average temperature control mechanism.

5.1.5.2 Digital Thermal Sensor

Each processor has multiple on-die Digital Thermal Sensor (DTS) that detects the processor IA, GT and other areas of interest instantaneous temperature.

Temperature values from the DTS can be retrieved through:

- A software interface using processor Model Specific Register (MSR).
- A processor hardware interface as described in Platform Environmental Control Interface (PECI).

When temperature is retrieved by the processor MSR, it is the instantaneous temperature of the given DTS. When temperature is retrieved using PEFI, it is the average of the highest DTS temperature in the package over a 256 ms time window. Intel recommends using the PEFI reported temperature for platform thermal control that benefits from averaging, such as fan speed control. The average DTS temperature may not be a good indicator of package Adaptive Thermal Monitor activation or rapid increases in temperature that triggers the Out of Specification status bit within the PACKAGE_THERM_STATUS MSR 1B1h and IA32_THERM_STATUS MSR 19Ch.

Code execution is halted in C1 or deeper C-states. Package temperature can still be monitored through PEFI in lower C-states.

Unlike traditional thermal devices, the DTS outputs a temperature relative to the maximum supported operating temperature of the processor (T_{jMAX}), regardless of TCC activation offset. It is the responsibility of software to convert the relative temperature to an absolute temperature. The absolute reference temperature is readable in the TEMPERATURE_TARGET MSR 1A2h. The temperature returned by the DTS is an implied negative integer indicating the relative offset from T_{jMAX} . The DTS does not report temperatures greater than T_{jMAX} . The DTS-relative temperature readout directly impacts the Adaptive Thermal Monitor trigger point. When a package DTS indicates that it has reached the TCC activation (a reading of 0x0, except when the TCC activation offset is changed), the TCC will activate and indicate an Adaptive Thermal Monitor event. A TCC activation will lower both processor IA core and graphics core frequency, voltage, or both. Changes to the temperature can be detected using two programmable thresholds located in the processor thermal MSRs. These thresholds have the capability of generating interrupts using the processor IA core's local APIC. Refer to the *Intel 64 and IA-32 Architectures Software Developer's Manual* for specific register and programming details.

5.1.5.2.1 Digital Thermal Sensor Accuracy (Taccuracy)

The error associated with DTS measurements will not exceed ± 5 °C within the entire operating range.

5.1.5.2.2 Fan Speed Control with Digital Thermal Sensor

Digital Thermal Sensor based fan speed control (T_{FAN}) is a recommended feature to achieve optimal thermal performance. At the T_{FAN} temperature, Intel recommends full cooling capability before the DTS reading reaches T_{jMAX} .

5.1.5.3 PROCHOT# Signal

PROCHOT# (processor hot) is asserted by the processor when the TCC is active. Only a single PROCHOT# pin exists at a package level. When any DTS temperature reaches the TCC activation temperature, the PROCHOT# signal will be asserted. PROCHOT# assertion policies are independent of Adaptive Thermal Monitor enabling.

5.1.5.4 Bi-Directional PROCHOT#

By default, the PROCHOT# signal is set to input only. When configured as an input or bi-directional signal, PROCHOT# can be used for thermally protecting other platform components should they overheat as well. When PROCHOT# is driven by an external device:

- The package will immediately transition to the lowest P-state (P_n) supported by the processor IA cores and graphics cores. This is contrary to the internally-generated Adaptive Thermal Monitor response.
- Clock modulation is not activated.

The processor package will remain at the lowest supported P-state until the system de-asserts PROCHOT#. The processor can be configured to generate an interrupt upon assertion and de-assertion of the PROCHOT# signal.

When PROCHOT# is configured as a bi-directional signal and PROCHOT# is asserted by the processor, it is impossible for the processor to detect a system assertion of PROCHOT#. The system assertion will have to wait until the processor de-asserts PROCHOT# before PROCHOT# action can occur due to the system assertion. While the processor is hot and asserting PROCHOT#, the power is reduced but the reduction rate is slower than the system PROCHOT# response of < 100 μs. The processor thermal control is staged in smaller increments over many milliseconds. This may cause several milliseconds of delay to a system assertion of PROCHOT# while the output function is asserted.

5.1.5.5 Voltage Regulator Protection using PROCHOT#

PROCHOT# may be used for thermal protection of voltage regulators (VR). System designers can create a circuit to monitor the VR temperature and assert PROCHOT# and, if enabled, activate the TCC when the temperature limit of the VR is reached. When PROCHOT# is configured as a bi-directional or input only signal, if the system assertion of PROCHOT# is recognized by the processor, it will result in an immediate transition to the lowest P-State (P_n) supported by the processor IA cores and graphics cores. Systems should still provide proper cooling for the VR and rely on bi-directional PROCHOT# only as a backup in case of system cooling failure. Overall, the system thermal design should allow the power delivery circuitry to operate within its temperature specification even while the processor is operating at its TDP.

5.1.5.6 Thermal Solution Design and PROCHOT# Behavior

With a properly designed and characterized thermal solution, it is anticipated that PROCHOT# will only be asserted for very short periods of time when running the most power intensive applications. The processor performance impact due to these brief periods of TCC activation is expected to be so minor that it would be immeasurable. However, an under-designed thermal solution that is not able to prevent excessive assertion of PROCHOT# in the anticipated ambient environment may:

- Cause a noticeable performance loss.



- Result in prolonged operation at or above the specified maximum junction temperature and affect the long-term reliability of the processor.
- May be incapable of cooling the processor even when the TCC is active continuously (in extreme situations).

5.1.5.7 Low-Power States and PROCHOT# Behavior

Depending on package power levels during package C-states, outbound PROCHOT# may de-assert while the processor is idle as power is removed from the signal. Upon wake up, if the processor is still hot, the PROCHOT# will re-assert, although typically package idle state residency should resolve any thermal issues. The PECCI interface is fully operational during all C-states and it is expected that the platform continues to manage processor IA core and package thermals even during idle states by regularly polling for thermal data over PECCI.

5.1.5.8 THERMTRIP# Signal

Regardless of enabling the automatic or on-demand modes, in the event of a catastrophic cooling failure, the package will automatically shut down when the silicon has reached an elevated temperature that risks physical damage to the product. At this point the THERMTRIP# signal will go active.

5.1.5.9 Critical Temperature Detection

Critical Temperature detection is performed by monitoring the package temperature. This feature is intended for graceful shutdown before the THERMTRIP# is activated. However, the processor execution is not guaranteed between critical temperature and THERMTRIP#. If the Adaptive Thermal Monitor is triggered and the temperature remains high, a critical temperature status and sticky bit are latched in the PACKAGE_THERM_STATUS MSR 1B1h and the condition also generates a thermal interrupt, if enabled. For more details on the interrupt mechanism, refer to the *Intel® 64 and IA-32 Architectures Software Developer's Manual*.

5.1.5.10 On-Demand Mode

The processor provides an auxiliary mechanism that allows system software to force the processor to reduce its power consumption using clock modulation. This mechanism is referred to as "On-Demand" mode and is distinct from Adaptive Thermal Monitor and bi-directional PROCHOT#. The processor platforms must not rely on software usage of this mechanism to limit the processor temperature. On-Demand Mode can be accomplished using processor MSR or chipset I/O emulation. On-Demand Mode may be used in conjunction with the Adaptive Thermal Monitor. However, if the system software tries to enable On-Demand mode at the same time the TCC is engaged, the factory configured duty cycle of the TCC will override the duty cycle selected by the On-Demand mode. If the I/O based and MSR-based On-Demand modes are in conflict, the duty cycle selected by the I/O emulation-based On-Demand mode will take precedence over the MSR-based On-Demand Mode.

5.1.5.11 MSR Based On-Demand Mode

If Bit 4 of the IA32_CLOCK_MODULATION MSR is set to 1, the processor will immediately reduce its power consumption using modulation of the internal processor IA core clock, independent of the processor temperature. The duty cycle of the clock modulation is programmable using bits [3:1] of the same IA32_CLOCK_MODULATION



MSR. In this mode, the duty cycle can be programmed in either 12.5% or 6.25% increments (discoverable using CPUID). Thermal throttling using this method will modulate each processor IA core's clock independently.

5.1.5.12 I/O Emulation-Based On-Demand Mode

I/O emulation-based clock modulation provides legacy support for operating system software that initiates clock modulation through I/O writes to ACPI defined processor clock control registers on the chipset (PROC_CNT). Thermal throttling using this method will modulate all processor IA cores simultaneously.

5.1.6 Intel® Memory Thermal Management

The processor provides thermal protection for system memory by throttling memory traffic when using either DIMM modules or a memory down implementation. Two levels of throttling are supported by the processor, either a warm threshold or hot threshold that is customizable through memory mapped I/O registers. Throttling based on the warm threshold should be an intermediate level of throttling. Throttling based on the hot threshold should be the most severe. The amount of throttling is dynamically controlled by the processor.

Memory temperature can be acquired through an on-board thermal sensor (TS-on-Board), retrieved by an embedded controller and reports to the processor through the PECEI 3.1 interface. This methodology is known as PECEI injected temperatures, this is a method of Closed Loop Thermal Management (CLTM). CLTM requires the use of a physical thermal sensor. EXTTS# is another method of CLTM but it is only capable of reporting memory thermal status to the processor. EXTTS# consists of two GPIO pins on the PCH, where the state of the pins is communicated internally to the processor.

When a physical thermal sensor is not available to report temperature, the processor supports Open Loop Thermal Management (OLTM) that estimates the power consumed per rank of the memory using the processor's DRAM power meter. A per rank power is associated with the warm and hot thresholds that, when exceeded, may trigger memory thermal throttling.

5.1.7 Scenario Design Power (SDP)

Scenario Design Power (SDP) is a usage-based design specification, and provides additional guidance for an average power dissipation and junction temperature operating condition limit.

SDP requires that the POWER_LIMIT_1 (PL1) to be set to the cooling level capability (SDP level, or higher). While the SDP specification is characterized at T_j of 80 °C, the functional limit for the product remains at T_{jMAX} . Customers may choose to program the TCC Offset to have TCC Activation at 80 °C, but it is not required.

The processors that have SDP specified can still exceed SDP under certain workloads such as TDP workloads. TDP power dissipation is still possible with the intended usage models, and protection mechanisms to handle levels beyond cooling capabilities are recommended. Intel recommends using such thermal control mechanisms to manage situations where power may exceed the thermal design capability.

Note: cTDP-Down mode is required for Intel Core products in order to achieve SDP.

Note: Although SDP is defined at 80 °C the TCC activation temperature is T_{jMAX} .



5.2 U/Y-Processor Line Thermal and Power Specifications

The following notes apply to [Table 5-2](#) and [Table 5-3](#).

Note	Definition
1	The TDP and Configurable TDP values are the average power dissipation in junction temperature operating condition limit, for the SKU Segment and Configuration, for which the processor is validated during manufacturing when executing an associated Intel-specified high-complexity workload at the processor IA core frequency corresponding to the configuration and SKU.
2	TDP workload may consist of a combination of processor IA core intensive and graphics core intensive applications.
3	Can be modified at runtime by MSR writes, with MMIO and with PECI commands.
4	'Turbo Time Parameter' is a mathematical parameter (units of seconds) that controls the processor turbo algorithm using a moving average of energy usage. Do not set the Turbo Time Parameter to a value less than 0.1 seconds. refer to Section 5.1.3.2 for further information.
5	Shown limit is a time averaged power, based upon the Turbo Time Parameter. Absolute product power may exceed the set limits for short durations or under virus or uncharacterized workloads.
6	Processor will be controlled to specified power limit as described in Section 5.1.2 . If the power value and/or 'Turbo Time Parameter' is changed during runtime, it may take a short period of time (approximately 3 to 5 times the 'Turbo Time Parameter') for the algorithm to settle at the new control limits.
7	This is a hardware default setting and not a behavioral characteristic of the part.
8	For controllable turbo workloads, the PL2 limit may be exceeded for up to 10 ms.
9	Refer to Table 5-1 for the definitions of 'base', 'TDP-Up' and 'TDP-Down'.
10	LPM power level is an opportunistic power and is not a guaranteed value as usages and implementations may vary.
11	Power limits may vary depending on if the product supports the 'TDP-up' and/or 'TDP-down' modes. Default power limits can be found in the PKG_PWR_SKU MSR (614h).
12	The processor die and OPCM die do not reach maximum sustained power simultaneously since the sum of the 2 die's estimated power budget is controlled to be equal to or less than the package TDP (PL1) limit. For additional information, refer to the appropriate Mobile TMDG for more information (see Related Documents).
13	cTDP down power is based on GT2 equivalent graphics configuration. cTDP down does not decrease the number of active Processor Graphics EUs, but relies on Power Budget Management (PL1) to achieve the specified power level.
14	May vary based on SKU.
15	cTDP Down = 3.5W for M5/M7 products, cTDP Down = 3.8W for M3 product.
16	Sustained residencies at high voltages and temperatures may temporarily limit turbo frequency.



Table 5-2. TDP Specifications (U/Y-Processor Line)

Segment and Package	Processor IA Cores, Graphics Configuration and TDP	Configuration	Processor IA Core Frequency	Graphics core Frequency	Thermal Design Power (TDP) [w]	Scenario Design Power (SDP) [w]	Notes
U-Processor Line BGA	Dual Core GT3 28W with OPC	Base	2.7 GHz to 3.3 GHz	300 MHz to 1.1 GHz	28	N/A	1,9,10,11,12,16
		Configurable TDP-Down/LFM	600 MHz		23		
		LPM	400 MHz	100 MHz	22.5		
	Dual Core GT3 15W with OPC	Base	1.8 GHz to 2.4 GHz	300 MHz to 1.05 GHz	15	N/A	1,9,10,11,12,16
		Configurable TDP-Up	500 MHz		9.5		
		LPM	400 MHz	100 MHz	9		
	Dual Core GT2 15W	Configurable TDP-Down/LFM	2.4 GHz to 2.8 GHz	300 MHz to 1.05 GHz	25	N/A	1,9,10,11,16
		Base	2.3 GHz to 2.6 GHz		15	N/A	
		Configurable TDP-Down/LFM	800 MHz		7.5		
		LPM	400 MHz		100 MHz		
	Dual Core GT1 15W	Base	1.6 GHz to 2.1 GHz	300 MHz to 0.95 GHz	15	N/A	1,9,10,11,16
		Configurable TDP-Down/LFM	800 MHz		10		
LPM		400 MHz	100 MHz	9.5			
Y-Processor Line BGA	Dual Core GT2 4.5W	Configurable TDP-Up	1.5 GHz	300 MHz to 1.0 GHz	7	3.0	1,9,10,11,15
		Base	900 MHz to 1.2 GHz		4.5		
		Configurable TDP-Down/LFM	600 MHz		3.5/3.8 ¹⁵		
		LPM	400 MHz		100 MHz		
	Dual Core GT2 6W	Base	1.5 GHz	300 MHz to 0.8 GHz	6.0	N/A	1,9,10,11
		Configurable TDP-Down/LFM	600 MHz		4.5		
		LPM	400 MHz	100 MHz	3.5		

**Table 5-3. Package Turbo Specifications (U/Y-Processor Line)**

Segment and Package	Processor IA Cores, Graphics Configuration and TDP	Parameter	Min.	Hardware Default	Max.	Units	Notes
U-Processor Line BGA	Dual Core GT3 28W with OPC	Power Limit 1 Time (PL1 Tau) Power Limit 1 (PL1) Power Limit 2 (PL2)	0.01 N/A N/A	1 28 1.25*28	448 N/A N/A	s W W	3,4,5,6,7,8,14
	Dual Core GT3 15W with OPC	Power Limit 1 Time (PL1 Tau) Power Limit 1 (PL1) Power Limit 2 (PL2)	0.01 N/A N/A	1 15 1.25*15	448 N/A N/A	s W W	3,4,5,6,7,8,14
	Dual Core GT2 15W	Power Limit 1 Time (PL1 Tau) Power Limit 1 (PL1) Power Limit 2 (PL2)	0.01 N/A N/A	1 15 1.25*15	448 N/A N/A	s W W	3,4,5,6,7,8,14
Y-Processor Line BGA	Dual Core GT2 4.5W	Power Limit 1 Time (PL1 Tau) Power Limit 1 (PL1) Power Limit 2 (PL2)	0.01 N/A N/A	1 4.5 1.25*4.5	448 N/A N/A	s W W	3,4,5,6,7,8,14

Table 5-4. Junction Temperature Specifications (U/Y-Processor Line)

Segment	Symbol	Package Turbo Parameter	Temperature Range		TDP Spec. Temperature Range		Units	Notes
			Min.	Max.	Min.	Max.		
U-Processor line BGA	T _j	Junction temperature limit	0	100	35	100	°C	1, 2
U-Processor line + OPC BGA	T _j	Junction temperature limit	0	100	35	100	°C	1, 2
Y-Processor line BGA	T _j	Junction temperature limit	0	100	N/A	90	°C	1, 2, 3


Notes:

- The thermal solution needs to ensure that the processor temperature does not exceed the TDP Specification Temperature.
- The processor junction temperature is monitored by Digital Temperature Sensors (DTS). For DTS accuracy, refer to [Section 5.1.5.2.1](#).
- For this SKU to be specification compliance to the 90°C TDP specification temperature, a TCC Offset = 10 and a Tau value must be programmed into MSR 1A2h. The recommended TCC_Offset averaging Tau value is 5s.

5.3 Thermal Metrology

The maximum TTV case temperatures (T_{CASE-MAX}) can be derived from the data in the appropriate TTV thermal profile earlier in this chapter. The TTV T_{CASE} is measured at the geometric top center of the TTV integrated heat spreader (IHS). [Figure 5-2](#) illustrates the location where T_{CASE} temperature measurements should be made.

Figure 5-2. Thermal Test Vehicle (TTV) Case Temperature (T_{CASE}) Measurement Location



The following supplier can machine the groove and attach a thermocouple to the IHS. The following supplier is listed as a convenience to Intel's general customers and may be subject to change without notice. THERM-X OF CALIFORNIA, 3200 Investment Blvd, Hayward, Ca 94544. George Landis +1-510-441-7566 Ext. 368 george@therm-x.com. The vendor part number is XTMS1565.

§ §



6 Signal Description

This chapter describes the processor signals. They are arranged in functional groups according to their associated interface or category. The notations in the following table are used to describe the signal type.

The signal description also includes the type of buffer used for the particular signal (see the following table).

Table 6-1. Signal Tables Terminology

Notation	Signal Type
I	Input pin
O	Output pin
I/O	Bi-directional Input/Output pin
SE	Single Ended Link
Diff	Differential Link
CMOS	CMOS buffers. 1.05V- tolerant
OD	Open Drain buffer
DDR3L/-RS	DDR3L/DDR3L-RS buffers: 1.35V-tolerant
LPDDR3	LPDDR3 buffers: 1.2V- tolerant
DDR4/-RS	DDR4 buffers: 1.2V-tolerant
A	Analog reference or output. May be used as a threshold voltage or for buffer compensation
GTL	Gunning Transceiver Logic signaling technology
Ref	Voltage reference signal
Availability	Signal Availability condition - based on segment, SKU, platform type or any other factor
Asynchronous ¹	Signal has no timing relationship with any reference clock.
Note:	
1. Qualifier for a buffer type.	



6.1 System Memory Interface

Table 6-2. DDR3L/-RS Memory Interface (Sheet 1 of 2)

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_DQ[63:0] DDR1_DQ[63:0]	Data Buses: Data signals interface to the SDRAM data buses.	I/O	DDR3L	SE	All processor lines
DDR0_CKN[3:0] DDR0_CKP[3:0] DDR1_CKN[3:0] DDR1_CKP[3:0]	SDRAM Differential Clock: Differential clocks signal pairs, pair per rank. The crossing of the positive edge of DDR0_CKP/DDR1_CKP and the negative edge of their complement DDR0_CKN/DDR1_CKN are used to sample the command and control signals on the SDRAM.	O	DDR3L	Diff	[1:0] applicable for all processor lines.
DDR0_CKE[3:0] DDR1_CKE[3:0]	Clock Enable: (1 per rank). These signals are used to: <ul style="list-style-type: none"> Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR (Suspend to RAM). 	O	DDR3L	SE	[1:0] applicable for all processor lines.
DDR0_CS#[3:0] DDR1_CS#[3:0]	Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank.	O	DDR3L	SE	[1:0] applicable for all processor lines.
DDR0_ODT[3:0] DDR1_ODT[3:0]	On Die Termination: (1 per rank). Active SDRAM Termination Control.	O	DDR3L	SE	[0] applicable for all processor lines. [1] applicable for U-processors.
DDR0_MA[15:0] DDR1_MA[15:0]	Memory Address: These signals are used to provide the multiplexed row and column address to the SDRAM. <ul style="list-style-type: none"> A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. HIGH: Autoprecharge; LOW: no Autoprecharge. A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses. A12 is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. HIGH: no burst chop; LOW: burst chopped. 	O	DDR3L	SE	All processor lines
DDR0_BA[2:0] DDR1_BA[2:0]	Bank Select: These signals define which banks are selected within each SDRAM rank.	O	DDR3L	SE	All processor lines
DDR0_CAS# DDR1_CAS#	CAS Control Signal: Column Address Select command signal	O	DDR3L	SE	All processor lines
DDR0_RAS# DDR1_RAS#	RAS Control Signal: Row Address Select command signal	O	DDR3L	SE	All processor lines
DDR0_WE# DDR1_WE#	WE Control Signal: Write Enable command signal	O	DDR3L	SE	All processor lines


Table 6-2. DDR3L/-RS Memory Interface (Sheet 2 of 2)

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_VREF_DQ DDR1_VREF_DQ	Memory Reference Voltage for DQ:	O	A	SE	All processor lines
DDR_VREF_CA	Memory Reference Voltage for Command & Address:	O	A	SE	All processor lines
DDR_VTT_CNTL	System Memory Power Gate Control: When signal is high - platform memory VTT regulator is enable, output high. When signal is low - Disables the platform memory VTT regulator in C8 and deeper and S3.	O	DDR3L	SE	All processor lines



Table 6-3. LPDDR3 Memory Interface

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_DQ[63:0] DDR1_DQ[63:0]	Data Buses: Data signals interface to the SDRAM data buses.	I/O	LPDDR3	SE	All processor lines
DDR0_DQSP[7:0] DDR0_DQSN[7:0] DDR1_DQSP[7:0] DDR1_DQSN[7:0]	Data Strobes: Differential data strobe pairs. The data is captured at the crossing point of DQS during read and write transactions.	I/O	LPDDR3	Diff	All processor lines
DDR0_CKN[1:0] DDR0_CKP[1:0] DDR1_CKN[1:0] DDR1_CKP[1:0]	SDRAM Differential Clock: Differential clocks signal pairs, pair per rank. The crossing of the positive edge of DDR0_CKP/DDR1_CKP and the negative edge of their complement DDR0_CKN /DDR1_CKN are used to sample the command and control signals on the SDRAM.	O	LPDDR3	Diff	All processor lines
DDR0_CKE[3:0] DDR1_CKE[3:0]	Clock Enable: (1 per rank) These signals are used to: <ul style="list-style-type: none"> Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR. 	O	LPDDR3	SE	All processor lines.
DDR0_CS#[1:0] DDR1_CS#[1:0]	Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank.	O	LPDDR3	SE	All processor lines
DDR0_ODT[3:0] DDR1_ODT[3:0]	On Die Termination: Active Termination Control.	O	LPDDR3	SE	All processor lines For U-processor line only DDR0_ODT[1:0] and DDR1_ODT[1:0] signals are in use. For Y-processor line only DDR0_ODT[0] and DDR1_ODT[0] signals are in use.
DDR0_CAA[9:0] DDR1_CAA[9:0]	Command Address: These signals are used to provide the multiplexed command and address to the SDRAM.	O	LPDDR3	SE	All processor lines
DDR0_CAB[9:0] DDR1_CAB[9:0]	Command Address: These signals are used to provide the multiplexed command and address to the SDRAM.	O	LPDDR3	SE	All processor lines
DDR0_VREF_DQ DDR1_VREF_DQ	Memory Reference Voltage for DQ:	O	A	SE	All processor lines
DDR_VREF_CA	Memory Reference Voltage for Command & Address:	O	A	SE	All processor lines
DDR_VTT_CNTL	System Memory Power Gate Control: When signal is high – platform memory VTT regulator is enable, output high. When signal is low - Disables the platform memory VTT regulator in C8 and deeper and S3.	O	LPDDR3	SE	All processor lines



Table 6-4. DDR4/-RS Memory Interface (Sheet 1 of 2)

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_DQ[63:0] DDR1_DQ[63:0]	Data Buses: Data signals interface to the SDRAM data buses.	I/O	DDR4/-RS	SE	All processor lines
DDR0_CKN[3:0] DDR0_CKP[3:0] DDR1_CKN[3:0] DDR1_CKP[3:0]	SDRAM Differential Clock: Differential clocks signal pairs, pair per rank. The crossing of the positive edge of DDR0_CKP/DDR1_CKP and the negative edge of their complement DDR0_CKN /DDR1_CKN are used to sample the command and control signals on the SDRAM.	O	DDR4/-RS	Diff	[1:0] applicable for All processor lines.
DDR0_CKE[3:0] DDR1_CKE[3:0]	Clock Enable: (1 per rank). These signals are used to: <ul style="list-style-type: none"> Initialize the SDRAMs during power-up. Power-down SDRAM ranks. Place all SDRAM ranks into and out of self-refresh during STR (Suspend to RAM). 	O	DDR4/-RS	SE	[1:0] applicable for All processor lines.
DDR0_CS#[3:0] DDR1_CS#[3:0]	Chip Select: (1 per rank). These signals are used to select particular SDRAM components during the active state. There is one Chip Select for each SDRAM rank.	O	DDR4/-RS	SE	[1:0] applicable for All processor lines.
DDR0_ODT[3:0] DDR1_ODT[3:0]	On Die Termination: (1 per rank). Active SDRAM Termination Control.	O	DDR4/-RS	SE	[0] applicable for All processor lines. [1] applicable for U-processor line processors.
DDR0_MA[16:0] DDR1_MA[16:0]	Address: These signals are used to provide the multiplexed row and column address to the SDRAM. <ul style="list-style-type: none"> A[16:14] use also as command signals, see ACT# signal description. A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. HIGH: Autoprecharge; LOW: no Autoprecharge). A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses. A12 is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. HIGH, no burst chop; LOW: burst chopped). 	O	DDR4/-RS	SE	All processor lines
DDR0_ACT# DDR1_ACT#	Activation Command: ACT# HIGH along with CS# determines that the signals addresses below have command functionality. A16 use as RAS# signal A15 use as CAS# signal A14 use as WE# signal	O	DDR4/-RS	SE	All processor lines



Table 6-4. DDR4/-RS Memory Interface (Sheet 2 of 2)

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR0_BG[1:0] DDR1_BG[1:0]	Bank Group: BG[0:1] define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle.	O	DDR4/-RS	SE	All processor lines x8 DRAM device use BG[1:0], x16 use only BG[0].
DDR0_BA[1:0] DDR1_BA[1:0]	Bank Address: BA[1:0] define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.	O	DDR4/-RS	SE	All processor lines
DDR0_ALERT# DDR1_ALERT#	Alert: This signal is used at command training only. It is getting the Command and Address Parity error flag during training. CRC feature is not supported.	I	DDR4/-RS	SE	All processor lines
DDR0_PAR DDR1_PAR	Command and Address Parity: These signals are used for parity check.	O	DDR4/-RS	SE	All processor lines
DDR_VREF_CA	Memory Reference Voltage for Command & Address:	O	A	SE	All processor lines
DDR_VTT_CNTL	System Memory Power Gate Control: When signal is high – platform memory VTT regulator is enable, output high. When signal is low - Disables the platform memory VTT regulator in C8 and deeper and S3.	O	DDR4/-RS	SE	All processor lines

Table 6-5. System Memory Reference and Compensation Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
DDR_RCOMP[2:0]	System Memory Resistance Compensation:	N/A	A	SE	All processor lines
OPC_RCOMP	On Package Cache resistance Compensation from processor: Unconnected for processors without OPC.	N/A	A	SE	U-Processor lines with On Package Cache
OPCE_RCOMP	On Package Cache resistance Compensation from OPC: Unconnected for processors without OPC.	N/A	A	SE	U-Processor lines with On Package Cache



6.2 Reset and Miscellaneous Signals

Table 6-6. Reset and Miscellaneous Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none"> • CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted: <ul style="list-style-type: none"> – 1 = (Default) Normal Operation; No stall. – 0 = Stall. • CFG[1]: Reserved configuration lane. • CFG[3]: Reserved configuration lane. • CFG[4]: eDP enable: <ul style="list-style-type: none"> – 1 = Disabled. – 0 = Enabled. • CFG[19:8]: Reserved configuration lanes. 	I	GTL	SE	All processor lines.
CFG_RCOMP	Configuration Resistance Compensation	N/A	N/A	SE	All processor lines
PROC_POPIRCOMP	POPIO Resistance Compensation	N/A	N/A	SE	Y and U-processor line
PROC_SELECT#	Processor Select: This pin is for compatibility with future platforms. It should be unconnected for the processor.			N/A	All processor lines

6.3 embedded DisplayPort* (eDP*) Signals

Table 6-7. embedded DisplayPort* Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
eDP_TXP[3:0] eDP_TXN[3:0]	embedded DisplayPort Transmit: differential pair	O	eDP	Diff	All processor lines
eDP_AUXP eDP_AUXN	embedded DisplayPort Auxiliary: Half-duplex, bidirectional channel consist of one differential pair.	O	eDP	Diff	All processor lines
eDP_DISP_UTIL	<p>embedded DisplayPort Utility: Output control signal used for brightness correction of embedded LCD displays with backlight modulation. This pin will co-exist with functionality similar to existing BKLCTCL pin on PCH</p>	O	Async CMOS	SE	All processor lines
eDP_RCOMP	DDI IO Compensation resistor, supporting DP*, eDP* and HDMI* channels.	N/A	A	SE	All processor lines
<p>Note:</p> <ol style="list-style-type: none"> 1. When using eDP* bifurcation: <ul style="list-style-type: none"> – x2 eDP lanes for eDP panel (eDP_TXP[0:1], eDP_TXN[0:1]) – x2 lanes for DP (eDP_TXP[2:3], eDP_TXN[2:3]) 					



6.4 Display Interface Signals

Table 6-8. Display Interface Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability ⁽²⁾
DDI1_TXP[3:0] DDI1_TXN[3:0] DDI2_TXP[3:0] DDI2_TXN[3:0] DDI3_TXP[3:0] DDI3_TXN[3:0]	Digital Display Interface Transmit: Differential Pairs	O	DP/HDMI*	Diff	All processor lines. DDI3_TXP[3:0] DDI3_TXN[3:0] DDI3_AUXP DDI3_AUXN
DDI1_AUXP DDI1_AUXN DDI2_AUXP DDI2_AUXN DDI3_AUXP DDI3_AUXN	Digital Display Interface Display Port Auxiliary: Half-duplex, bidirectional channel consist of one differential pair for each channel.	O	DP/HDMI*	Diff	
Notes: 1. N/A 2. DDI3_AUXN and DDI3_AUXP are valid in SKL-U but should be considered as reserved pins.					

6.5 Testability Signals

Table 6-9. Testability Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
BPM#[3:0]	Breakpoint and Performance Monitor Signals: Outputs from the processor that indicate the status of breakpoints and programmable counters used for monitoring processor performance.	I/O	GTL	SE	All processor lines
PROC_PRDY#	Probe Mode Ready: PROC_PRDY# is a processor output used by debug tools to determine processor debug readiness.	O	OD	SE	All processor lines
PROC_PREQ#	Probe Mode Request: PROC_PREQ# is used by debug tools to request debug operation of the processor.	I	GTL	SE	All processor lines
PROC_TCK	Test Clock: This signal provides the clock input for the processor Test Bus (also known as the Test Access Port). This signal must be driven low or allowed to float during power on Reset.	I	GTL	SE	All processor lines
PROC_TDI	Test Data In: This signal transfers serial test data into the processor. This signal provides the serial input needed for JTAG specification support.	I	GTL	SE	All processor lines
PROC_TDO	Test Data Out: This signal transfers serial test data out of the processor. This signal provides the serial output needed for JTAG specification support.	O	OD	SE	All processor lines
PROC_TMS	Test Mode Select: A JTAG specification support signal used by debug tools.	I	GTL	SE	All processor lines
PROC_TRST#	Test Reset: Resets the Test Access Port (TAP) logic. This signal must be driven low during power on Reset.	I	GTL	SE	All processor lines



6.6 Error and Thermal Protection Signals

Table 6-10. Error and Thermal Protection Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
CATERR#	Catastrophic Error: This signal indicates that the system has experienced a catastrophic error and cannot continue to operate. The processor will set this signal for non-recoverable machine check errors or other unrecoverable internal errors. CATERR# is used for signaling the following types of errors: Legacy MCERRs, CATERR# is asserted for 16 BCLKs. Legacy IERRs, CATERR# remains asserted until warm or cold reset.	O	OD	SE	All processor lines
PECI	Platform Environment Control Interface: A serial sideband interface to the processor. It is used primarily for thermal, power, and error management.	I/O	PECI, Async	SE	All processor lines
PROCHOT#	Processor Hot: PROCHOT# goes active when the processor temperature monitoring sensor(s) detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit (TCC) has been activated, if enabled. This signal can also be driven to the processor to activate the TCC.	I/O	GTL I OD O	SE	All processor lines
THERMTRIP#	Thermal Trip: The processor protects itself from catastrophic overheating by use of an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all executions when the junction temperature exceeds approximately 130 °C. This is signaled to the system by the THERMTRIP# pin.	O	OD	SE	All processor lines



6.7 Power Sequencing Signals

Table 6-11. Power Sequencing Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
PROCPWRGD	Processor Power Good: The processor requires this input signal to be a clean indication that the V _{CC} and V _{DDQ} power supplies are stable and within specifications. This requirement applies regardless of the S-state of the processor. 'Clean' implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must then transition monotonically to a high state.	I	CMOS	SE	All processor lines
VCCST_PWRGD	VCCST Power Good: The processor requires this input signal to be a clean indication that the VCCST and VDDQ power supplies are stable and within specifications. This signal must have a valid level during both S0 and S3 power states. 'Clean' implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until they come within specification. The signal must then transition monotonically to a high state.	I	CMOS	SE	All processor lines
PROC_DETECT#/SKTOCC#	Processor Detect/Socket Occupied: Pulled down directly (0 Ohms) on the processor package to the ground. There is no connection to the processor silicon for this signal. System board designers may use this signal to determine if the processor is present.	N/A	N/A	SE	All processor lines
VIDSOUT VIDSCK VIDALERT#	VIDSOUT, VIDSCK, VIDALERT#: These signals comprise a three-signal serial synchronous interface used to transfer power management information between the processor and the voltage regulator controllers.	I/O O I	OD (open drain)	SE	All processor lines
MSM#	Minimum Speed Mode: Control signal to VccEOP10 VR (connected only in 2 VR solution for OPC).	O	CMOS	SE	Processors w/ on package cache
ZVM#	Zero Voltage Mode: Control Signal to OPC VR, when low OPC VR output is 0V.	O	CMOS	SE	Processors w/ on package cache



6.8 Processor Power Rails

Table 6-12. Processor Power Rails Signals

Signal Name	Description	Dir.	Buffer Type	Link Type	Availability
VCC	Processor IA cores power rail	I	Power	-	All processor lines
V _{CCG0/1}	Processor IA cores gated power rail, connects to board capacitors for filtering.	I	Power	-	Y-processor line
V _{CCGT}	Processor Graphics power rail	I	Power	-	All processor lines
V _{CCGTx}	Processor Graphics power rail (extension)	I	Power	-	Processors w/ GT3/4
V _{DDQ}	System Memory power rail	I	Power	-	All processor lines
V _{DDQC}	System Memory clock power rail, feeds from V _{DDQ} through LP filter.	I	Power	-	U/Y-processor lines
V _{CCSA}	Processor System Agent power rail	I	Power	-	All processor lines
V _{CCIO}	Processor I/O power rail. Consists of V _{CCIO} and V _{CCIO_DDR} . V _{CCIO} and V _{CCIO_DDR} should be isolated from each other.	I	Power	-	All processor lines
V _{CCST}	Sustain voltage for processor standby modes	I	Power	-	All processor lines
V _{CCSTG}	Gated sustain voltage for processor standby modes	I	Power	-	U/Y-processor lines
V _{CCPLL}	Processor PLLs power rails	I	Power	-	All processor lines
V _{CCPLL_OC}	Processor PLLs power rails	I	Power	-	All processor lines
V _{CCOPC}	Processor OPC power rails	I	Power	-	Processors w/ on package cache
V _{CCOPC_1p8}	Processor OPC power rails	I	Power	-	Processors w/ on package cache
V _{CCEOPIO}	Processor OPC power rails	I	Power	-	Processors w/ on package cache
V _{CC_SENSE} V _{SS_SENSE}	Isolated, low impedance voltage sense pins. They can be used to sense or measure voltage near the silicon.	N/A	Power	-	All processor lines
V _{CCGT_SENSE} V _{SSGT_SENSE}					All processor lines
V _{CCGTx_SENSE} V _{SSGTx_SENSE}					Processors w/ GT3/4
V _{CCIO_SENSE} V _{SSIO_SENSE}					All processor lines
V _{CCSA_SENSE} V _{SSSA_SENSE}					All processor lines
V _{CCOPC_SENSE} V _{SSOPC_SENSE}					Processors w/ on package cache
V _{CCEOPIO_SENSE} V _{SSEOPIO_SENSE}					Processors w/ on package cache

6.9 Ground, Reserved, and Non-Critical to Function (NCTF) Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD – these signals should not be connected
- RSVD_TP – these signals should be routed to a test point
- RSVD_NCTF – these signals are non-critical to function and may be left unconnected

Arbitrary connection of these signals to VCC, VDDQ, VSS, or to any other signal (including each other) may result in component malfunction or incompatibility with future processors. See [Table 6-13](#).

For reliable operation, always connect unused inputs or bi-directional signals to an appropriate signal level. Unused active high inputs should be connected through a resistor to ground (V_{SS}). Unused outputs may be left unconnected however, this may interfere with some Test Access Port (TAP) functions, complicate debug probing and prevent boundary scan testing. A resistor must be used when tying bi-directional signals to power or ground. When tying any signal to power or ground the resistor can also be used for system testability.

Table 6-13. GND, RSVD, and NCTF Signals

Signal Name	Description
Vss	Processor ground node
Vss_NCTF	Non-Critical To Function: These signals are for package mechanical reliability.
RSVD RSVD_NCTF RSVD_TP	Reserved: All signals that are RSVD and RSVD_NCTF must be left unconnected on the board. Intel recommends that all RSVD_TP signals have via test points.

6.10 Processor Internal Pull-Up/Pull-Down Terminations

Table 6-14. Processor Internal Pull-Up/Pull-Down Terminations

Signal Name	Pull Up/Pull Down	Rail	Value
BPM[3:0]	Pull Up	VCC _{IO}	16-60 Ω
PREQ#	Pull Up	VCC _{ST}	3 k Ω
PROC_TDI	Pull Up	VCC _{STG}	3 k Ω
PROC_TMS	Pull Up	VCC _{SGT}	3 k Ω
PROC_TRST#	Pull Down	-	3 k Ω
CFG[19:0]	Pull Up	VCC _{IO}	3 k Ω

§ §



7 Electrical Specifications

7.1 Processor Power Rails

Table 7-1. Processor Power Rails

Power Rail	Description	Control	Availability
V _{CC}	Processor IA Cores Power Rail	SVID	All processor lines
V _{CCGT}	Processor Graphics Power Rails	SVID	All processor lines
V _{CCGTX} ^{Note 2,6}	Processor Graphics Extended Power Rail	SVID	Processors w/ GT3/4
V _{CCSA}	System Agent Power Rail	SVID/Fixed (SKU dependent)	All processor lines
V _{CCIO}	IO Power Rail	Fixed	All processor lines
V _{CCST}	Sustain Power Rail	Fixed	All processor lines
V _{CCSTG} ^{Note 5}	Sustain Gated Power Rail	Fixed	U/Y/-processor lines
V _{CCPLL}	Processor PLLs power Rail	Fixed	All processor lines
V _{CCPLL_OC} ^{Note 4}	Processor PLLs OC power Rail	Fixed	All processor lines
V _{DDQ}	Integrated Memory Controller Power Rail	Fixed (Memory technology dependent)	All processor lines
V _{CCOPC} ^{Note 3}	Processor OPC power Rail	Fixed	Processors w/OPC
V _{CCOPC_1P8} ^{Note 3}	Processor OPC power Rail	Fixed	Processors w/OPC
V _{CCEOPIO} ^{Note 3}	Processor EOPIIO power Rail	Fixed	Processors w/OPC
Notes: 1. N/A 2. Rail is unconnected for processors without GT3/4. 3. Rail is unconnected for processors without OPC. 4. V _{CCPLL_OC} power rail should be sourced from the VDDQ VR. The connection can be direct or through a load switch, depending desired power optimization. In case of direct connection (V _{CCPLL_OC} is shorted to VDDQ, no load switch), platform should ensure that V _{CCST} is ON (high) while V _{CCPLL_OC} is ON (high). 5. V _{CCSTG} power rail should be sourced from the VR as V _{CCST} . The connection can be direct or through a load switch, depending desired power optimization. 6. Intel has added the option of merging the GT/GTx power rails for the U-processor line 2+3e product family.			

7.1.1 Power and Ground Pins

All power pins must be connected to their respective processor power planes, while all VSS pins must be connected to the system ground plane. Use of multiple power and ground planes is recommended to reduce I*R drop.

7.1.2 V_{CC} Voltage Identification (VID)

The processor uses three signals for the **Serial Voltage IDentification** (SVID) interface to support automatic selection of voltages. The following table specifies the voltage level corresponding to the 8-bit VID value transmitted over serial VID. A '1' in this table refers to a high voltage level and a '0' refers to a low voltage level. If the voltage regulation circuit cannot supply the voltage that is requested, the voltage regulator must disable itself. VID signals are CMOS push/pull drivers. See [Table 7-21](#) for the DC specifications for these signals. The VID codes will change due to temperature and/or



current load changes in order to minimize the power of the part. A voltage range is provided in [Section 7-2](#). The specifications are set so that one voltage regulator can operate with all supported frequencies.

Individual processor VID values may be set during manufacturing so that two devices at the same processor IA core frequency may have different default VID settings. This is shown in the VID range values in [Section 7-2](#). The processor provides the ability to operate while transitionally to an adjacent VID and its associated voltage. This will represent a DC shift in the loadline.

7.2 DC Specifications

The processor DC specifications in this section are defined at the processor signal pins, unless noted otherwise.

- The DC specifications for the DDR3L/-RS/DDR4/-RS signals are listed in the *Voltage and Current Specifications* section.
- The *Voltage and Current Specifications* section lists the DC specifications for the processor and are valid only while meeting specifications for junction temperature, clock frequency, and input voltages. Read all notes associated with each parameter.
- AC tolerances for all DC rails include dynamic load currents at switching frequencies up to 1 MHz.

7.2.1 Processor Power Rails DC Specifications

7.2.1.1 Vcc DC Specifications

Table 7-2. Processor IA Core (Vcc) Active and Idle Mode DC Voltage and Current Specifications (Sheet 1 of 2)

Symbol	Parameter	Segment	Min.	Typ.	Max.	Unit	Note ¹
Operating Voltage	Voltage Range for Processor Active Operating Mode	All	0.55	—	1.52	V	1,2,3,7,12
Idle Voltage	Voltage Range for Processor Idle Mode (Package C6/C7)	All	0	—	0.55	V	1,2,3,7
I _{CCMAX}	Maximum Processor IA Core I _{CC}	Y(4.5W)			24	A	4,6,7,11
		Y(6W)			24		
		U(15W) - dual core GT _{2/1}			29		
		U(15W) - dual core GT ₁ Pentium®/Celeron®			29		
		U(15W) - dual core GT ₃ +OPC			29		
		U(28W) - dual core GT3-OPC			32		
TOB _{VCC}	Voltage Tolerance	PS0, PS1	—	—	±20	mV	3, 6, 8
		PS2, PS3	—	—	±20		



Table 7-2. Processor IA Core (Vcc) Active and Idle Mode DC Voltage and Current Specifications (Sheet 2 of 2)

Symbol	Parameter	Segment	Min.	Typ.	Max.			Unit	Note ¹
Ripple	Ripple Tolerance				$I_L \leq 0.5$	$0.5 < I_L < I_{CC_TDC}$	$I_{CC_TDC} < I_L < I_{CC_Max}$	mV	3, 6, 8
		PS0	—	—	+30/-10	±10	±15		
		PS1	—	—	+30/-10	±15	±15		
		PS2	—	—	+30/-10	+30/-10	+30/-10		
		PS3	—	—	+30/-10	+30/-10	+30/-10		
DC_LL	Loadline slope within the VR regulation loop capability	Y-processor line U-dual core GT2 U-dual core GT3+OPC		4.7 — —	5.9 2.4 2.4			mΩ	10,13,14
AC_LL	AC Loadline	U/Y-processor line	—	—	Same as Max. DC_LL (up to 400kHz)18.3(LL1, range: 29±1.5MHz)11.7(LL2, range: 3.45±1.5MHz)			mΩ	10,13,14
T_OVS_TDP_Max	Max. Overshoot time TDP/virus mode	—	—	—	10/30			μs	
V_OVS_TDP_Max/virus_Max	Max. Overshoot at TDP/virus mode	—	—	—	70/200			mV	

Notes:

1. Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
2. Each processor is programmed with a maximum valid voltage identification value (VID) that is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. Note that this differs from the VID employed by the processor during a power management event (Adaptive Thermal Monitor, Enhanced Intel SpeedStep[®] Technology, or low-power states).
3. The voltage specification requirements are measured across Vcc_SENSE and Vss_SENSE as near as possible to the processor with a 20 MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1 MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
4. Processor IA core VR to be designed to electrically support this current.
5. Processor IA core VR to be designed to thermally support this current indefinitely.
6. Long term reliability cannot be assured if tolerance, ripple, and core noise parameters are violated.
7. Long term reliability cannot be assured in conditions above or below Max./Min. functional limits.
8. PSx refers to the voltage regulator power state as set by the SVID protocol.
9. N/A
10. LL measured at sense points.
11. Typ column represents ICCmax for commercial application it is NOT a specification - it is a characterization of limited samples using limited set of benchmarks that can be exceeded.
12. Operating voltage range in steady state.
13. LL specification values should not be exceeded. If exceeded, power, performance and reliability penalty are expected.
14. By Improving Load Line (Lower LL than EDS values, and reporting it to BIOS), customers may obtain slightly better performance; although, the frequencies will not be changed.
15. Subject to change. Data is still under evaluation.



7.2.1.2 V_{CCGT} and V_{CCGTx} DC Specifications

Table 7-3. Processor Graphics (V_{CCGT} and V_{CCGT-x}) Supply DC Voltage and Current Specifications (Sheet 1 of 2)

Symbol	Parameter	Segment	Min.	Typ.	Max.	Unit	Note ¹		
Operating voltage	Active voltage Range for V _{CCGT}	All	0.55	—	1.52	V	2,3,6,8		
Idle voltage	Processor Graphics core idle voltage	All	0	—	0.55	V	3		
I _{CCMax_GT} / I _{CCMax_GTx}	Max. Current for Processor Graphics Rail	Y(4.5W)	—	—	24	A	6		
		Y(6W) Pentium/Celeron	—	—	24				
		U(15W) - dual core GT ₂	—	—	31				
		U9(15W) - dual core GT ₁ Pentium/Celeron	—	—	31				
		U(15, 28W) - dual core GT ₃ +OPC	—	—	Merged: 64(GT+GTx) ^{12,13} Separate: GT-57/GTx-19				
TOB _{GT}	V _{CCGT} Tolerance	PS0,PS1	—	—	±20	mV	3,4		
		PS2,PS3	—	—	±20	mV	3,4		
Ripple	Ripple Tolerance	—			I _L ≤ 0.5	0.5 < I _L < I _{CCTDC}	I _{CCTDC} < I _L < I _{CCMax}	mV	3,4
		PS0	—	—	+30/-10	±10	±15		
		PS1	—	—	+30/-10	±15	±15		
		PS2	—	—	+30/-10	+30/-10	+30/-10		
		PS3	—	—	+30/-10	+30/-10	+30/-10		
DC_LL	v _{CCGT} Loadline slope	Y-processor line	—	4.2	5.7	mΩ	7,9,10		
		U-dual core GT2	—	—	3.1				
		U-dual core GT3+OPC	—	—	2/6.0(GTx)				
AC_LL	AC Loadline	U/Y Y-processor line	—	—	Same as Max. DC_LL (up to 400KHz)3.9(LL1, range: 25±1.5MHz)12.1(LL2, range: 4±1.5MHz)	mΩ	7,9,10		
T_OVS_Max	Max. Overshoot time	—	—	—	10	μs			
V_OVS_Max	Max. Overshoot	—	—	—	70	mV			


Table 7-3. Processor Graphics (V_{CCGT} and V_{CCGT-X}) Supply DC Voltage and Current Specifications (Sheet 2 of 2)

Symbol	Parameter	Segment	Min.	Typ.	Max.	Unit	Note ¹
Notes:							
1. Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.							
2. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. This differs from the VID employed by the processor during a power or thermal management event (Intel Adaptive Thermal Monitor, Enhanced Intel SpeedStep [®] Technology, or low-power states).							
3. The voltage specification requirements are measured across V _{CCGT_SENSE} and V _{SSGT_SENSE} as near as possible to the processor with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-M Ω minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.							
4. PSx refers to the voltage regulator power state as set by the SVID protocol.							
5. Each processor is programmed with a maximum valid voltage identification value (VID), which is set at manufacturing and cannot be altered. Individual maximum VID values are calibrated during manufacturing such that two processors at the same frequency may have different settings within the VID range. This differs from the VID employed by the processor during a power or thermal management event (Intel Adaptive Thermal Monitor, Enhanced Intel SpeedStep [®] Technology, or low-power states).							
6. N/A							
7. LL measured at sense points.							
8. Operating voltage range in steady state.							
9. LL specification values should not be exceeded. If exceeded, power, performance and reliability penalty are expected.							
10. By Improving Load Line (Lower LL than EDS values, and reporting it to BIOS), customers may obtain slightly better performance although the frequencies will not be changed.							
11. Subject to change. Data is still under evaluation.							
12. N/A							
13. For merged GT/GTx rails, the sense point need to be taken from V _{CCGT_SENSE} /V _{SSGT_SENSE} , the V _{CCGTx_SENSE} /V _{SSGTx_SENSE} should be unconnected (not connected). For merged VRs, I _{CCMAX} =GT+GTx I _{CCMAX} = 57A+7A=64A."							

7.2.1.3 V_{DDQ} DC Specifications

Table 7-4. Memory Controller (V_{DDQ}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Typ.	Max.	Unit	Note ¹
V _{DDQ} (DDR3L/-RS)	Processor I/O supply voltage for DDR3L/-RS	All	Typ-5%	1.35	Typ+5%	V	3,4,5
V _{DDQ} (LPDDR3)	Processor I/O supply voltage for LPDDR3	All	Typ-5%	1.20	Typ+5%	V	3,4,5
V _{DDQ} (DDR4/-RS)	Processor I/O supply voltage for DDR4/-RS	All	Typ-5%	1.20	Typ+5%	V	3,4,5
TOB _{VDDQ}	VDDQ Tolerance	All	DC: ± 2 AC: ± 3 AC+DC: ± 5			%	3,4
I _{CCMAX_VDDQ} (DDR3L/-RS)	Max. Current for V _{DDQ} Rail (DDR3L/-RS)	U	—	—	2	A	2
I _{CCMAX_VDDQ} (LPDDR3)	Max. Current for V _{DDQ} Rail (LPDDR3)	Y U	—	—	2 2	A	2
I _{CCMAX_VDDQ} (DDR4/-RS)	Max. Current for V _{DDQ} Rail (DDR4/-RS)	U	—	—	2.8	A	2
Notes:							
1. Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.							
2. The current supplied to the DIMM modules is not included in this specification.							
3. Includes AC and DC error, where the AC noise is bandwidth limited to under 20 MHz, measured on package pins.							
4. No requirement on the breakdown of AC versus DC noise.							
5. The voltage specification requirements are measured with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-M Ω minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.							



7.2.1.4 V_{CCSA} DC Specifications

Table 7-5. System Agent (V_{CCSA}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Typ.	Max.	Unit	Note ^{1,2}		
V _{CCSA}	Voltage for the System Agent	Y-processor line U-processor line	0.55 0.55	— —	1.52 1.52	V	3,5		
TOB _{VCCSA}	V _{CCSA} Tolerance	U/Y-processor lines	±20			mV	3		
I _{CCMAX_VC} CSA	Max. Current for V _{CCSA} Rail	Y-processor line U-dual core GT2 U-dual core GT3+OPC	— — —	— — —	4.1 4.5 ⁸ 5.1	A			
DC_LL	V _{CCSA} Loadline	Y-processor line U-dual core GT2 U-dual core GT3+OPC	— — —	14 — —	18 10.3 10.3	mΩ	6,7		
AC_LL	AC Loadline	U/Y Y-processor line	—	—	Same as Max. DC_LL (up to 400KHz) 43.2(LL1, range: 12.3±1.5MHz) 42.6(LL2, range: 2±1.5MHz)	mΩ	6,7		
Ripple	Ripple Tolerance	U/Y			I _L ≤ 0.5	0.5 < I _L < I _{CC} TDC	I _{CC} TDC < I _L < I _{CC} Max	mV	3, 4
		PS0	—	—	+30/-10	±10	±15		
		PS1	—	—	+30/-10	±15	±15		
		PS2	—	—	+30/-10	+30/-10	+30/-10		
		PS3	—	—	+30/-10	+30/-10	+30/-10		
T_OVS_Max	Max. Overshoot time	—	—	—	10	μs			
V_OVS_Max	Max. Overshoot	—	—	—	70	mV			

Notes:

1. Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
2. Long term reliability cannot be assured in conditions above or below Max./Min. functional limits.
3. The voltage specification requirements are measured on V_{CCSA}_SENSE and V_{SSSA}_SENSE with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
4. PSx refers to the voltage regulator power state as set by the SVID protocol.
5. V_{CCSA} voltage during boot (Vboot) 1.05V for a duration of 2 seconds.
6. LL measured at sense points.
7. LL specification values should not be exceeded. If exceeded, power, performance and reliability penalty are expected.
8. IPU designs with SKL U Pentium/Celeron require additional 0.5A, SA ICCMAX=5A.



7.2.1.5 V_{CCIO} DC Specifications

Table 7-6. Processor I/O (V_{CCIO}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Typ.	Max.	Unit	Note ^{1,2}
V _{CCIO}	Voltage for the memory controller and shared cache	Y U	—	0.85/0.95 0.95	—	V	3,4,5,6
TOB _{VCCIO}	V _{CCIO} Tolerance	All	AC+DC: ±50			mV	3
I _{CCMAX_VCCIO}	Max. Current for V _{CCIO} Rail	Y U	— —	— —	3 3.1	A	
T_OVS_Max	Max. Overshoot time	All	—	—	100	µs	7
V_OVS_Max	Max. Overshoot at TDP	All	—	—	20	mV	7
Notes:							
1. Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.							
2. Long term reliability cannot be assured in conditions above or below Max./Min. functional limits.							
3. The voltage specification requirements are measured across V _{CCIO_SENSE} and V _{SSIO_SENSE} as near as possible to the processor with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.							
4. For low BW bus connection between processor and PCH -> V _{CCIO} =0.85V.							
5. For high BW bus connection between processor and PCH -> V _{CCIO} =0.95V.							
6. For Y-processor line, Setting V _{CCIO} to 0.95V may lead to a power penalty up to 250mW.							
7. OS occurs during power on only— not during normal operation							

7.2.1.6 V_{CCOPC} DC Specifications

OPC VR output voltage is fixed to 1V, the processor can drive VR to LPM (Low Power Mode), which sets VR output to 0V using ZVM# signal as shown below.

Table 7-7. V_{CCOPC} Voltage levels

ZVM# state	V _{CCOPC}	Units
0	0	V
1	1.0/1.05 (Based on SKU)	V

Table 7-8. Processor OPC (V_{CCOPC}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Typ.	Max.	Unit	Note ^{1,2}
V _{CCOPC}	Voltage for the On Package Cache	Processor line w/OPC: U	—	1.0	—	V	3
TOB _{VCCOPC}	V _{CCOPC} Tolerance	Processor line w/OPC	AC+DC: ±5			%	3
I _{CCMAX_VCCOPC}	Max. Current for V _{CCOPC} Rail	U	—	—	3.2	A	—
T_OVS_Max	Max. Overshoot time	All	—	—	100	µs	4
V_OVS_Max	Max. Overshoot at TDP	All	—	—	20	mV	4
Notes:							
1. Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.							
2. Long term reliability cannot be assured in conditions above or below Max./Min. functional limits.							
3. The voltage specification requirements are measured on V _{CCOPC_ESNSE} and V _{SSOPC_SENSE} with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.							
4. OS occurs during power on only. Not during normal operation.							



7.2.1.7 VCC_{EOPiO} DC Specifications

VCC_{EOPiO} may be connected to OPC VR (only for U-processor line 2+3e processor line). When merging VCC_{EOPiO} with OPC VR, ~210 mW power penalty may occur. The processor can drive VR to LPM (Low Power Mode) which sets VR output to 0V using ZVM# signal (as shown in VCC_{EOPiO} Voltage levels Table 7-9).

Table 7-9. VCC_{EOPiO} Voltage Levels (Separate VR)

ZVM# State	MSM# State	VCC _{EOPiO}	Units
0	X	0	V
1	1	1.0/1.1 (Based on SKU)	V

Table 7-10. Processor EOPiO (VCC_{EOPiO}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Typ.	Max.	Unit	Note ^{1,2}
V _{CC} _{EOPiO}	Voltage for the EOPiO interface	Processor line w/OPC: U	—	1.0	—	V	3
TOB _{VCC} _{EOPiO}	V _{CC} _{EOPiO} Tolerance	Processor line w/OPC	AC+DC: ±50			mV	3
I _{CC} _{MAX} _{VCC} _{EOPiO}	Max. Current for V _{CC} _{EOPiO} Rail	U	—	—	2	A	
T _{OVS} _{Max}	Max. Overshoot time	All	—	—	100	uS	4
V _{OVS} _{Max}	Max. Overshoot at TDP	All	—	—	20	mV	4

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max./Min. functional limits.
- The voltage specification requirements are measured on V_{CC}_{EOPiO}_ESNSE and V_{SS}_{EOPiO}_SENSE with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.
- OS occurs during power on only; **not** during normal operation.

7.2.1.8 VCC_{OPC_1p8} DC Specifications

Table 7-11. Processor OPC (VCC_{OPC_1p8}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Typ.	Max.	Unit	Note ^{1,2}
V _{CC} _{OPC_1p8}	Voltage for the On Package Cache	Processor line w/OPC	—	1.8	—	V	3
TOB _{VCC} _{OPC_1p8}	V _{CC} _{OPC_1p8} Tolerance	Processor line w/OPC	AC+DC: ± 5			%	3
I _{CC} _{MAX} _{VCC} _{OPC_1p8}	Max. Current for V _{CC} _{OPC_1p8} Rail	U	—	—	50	mA	

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max./Min. functional limits.
- The voltage specification requirements are measured on package pins with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.



7.2.1.9 V_{CCST} DC Specifications

Table 7-12. V_{CCST} Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Typ.	Max.	Units	Notes ^{1,2}
V _{CCST}	Processor V _{CC} Sustain supply voltage	All	—	1.0	—	V	3
TOB _{ST}	V _{CCST} Tolerance	All	AC+DC: ± 50			mV	3
I _{CCMAX_ST}	Max. Current for V _{CCST}	Y U	—	—	60 60	mA	

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max./Min. functional limits.
- The voltage specification requirements are measured on package pins with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-M Ω minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.

Table 7-13. V_{CCSTG} Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Typ.	Max.	Units	Notes ^{1,2}
V _{CCSTG}	Processor V _{CC} Sustain Gated supply voltage	All	—	1.0	—	V	3
TOB _{STG}	V _{CCSTG} Tolerance	All	AC+DC: ±50			mV	3
I _{CCMAX_STG}	Max. Current for V _{CCSTG}	Y U	—	—	20 20	mA	

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max./Min. functional limits.
- The voltage specification requirements are measured on package pins with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-M Ω minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.

7.2.1.10 V_{CCPLL} DC Specifications

Table 7-14. Processor PLL (V_{CCPLL}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Typ.	Max.	Unit	Notes ^{1,2}
V _{CCPLL}	PLL supply voltage (DC + AC specification)	All	—	1.0	—	V	3
TOB _{CCPLL}	V _{CCPLL} Tolerance	All	AC+DC: ± 50			mV	3
I _{CCMAX_VCCPLL}	Max. Current for V _{CCPLL} Rail	Y U	— — — —	— — — —	100 130	mA	

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max./Min. functional limits.
- The voltage specification requirements are measured on package pins with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-M Ω minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.



Table 7-15. Processor PLL OC (V_{CCPLL_OC}) Supply DC Voltage and Current Specifications

Symbol	Parameter	Segment	Min.	Typ.	Max.	Unit	Notes ^{1,2}
V _{CCPLL_OC}	PLL OC supply voltage (DC + AC specification)	All	—	V _{DDQ}	—	V	3
TOB _{CCPLL_OC}	V _{CCPLL_OC} Tolerance	All	AC+DC: ± 50			mV	3
I _{CCMAX_VCCPLL_OC}	Max. Current for V _{CCPLL_OC} Rail	Y U-dual core GT2 U-dual core GT3+OPC	— —	— —	100 100 120	mA	

Notes:

- Unless otherwise noted, all specifications in this table are based on estimates and simulations or empirical data. These specifications will be updated with characterized data from silicon measurements at a later date.
- Long term reliability cannot be assured in conditions above or below Max./Min. functional limits.
- The voltage specification requirements are measured on package pins with a 100-MHz bandwidth oscilloscope, 1.5 pF maximum probe capacitance, and 1-MΩ minimum impedance. The maximum length of ground wire on the probe should be less than 5 mm. Ensure external noise from the system is not coupled into the oscilloscope probe.

7.2.2 Processor Interfaces DC Specifications

7.2.2.1 DDR3L/-RS DC Specifications

Table 7-16. DDR3L/-RS Signal Group DC Specifications (Sheet 1 of 2)

Symbol	Parameter	U and Y-Processor Line			Units	Notes ¹
		Min.	Typ.	Max.		
V _{IL}	Input Low Voltage	—	V _{DDQ} /2	0.43*V _{DDQ}	V	2, 4, 9, 10
V _{IH}	Input High Voltage	0.57*V _{DDQ}	V _{DDQ} /2	—	V	3, 4, 9, 10
R _{ON_UP/DN(DQ)}	DDR3L/-RS Data Buffer pull-up/down Resistance	Trainable			Ω	12
R _{ODT(DQ)}	DDR3L/-RS On-die termination equivalent resistance for data signals	Trainable			Ω	12
V _{ODT(DC)}	DDR3L/-RS On-die termination DC working point (driver set to receive mode)	0.45*V _{DDQ}	0.5*V _{DDQ}	0.55*V _{DDQ}	V	12
R _{ON_UP/DN(CK)}	DDR3L/-RS Clock Buffer pull-up/down Resistance	0.8*Typ	26	1.2*Typ	Ω	5, 12
R _{ON_UP/DN(CMD)}	DDR3L/-RS Command Buffer pull-up/down Resistance	0.8*Typ	20	1.2*Typ	Ω	12
R _{ON_UP/DN(CTL)}	DDR3L/-RS Control Buffer pull-up/down Resistance	0.8*Typ	20	1.2*Typ	Ω	5, 12
R _{ON_UP/DN(DDR_VTT_CNTL)}	System Memory Power Gate Control Buffer Pull-Up/down Resistance	40	—	140	Ω	
I _{LI}	Input Leakage Current (DQ, CK) 0 V 0.2*V _{DDQ} 0.8*V _{DDQ}	—	—	1	mA	
DDR0_Vref_DQ DDR1_Vref_DQ DDR_Vref_CA	VREF output voltage	Trainable	V _{DDQ} /2	Trainable	V	13,14
DDR_RCOMP[0]	ODT resistance compensation	RCOMP values are memory topology dependent.			Ω	6
DDR_RCOMP[1]	Data resistance compensation				Ω	6
DDR_RCOMP[2]	Command resistance compensation				Ω	6



Table 7-16. DDR3L/-RS Signal Group DC Specifications (Sheet 2 of 2)

Symbol	Parameter	U and Y-Processor Line			Units	Notes ¹
		Min.	Typ.	Max.		
Notes:						
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.						
2. V_{IL} is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.						
3. V_{IH} is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.						
4. V_{IH} and V_{IL} may experience excursions above V_{DDQ} . However, input signal drivers must comply with the signal quality specifications.						
5. This is the pull up/down driver resistance after compensation. Note that BIOS power training may change these values significantly based on margin/power trade-off.						
6. DDR_RCOMP resistance must be provided on the system board with $\pm 1\%$ resistors installed on package). DDR_RCOMP resistors are connected to V_{SS} .						
7. DDR_DRAMPWROK must have a maximum of 15 ns rise or fall time over $V_{DDQ} * 0.30 \pm 100$ mV and the edge must be monotonic.						
8. DDR_VREF is defined as $V_{DDQ}/2$ for DDR3L/-RS						
9. R_{ON} tolerance is preliminary and might be subject to change.						
10. Max.-Min. range is correct but center point is subject to change during MRC boot training.						
11. Processor may be damaged if V_{IH} exceeds the maximum voltage for extended periods.						
12. Final value determined by BIOS power training, values might vary between bytes and/or units.						
13. VREF values determined by BIOS training, values might vary between units.						
14. DDR0_Vref_DQ - Not in use in DDR4, DDR1_Vref_DQ = DDR4_CA_ch1, DDR_Vref_CA = DD4_CA_ch0.						

7.2.2.2 LPDDR3 DC Specifications

Table 7-17. LPDDR3 Signal Group DC Specifications (Sheet 1 of 2)

Symbol	Parameter	U and Y-Processor Line			Unit	Note
		Min.	Typ.	Max.		
V_{IL}	Input Low Voltage	—	$V_{DDQ}/2$	$0.43 * V_{DDQ}$	V	2, 4, 9, 10
V_{IH}	Input High Voltage	$0.57 * V_{DDQ}$	$V_{DDQ}/2$	—	V	3, 4, 9, 10
$R_{ON_UP/DN}(DQ)$	LPDDR3 Data Buffer pull-up/ down Resistance	Trainable			Ω	12
$R_{ODT}(DQ)$	LPDDR3 On-die termination equivalent resistance for data signals	Trainable			Ω	12
$V_{ODT}(DC)$	LPDDR3 On-die termination DC working point (driver set to receive mode)	$0.45 * V_{DDQ}$	$0.5 * V_{DDQ}$	$0.55 * V_{DDQ}$	V	10
$R_{ON_UP/DN}(CK)$	LPDDR3 Clock Buffer pull-up/down Resistance	$0.8 * Typ$	40	$1.2 * Typ$	Ω	5, 12
$R_{ON_UP/DN}(CMD)$	LPDDR3 Command Buffer pull-up/down Resistance	$0.8 * Typ$	40	$1.2 * Typ$	Ω	12
$R_{ON_UP/DN}(CTL)$	LPDDR3 Control Buffer pull-up/ down Resistance	$0.8 * Typ$	23	$1.2 * Typ$	Ω	5, 12
$R_{ON_UP/DN}(DDR_VTT_CNTL)$	System Memory Power Gate Control Buffer Pull-Up Resistance	40	—	140	Ω	-
I_{LI}	Input Leakage Current (DQ, CK) 0V $0.2 * V_{DDQ}$ $0.8 * V_{DDQ}$	—	—	0.75	mA	-
I_{LI}	Input Leakage Current (CMD,CTL) 0V $0.2 * V_{DDQ}$ $0.8 * V_{DDQ}$	—	—	0.9	mA	-



Table 7-17. LPDDR3 Signal Group DC Specifications (Sheet 2 of 2)

Symbol	Parameter	U and Y-Processor Line			Unit	Note
		Min.	Typ.	Max.		
DDR0_VREF_DQ DDR1_VREF_DQ DDR_VREF_CA	VREF output voltage	Trainable	VDDQ/2	Trainable	V	13,14
DDR_RCOMP[0]	ODT resistance compensation	RCOMP values are memory topology dependent.			Ω	6
DDR_RCOMP[1]	Data resistance compensation				Ω	6
DDR_RCOMP[2]	Command resistance compensation				Ω	6
Notes: 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies. 2. V_{IL} is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value. 3. V_{IH} is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value. 4. V_{IH} and V_{IL} may experience excursions above V_{DDQ} . However, input signal drivers must comply with the signal quality specifications. 5. This is the pull up/down driver resistance after compensation. Note that BIOS power training may change these values significantly based on margin/power trade-off. 6. DDR_RCOMP resistance must be provided on the system board with $\pm 1\%$ resistors. DDR_RCOMP resistors are to V_{SS} . 7. DDR_DRAMPWROK must have a maximum of 15 ns rise or fall time over $V_{DDQ} * 0.30 \pm 100$ mV and the edge must be monotonic. 8. DDR_VREF is defined as $V_{DDQ}/2$ for LPDDR3 9. R_{ON} tolerance is preliminary and might be subject to change. 10. Max.-Min. range is correct but center point is subject to change during MRC boot training. 11. Processor may be damaged if V_{IH} exceeds the maximum voltage for extended periods. 12. Final value determined by BIOS power training, values might vary between bytes and/or units. 13. VREF values determined by BIOS training, values might vary between units. 14. DDR0_Vref_DQ - Not in use in DDR4, DDR1_Vref_DQ = DDR4_CA_ch1, DDR_Vref_CA = DD4_CA_ch0.						

7.2.2.3 DDR4/-RS DC Specifications

Table 7-18. DDR4/-RS Signal Group DC Specifications (Sheet 1 of 2)

Symbol	Parameter	U-Processor Line			Units	Notes
		Min.	Typ.	Max.		
V_{IL}	Input Low Voltage	—	VREF(INT)	VREF(INT) - 0.07*VDDQ	V	2, 4, 9, 10, 14
V_{IH}	Input High Voltage	VREF(INT) + 0.07*VDDQ	VREF(INT)	-	V	3, 4, 9, 10, 14
$R_{ON_UP/DN}(DQ)$	DDR4/-RS Data Buffer pull-up/down Resistance	Trainable			Ω	12
$R_{ODT}(DQ)$	DDR4/-RS On-die termination equivalent resistance for data signals	Trainable			Ω	12
$V_{ODT}(DC)$	DDR4/-RS On-die termination DC working point (driver set to receive mode)	0.45*VDDQ	0.5*VDDQ	0.55*VDDQ	V	10
$R_{ON_UP/DN}(CK)$	DDR4/-RS Clock Buffer pull-up/down Resistance	0.8*Typ	26	1.2*Typ	Ω	5, 12
$R_{ON_UP/DN}(CMD)$	DDR4/-RS Command Buffer pull-up/down Resistance	0.8*Typ	20	1.2*Typ	Ω	12
$R_{ON_UP/DN}(CTL)$	DDR4/-RS Control Buffer pull-up/down Resistance	0.8*Typ	20	1.2*Typ	Ω	5, 12
$R_{ON_UP/DN}(DDR_VTT_CNTL)$	System Memory Power Gate Control Buffer Pull-Up/down Resistance	40	—	140	Ω	-



Table 7-18. DDR4/-RS Signal Group DC Specifications (Sheet 2 of 2)

Symbol	Parameter	U-Processor Line			Units	Notes
		Min.	Typ.	Max.		
I_{LI}	Input Leakage Current (DQ, CK) 0 V $0.2 \cdot V_{DDQ}$ $0.8 \cdot V_{DDQ}$	—	—	1	mA	-
DDR0_VREF_DQ DDR1_VREF_DQ DDR_VREF_CA	VREF output voltage	Trainable	$V_{DDQ}/2$	Trainable	V	13, 15
DDR_RCOMP[0]	ODT resistance compensation	RCOMP values are memory topology dependent.			Ω	6
DDR_RCOMP[1]	Data resistance compensation				Ω	6
DDR_RCOMP[2]	Command resistance compensation				Ω	6
Notes:						
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.						
2. V_{IL} is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.						
3. V_{IH} is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high value.						
4. V_{IH} and V_{IL} may experience excursions above V_{DDQ} . However, input signal drivers must comply with the signal quality specifications.						
5. This is the pull up/down driver resistance after compensation. Note that BIOS power training may change these values significantly based on margin/power trade-off. See processor I/O Buffer Models for I/V characteristics.						
6. DDR_RCOMP resistance must be provided on the system board with $\pm 1\%$ resistors. DDR_RCOMP resistors are to V_{SS} .						
7. DDR_DRAMPWROK must have a maximum of 15 ns rise or fall time over $V_{DDQ} \cdot 0.30 \pm 100$ mV and the edge must be monotonic.						
8. DDR_VREF is defined as $V_{DDQ}/2$ for DDR4/-RS						
9. R_{ON} tolerance is preliminary and might be subject to change.						
10. Max.-Min. range is correct but center point is subject to change during MRC boot training.						
11. Processor may be damaged if V_{IH} exceeds the maximum voltage for extended periods.						
12. Final value determined by BIOS power training, values might vary between bytes and/or units.						
13. VREF values determined by BIOS training, values might vary between units.						
14. VREF(INT) is a trainable parameter where the value is determined by BIOS for margin optimization.						
15. DDR0_Vref_DQ - Not in use in DDR4, DDR1_Vref_DQ = DDR4_CA_ch1, DDR_Vref_CA = DD4_CA_ch0						

7.2.2.4 Digital Display Interface (DDI) DC Specifications

Table 7-19. Digital Display Interface Group DC Specifications (DP*/HDMI*)

Symbol	Parameter	Min.	Typ.	Max.	Units	Notes ¹
V_{IL}	Aux Input Low Voltage	—	—	0.8	V	
V_{IH}	Aux Input High Voltage	2.25	—	3.6	V	
V_{OL}	DDIB_TXC[3:0] Output Low Voltage DDIC_TXC[3:0] Output Low Voltage DDID_TXC[3:0] Output Low Voltage	—	—	$0.25 \cdot V_{CCIO}$	V	1,2
V_{OH}	DDIB_TXC[3:0] Output High Voltage DDIC_TXC[3:0] Output High Voltage DDID_TXC[3:0] Output High Voltage	$0.75 \cdot V_{CCIO}$	—	—	V	1,2
ZTX-DIFF-DC	DC Differential Tx Impedance	80	100	120	Ω	
Notes:						
1. V_{CCIO} depends on segment.						
2. V_{OL} and V_{OH} levels depends on the level chosen by the Platform.						



7.2.2.5 embedded DisplayPort* (eDP*) DC Specification

Table 7-20. embedded DisplayPort* (eDP*) Group DC Specifications

Symbol	Parameter	Min.	Typ.	Max.	Units
V _{OL}	eDP_DISP_UTIL Output Low Voltage	—	—	0.1*V _{CCIO}	V
V _{OH}	eDP_DISP_UTIL Output High Voltage	0.9*V _{CCIO}	—	—	V
R _{UP}	eDP_DISP_UTIL Internal pull-up	100	—	—	Ω
R _{DOWN}	eDP_DISP_UTIL Internal pull-down	100	—	—	Ω
eDP_RCOMP	eDP resistance compensation	24.75	25	25.25	Ω
Z _{TX-DIFF-DC}	DC Differential Tx Impedance	80	100	120	Ω

Notes:
 1. COMP resistance is to VCOMP_OUT.
 2. eDP_RCOMP resistor must be provided on the system board.

7.2.2.6 CMOS DC Specifications

Table 7-21. CMOS Signal Group DC Specifications

Symbol	Parameter	Min.	Max.	Units	Notes ¹
V _{IL}	Input Low Voltage	—	V _{CC} * 0.3	V	2
V _{IH}	Input High Voltage	V _{CC} * 0.7	—	V	2, 4
V _{OL}	Output Low Voltage	—	V _{CC} * 0.1	V	2
V _{OH}	Output High Voltage	V _{CC} * 0.9	—	V	2, 4
R _{ON}	Buffer on Resistance	23	73	Ω	-
I _{LI}	Input Leakage Current	—	±150	μA	3

Notes:
 1. Unless otherwise noted, all specifications in this table apply to all processor frequencies.
 2. The V_{CC} referred to in these specifications refers to instantaneous V_{CCST/IO}.
 3. For VIN between "0" V and V_{CCST}. Measured when the driver is tri-stated.
 4. V_{IH} and V_{OH} may experience excursions above V_{CCST}. However, input signal drivers must comply with the signal quality specifications.

7.2.2.7 GTL and OD DC Specifications

Table 7-22. GTL Signal Group and Open Drain Signal Group DC Specifications (Sheet 1 of 2)

Symbol	Parameter	Min.	Max.	Units	Notes ¹
V _{IL}	Input Low Voltage (TAP, except PROC_TCK, PROC_TRST#)	—	V _{CC} * 0.6	V	2
V _{IH}	Input High Voltage (TAP, except PROC_TCK, PROC_TRST#)	V _{CC} * 0.72	—	V	2, 4
V _{IL}	Input Low Voltage (PROC_TCK,PROC_TRST#)	—	V _{CC} * 0.3	V	2
V _{IH}	Input High Voltage (PROC_TCK,PROC_TRST#)	V _{CC} * 0.3	—	V	2, 4
V _{HYSTERESIS}	Hysteresis Voltage	V _{CC} * 0.2	—	V	-


Table 7-22. GTL Signal Group and Open Drain Signal Group DC Specifications (Sheet 2 of 2)

Symbol	Parameter	Min.	Max.	Units	Notes ¹
R _{ON}	Buffer on Resistance (TDO)	7	17	Ω	-
V _{IL}	Input Low Voltage (other GTL)	—	V _{CC} * 0.6	V	2
V _{IH}	Input High Voltage (other GTL)	V _{CC} * 0.72	—	V	2, 4
R _{ON}	Buffer on Resistance (CFG/BPM)	16	24	Ω	-
R _{ON}	Buffer on Resistance (other GTL)	12	28	Ω	-
I _{LI}	Input Leakage Current	—	±150	μA	3

Notes:

- Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- The V_{CCST} referred to in these specifications refers to instantaneous V_{CCST/10}.
- For V_{IN} between 0 V and V_{CCST}. Measured when the driver is tri-stated.
- V_{IH} and V_{OH} may experience excursions above V_{CCST}. However, input signal drivers must comply with the signal quality specifications.

7.2.2.8 PECl DC Characteristics

The PECl interface operates at a nominal voltage set by V_{CCST}. The set of DC electrical specifications shown in the following table is used with devices normally operating from a V_{CCST} interface supply.

V_{CCST} nominal levels will vary between processor families. All PECl devices will operate at the V_{CCST} level determined by the processor installed in the system.

Table 7-23. PECl DC Electrical Limits

Symbol	Definition and Conditions	Min.	Max.	Units	Notes ¹
R _{up}	Internal pull up resistance	15	45	Ω	3
V _{in}	Input Voltage Range	-0.15	V _{CCST} + 0.15	V	-
V _{hysteresis}	Hysteresis	0.15 * V _{CCST}	—	V	-
V _{IL}	Input Voltage Low- Edge Threshold Voltage	—	0.3 * V _{CCST}	V	-
V _{IH}	Input Voltage High- Edge Threshold Voltage	0.7 * V _{CCST}	—	V	-
C _{bus}	Bus Capacitance per Node	N/A	10	pF	-
C _{pad}	Pad Capacitance	0.7	1.8	pF	-
I _{leak000}	leakage current @ 0V	—	0.6	mA	-
I _{leak025}	leakage current @ 0.25* V _{CCST}	—	0.4	mA	-
I _{leak050}	leakage current @ 0.50* V _{CCST}	—	0.2	mA	-
I _{leak075}	leakage current @ 0.75* V _{CCST}	—	0.13	mA	-
I _{leak100}	leakage current @ V _{CCST}	—	0.10	mA	-


Notes:

- V_{CCST} supplies the PECl interface. PECl behavior does not affect V_{CCST} Min./Max. specifications.
- The leakage specification applies to powered devices on the PECl bus.
- The PECl buffer internal pull-up resistance measured at 0.75* V_{CCST}.

Input Device Hysteresis

The input buffers in both client and host models must use a Schmitt-triggered input design for improved noise immunity. Use the following figure as a guide for input buffer design.

Figure 7-1. Input Device Hysteresis



§ §



8 Package Mechanical Specifications

8.1 Package Mechanical Attributes

The U/Y-Processors use a Flip Chip technology available in a Ball Grid Array (BGA) package. The following table provides an overview of the mechanical attributes of the package. For specific dimensions (die size, die location, and so on), refer to the processor package mechanical drawings (see Related Documents section).

Table 8-1. Package Mechanical Attributes

Package	Parameter	Y-Processor Line	U-Processor Line	
		Dual Core GT2	Dual Core GT3+OPC	Dual Core GT2
Package Technology	Package Type	Flip Chip Ball Grid Array	Flip Chip Ball Grid Array	
	Interconnect	Ball Grid Array (BGA)	Ball Grid Array (BGA)	
	Lead Free	Yes	Yes	
	Halogenated Flame Retardant Free	Yes	Yes	
Package Configuration	Solder Ball Composition	SAC1205	SAC405	
	Ball/Pin Count	1515	1356	
	Grid Array Pattern	Balls Anywhere	Balls Anywhere	
	Land Side Capacitors	No	Yes	
	Die Side Capacitors	No	No	
	Die Configuration	2 Dies Multi-Chip Package (MCP)	3 Dies MCP	2 Dies MCP
Package Dimensions	Nominal Package Size	20x16.5mm	42x24mm	
	Min Ball/Pin pitch	0.4 mm	0.65mm	

8.2 Package Loading Specifications

Table 8-2. Package Loading Specifications

Maximum Static Normal Load	Limit	Minimum PCB Thickness Assumptions	Notes
Y-processor line	44.5 N (10 lbf)	0.7mm	1, 2, 3
U-processor line	67 N (15 lbf)	0.8mm	1, 2, 3
Notes:			
1. The thermal solution attach mechanism must not induce continuous stress to the package. It may only apply a uniform load to the die to maintain a thermal interface.			
2. This specification applies to the uniform compressive load in the direction perpendicular to the dies' top surface. Load should be centered on processor die center.			
3. This specification is based on limited testing for design characterization.			



8.3 Package Storage Specifications

Table 8-3. Package Storage Specifications

Parameter	Description	Min.	Max.	Notes
T _{ABSOLUTE STORAGE}	The non-operating device storage temperature. Damage (latent or otherwise) may occur when subjected to this temperature for any length of time.	-25 °C	125 °C	1, 2, 3
T _{SUSTAINED STORAGE}	The ambient storage temperature limit (in shipping media) for a sustained period of time.	-5 °C	40 °C	4, 5
RH _{SUSTAINED STORAGE}	The maximum device storage relative humidity for a sustained period of time.	60% @ 24 °C		5, 6
TIME _{SUSTAINED STORAGE}	A prolonged or extended period of time: typically associated with customer shelf life.	0 months	6 months	6
<p>Notes:</p> <ol style="list-style-type: none"> Refers to a component device that is not assembled in a board or socket that is not to be electrically connected to a voltage reference or I/O signals. Specified temperatures are based on data collected. Exceptions for surface mount re-flow are specified by applicable JEDEC standards. T_{ABSOLUTE STORAGE} applies to the un-assembled component only and does not apply to the shipping media, moisture barrier bags or desiccant. Intel-branded board products are certified to meet the following temperature and humidity limits that are given as an example only (Non-Operating Temperature Limit: -40 °C to 70 °C, Humidity 50% to 90%, non-condensing with a maximum wet bulb of 28 °C). Post board attach storage temperature limits are not specified for non-Intel branded boards. The JEDEC, J-JSTD-020 moisture level rating and associated handling practices apply to all moisture sensitive devices removed from the moisture barrier bag. Nominal temperature and humidity conditions and durations are given and tested within the constraints imposed by T_{SUSTAINED STORAGE} and customer shelf life in applicable Intel boxes and bags. 				





9 U-Processor Ball Information

The U-Processor is available in the BGA package (BGA1356). [Figure 9-1](#), [Figure 9-2](#), [Figure 9-3](#), and [Figure 9-4](#) provide a top view of the Ball map per quadrant. [Table 9-1](#) provides the Ball list.



Figure 9-1. U-Processor Ball Map (Top View, Upper-Left Quadrant)

	71	70	69	68	67	66	65	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36			
BB	---	VSS	RSVD_TP	RSVD_TP	VSS	VccGT_x	DDR0_DQ[6] / DDR0_DQ[2]	VSS	DDR0_DQ[7] / DDR0_DQ[3]	---	DDR0_DQ[8] / DDR0_DQ[4]	VSS	DDR0_DQ[6] / DDR0_DQ[2]	---	VccGT_x	DDR0_CKE[1]	VSS	DDR0_MA[9] / DDR0_CAA[1] / DDR0_MA[9]	---	DDR0_MA[4]	VDDQ	DDR0_MA[1] / DDR0_CAB[8] / DDR0_MA[1]	---	DDR1_MA[8] / DDR1_CAA[3] / DDR1_MA[8]	VDDQ	DDR1_MA[3]	---	DDR1_BA[0] / DDR1_CAB[4] / DDR1_BA[0]	VSS	DDR1_CS#[0]	VDDQ	---	DDR0_DQ[3] / DDR1_DQ[4]	VSS	DDR0_DQ[3] / DDR1_DQ[7]	---			
BA	VSS	RSVD_TP	---	RSVD_TP	DDR1_VREF_DQ	VSS	DDR0_DQ[2] / DDR0_DQ[6]	DDR0_DOS_P[2] / DDR0_DOS_N[4]	DDR0_DQ[2] / DDR0_DQ[8]	VSS	DDR0_DQ[2] / DDR0_DQ[0]	DDR0_DOS_P[5]	DDR0_DQ[3] / DDR0_DQ[6]	---	VSS	DDR0_CKE[0]	DDR0_MA[1] / DDR0_CAA[5] / DDR0_ACT#	DDR0_MA[1] / DDR0_CAA[7] / DDR0_MA[1]	VSS	DDR0_CAA[2] / DDR0_MA[6]	DDR0_MA[5]	DDR0_CAA[2] / DDR0_MA[5]	DDR0_MA[3]	DDR1_MA[6] / DDR1_CAA[2] / DDR1_MA[6]	DDR1_MA[4]	DDR1_CAB[9] / DDR1_MA[0]	VSS	DDR1_BA[1] / DDR1_CAB[3] / DDR1_BA[1]	DDR1_MA[1] / DDR1_CAB[3] / DDR1_MA[1]	DDR1_CS#[0]	VSS	---	DDR0_DQ[3] / DDR1_DQ[5]	DDR0_DOS_N[4] / DDR1_DOS_N[0]	DDR0_DQ[3] / DDR1_DQ[6]	VSS			
AV	VSS	---	---	DDR0_VREF_DQ	DDR_VREF_CA	VSS	DDR0_DQ[1] / DDR0_DQ[5]	DDR0_DOS_P[2] / DDR0_DOS_P[4]	DDR0_DQ[1] / DDR0_DQ[5]	---	DDR0_DQ[2] / DDR0_DQ[4]	DDR0_DOS_N[5]	DDR0_DQ[3] / DDR0_DQ[7]	---	---	DDR0_CKE[3]	DDR0_BA[2] / DDR0_MA[1] / DDR0_BG[0]	DDR0_MA[1] / DDR0_CAA[4] / DDR0_MA[1]	---	DDR0_MA[8] / DDR0_MA[2] / DDR0_MA[8]	DDR0_MA[0] / DDR0_CAB[5] / DDR0_MA[0]	DDR0_MA[0] / DDR0_CAB[9] / DDR0_MA[0]	---	DDR1_MA[5] / DDR1_MA[2] / DDR1_MA[5]	DDR1_MA[2] / DDR1_MA[2]	DDR1_MA[1] / DDR1_MA[1]	DDR1_CAB[8] / DDR1_MA[1]	DDR1_CAS#[1] / DDR1_MA[1]	DDR1_CS#[1]	---	---	DDR0_DQ[3] / DDR1_DQ[0]	DDR0_DOS_P[4] / DDR1_DOS_P[0]	DDR0_DQ[3] / DDR1_DQ[7]	---				
AW	RSVD_TP	RSVD_TP	RSVD	RSVD	DDR_VTT_C_NTL	---	DDR0_DQ[1] / DDR0_DQ[3]	VSS	DDR0_DQ[1] / DDR0_DQ[4]	VSS	DDR0_DQ[2] / DDR0_DQ[4]	VSS	DDR0_DQ[2] / DDR0_DQ[3]	---	VSS	DDR0_CKE[2]	VSS	DDR0_MA[1] / DDR0_CAA[4] / DDR0_MA[1]	VSS	DDR0_CAA[4] / DDR0_MA[7]	VSS	DDR0_ALER#	VSS	RSVD	VSS	DDR1_MA[1] / DDR1_CAB[0] / DDR1_MA[1]	VSS	DDR1_BA[1] / DDR1_CAB[6] / DDR1_BA[1]	VSS	DDR1_CAS#[1] / DDR1_MA[1]	VSS	---	DDR0_DQ[3] / DDR1_DQ[1]	VSS	DDR0_DQ[3] / DDR1_DQ[3]	VSS			
AV	VSS	VSS	VSS	VSS	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	
AU	DDR0_DQ[0]	DDR0_DQ[4]	DDR0_DQ[5]	DDR0_DQ[1]	---	DDR1_DQ[1] / DDR0_DQ[9]	DDR1_DQ[2] / DDR0_DQ[5]	---	VccGT_x	---	DDR1_DQ[5] / DDR0_DQ[7]	DDR1_DQ[1] / DDR0_DQ[3]	---	VccGT_x	---	RSVD	DDR0_CK[1]	---	DDR0_CK[0]	DDR0_BA[0]	DDR0_CAB[3] / DDR0_BA[0]	---	DDR0_CAS# / DDR0_CAB[4] / DDR0_MA[5]	---	DDR0_CAS# / DDR0_CAB[0] / DDR0_MA[3]	DDR0_CK#[0]	DDR0_CK#[0]	DDR0_CS#[1]	VDDQ	---	DDR1_DQ[3] / DDR1_DQ[6]	---	VSS	DDR1_DQ[3] / DDR1_DQ[9]	---				
AT	VSS	DDR0_DOS_P[1]	DDR0_DOS_N[1]	VSS	---	DDR1_DQ[1] / DDR0_DQ[8]	DDR1_DQ[2] / DDR0_DQ[4]	---	VSS	---	DDR1_DQ[2] / DDR0_DQ[6]	DDR1_DQ[3] / DDR0_DQ[2]	---	VSS	---	DDR0_CK[1]	DDR0_MA[1]	---	DDR0_CK[0]	DDR0_PAR	DDR0_CAB[0] / DDR0_MA[0]	---	DDR0_BA[1] / DDR0_CAB[7] / DDR0_BA[1]	---	DDR0_CAB[6] / DDR0_BA[1]	DDR0_CAB[2] / DDR0_MA[1]	DDR0_ODT[4]	DDR0_ODT[1]	VSS	---	DDR1_DQ[3] / DDR1_DQ[7]	---	DDR1_DOS_N[4] / DDR1_DOS_N[2]	DDR1_DQ[3] / DDR1_DQ[8]	---				
AR	DDR0_DQ[2]	DDR0_DQ[8]	DDR0_DQ[3]	DDR0_DQ[9]	---	DDR1_DOS_N[2] / DDR0_DOS_N[6]	DDR1_DOS_P[2] / DDR0_DOS_P[6]	---	VSS	---	DDR1_DOS_N[3] / DDR0_DOS_N[7]	DDR1_DOS_P[3] / DDR0_DOS_P[7]	---	VSS	---	ZVM#	VSS	---	VSS	VSS	VSS	VSS	---	VSS	---	VSS	VSS	VSS	VSS	VSS	---	DDR1_DQ[3] / DDR1_DQ[0]	DDR1_DOS_P[6] / DDR1_DOS_P[2]	DDR1_DQ[3] / DDR1_DQ[3]	DDR1_DOS_P[9] / DDR1_DOS_P[3]	---			
AP	---	VSS	---	VSS	---	DDR1_DQ[2] / DDR0_DQ[5]	DDR1_DQ[1] / DDR0_DQ[5]	---	VSS	---	DDR1_DQ[2] / DDR0_DQ[6]	DDR1_DQ[2] / DDR0_DQ[8]	---	VSS	---	MSM#	DDR1_CKE[1]	---	DDR1_CKE[3]	DDR1_CAA[5] / DDR1_BG[0]	DDR1_CAA[1] / DDR1_MA[9]	DDR1_CAA[1] / DDR1_MA[9]	---	DDR1_CAA[6] / DDR1_MA[7]	---	DDR1_CK[1] / DDR1_CK[0]	DDR1_CK[0]	DDR1_PAR	VSS	---	DDR1_DQ[3] / DDR1_DQ[2]	---	VSS	DDR1_DQ[3] / DDR1_DQ[2]	---				
AN	DDR0_DQ[7]	DDR0_DQ[6]	DDR0_DQ[3]	DDR0_DQ[2]	---	DDR1_DQ[2] / DDR0_DQ[2]	DDR1_DQ[1] / DDR0_DQ[4]	---	VSS	---	DDR1_DQ[2] / DDR0_DQ[6]	DDR1_DQ[2] / DDR0_DQ[9]	---	VSS	---	DDR1_CKE[0]	DDR1_CKE[2]	---	DDR1_MA[1] / DDR1_CAA[5] / DDR1_BG[1]	DDR1_MA[1] / DDR1_CAA[4] / DDR1_MA[1]	DDR1_CAA[6] / DDR1_MA[2]	DDR1_CAA[6] / DDR1_MA[2]	---	DDR1_MA[1] / DDR1_CAA[7] / DDR1_MA[1]	---	DDR1_CK[1] / DDR1_CK[0]	DDR1_CK[0]	DDR1_ALER#	VSS	---	VSS	VSS	VSS	VSS	---				
AM	VSS	DDR0_DOS_N[0]	DDR0_DOS_P[0]	VSS	---	---	---	---	---	---	VSS	VSS	---	VccGT_x	---	VccGT_x	VSS	---	VccGT_x	VccGT_x	VccGT_x	VccGT_x	---	VccGT_x	---	VSS	VSS	---	VSS	VCCIO	VDDQ_C	---	VCC	VCC	---	VCC	VCC	---	
AL	DDR0_DQ[0]	DDR0_DQ[4]	DDR0_DQ[5]	DDR0_DQ[1]	---	VSS	VSS	VSS	VCCO_OPIO_SENSE	---	VSSG_Tx_SE_NSE	VccGT_x	---	VSS	---	VccGT_x	VSS	---	VccGT_x	VSS	VSS	VSS	---	VSS	---	VccGT_x	VSS	---	VccGT_x	VCCIO	VCC	---	VSS	VCC	---	VSS	VCC	---	
AK	---	VccGT_x	VSS	VSS	---	DDR1_DQ[6] / DDR0_DQ[2]	DDR1_DQ[7] / DDR0_DQ[3]	DDR1_DQ[3] / DDR0_DQ[8]	VSS	---	VccGT_x	---	VccGT_x	---	VccGT_x	---	VccGT_x	VccGT_x	---	VccGT_x	VccGT_x	VccGT_x	VccGT_x	---	VccGT_x	---	VccGT_x	VccGT_x	---	VccGT_x	VccGT_x	VCC	---	VCC	---	VCC	VCC	---	
AJ	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	
AH	DDR1_DQ[1] / DDR0_DQ[2]	DDR1_DQ[1] / DDR0_DQ[3]	DDR1_DQ[1] / DDR0_DQ[1]	DDR1_DQ[1] / DDR0_DQ[2]	VSS	DDR1_DOS_N[0] / DDR0_DOS_N[2]	DDR1_DOS_P[0] / DDR0_DOS_P[2]	VSS	VSS	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---
AG	VSS	DDR1_DOS_P[1] / DDR0_DOS_P[3]	DDR1_DOS_N[1] / DDR0_DOS_N[3]	---	---	---	---	---	---	---	VCCO_OPIO	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	
AF	DDR1_DQ[1] / DDR0_DQ[2]	DDR1_DQ[1] / DDR0_DQ[2]	DDR1_DQ[1] / DDR0_DQ[2]	DDR1_DQ[1] / DDR0_DQ[2]	DDR1_DQ[5]	DDR1_DQ[1] / DDR0_DQ[1]	DDR1_DQ[0] / DDR0_DQ[6]	VSS	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---
AE	---	N/A	VSS	VSS	VSS	VSS	VSS	VSS	VSS	---	VSSO_OPIO_SENSE	VCCO_OPIO	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	
AD	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	
AC	VCCG_T	VCCG_T	VCCG_T	VCCG_T	VCCG_T	VCCG_T	VCCG_T	VCCG_T	VCCG_T	---	VCCO_PC_SE_NSE	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	
AB	---	---	---	---	---	---	---	---	---	---	VCCO_PC	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	



Figure 9-3. U-Processor Ball Map (Top View, Lower-Left Quadrant)

	71	70	69	68	67	66	65	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36			
AA	VCC GT	VCC GT	VCC GT	VSS	VCC GT	VCC GT	VSS	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	
Y	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT
W	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT
V	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT
U	VCC GT	VSS	VSS	VCC GT	VSS	VSS	VCC GT	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	
T	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	
R	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	
P	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	
N	VCC GT	VCC GT	VCC GT	VSS	VCC GT	VCC GT	VSS	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	
M	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	
L	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	VCC GT	
K	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS		
J	RSV D	VCC GT	VSS	RSV D	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS		
H	VSS	CFG[12]	CFG[14]	VSS	OPC ER COMP	OPC RC COMP	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS			
G	CFG[13]	CFG[15]	CFG[9]	CFG[11]	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS			
F	CFG[8]	CFG[10]	VSS	CFG[19]	VSS	VSS	CFG[17]	VSS	RSV D	RSV D	DDI1 TX N[1]	DDI1 TX N[3]	DDI1 TX N[0]	DDI1 TX N[2]	RSV D	DDI1 TX N[2]	RSV D	DDI1 TX N[2]	RSV D	DDI1 TX N[2]	RSV D	DDI1 TX N[2]	DDI2 TX N[1]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]			
E	VSS	CFG[4]	VSS	CFG[18]	VSS	VSS	CFG[16]	VSS	RSV D	CFG RC COMP	DDI1 TX N[1]	VSS	DDI1 TX N[0]	VSS	eDP RCOMP	VSS	DDI2 TX N[1]	DDI2 TX N[3]	DDI2 TX N[0]	VSS	DDI2 TX N[1]	DDI2 TX N[3]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]	DDI2 TX N[0]		
D	RSV D	VSS	CFG[6]	CFG[3]	VSS	CFG[2]	VIDS OUT	CATERR#	VSS	PROCPREQ#	PROCTDI	PCHJTAGTDI	VSS	VSS	PROCPRDY#	BPM#[1]	RSV D	VSS	DDI2 TX N[1]	DDI2 TX N[3]	DDI2 TX N[0]	VSS	VSS	EDP TX N[1]	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS			
C	RSV D	RSV D	VSS	CFG[5]	CFG[7]	VSS	PROCHOT#	PROCS ELEC T#	THE RMT RIP#	VSS	PCHTRST#	PROCTMS	VSS	VSS	BPM#[3]	BPM#[0]	RSV D	VSS	DDI2 TX N[1]	DDI2 TX N[3]	DDI2 TX N[0]	VSS	VSS	EDP TX N[0]	EDP TX N[0]	EDP TX N[1]	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS			
B	VSS	RSV D	RSV D	VSS	CFG[1]	VSS	VCCSTWRGD	VSS	VIDALERT#	VSS	PROCTCK	PROCTRST#	VSS	VSS	PCHJTAGTCK	BPM#[2]	VSS	VSS	EDP TX N[1]	EDP TX N[3]	EDP TX N[0]	VSS	VSS	EDP TX N[3]	VSS	EDP TX N[2]	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS			
A	VSS	RSV D	PROCPWRGD	VSS	VCC GT	VSS	SKT OCC#	VSS	VIDS CK	VCC GT	PROCTDO	VSS	JTAG X	VCC GT	PCHJTAGTDO	PECI	VCC GT	RSV D	DDI2 TX N[2]	VSS	VSS	EDP TX N[3]	VSS	EDP TX N[2]	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS			



Table 9-1. U-Processor Ball List (Sheet 1 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AY22	HDA_BLK / I2S0_SCLK						8153.908	10013.696
BA4	RSVD						18365.724	10689.336
BB4	RSVD						18551.398	11314.176
AW22	HDA_RST# / I2S1_SCLK						8153.908	9363.456
BA21	HDA_SDI0/ I2S0_RXD						8723.884	10338.816
AY21	HDA_SDI1 / I2S1_RXD						8723.884	9688.576
BB22	HDA_SDO / I2S0_TXD						8153.908	11314.176
BA22	HDA_SYNC / I2S0_SFRM						8153.908	10663.936
D63	CATERR#						-15423.134	-9363.456
F43	CLKOUT_ITPXD_P_N						-4291.584	-7941.056
E43	CLKOUT_ITPXD_P_P						-4291.584	-8591.296
D42	CLKOUT_PCIE_N0						-4159.758	-9363.456
B42	CLKOUT_PCIE_N1						-4159.758	-10663.936
D41	CLKOUT_PCIE_N2						-3596.386	-9688.576
D40	CLKOUT_PCIE_N3						-3033.014	-9363.456
B40	CLKOUT_PCIE_N4						-3033.014	-10663.936
E40	CLKOUT_PCIE_N5						-2462.784	-8591.296
C42	CLKOUT_PCIE_P0						-4159.758	-10013.696
A42	CLKOUT_PCIE_P1						-4159.758	-11314.176
C41	CLKOUT_PCIE_P2						-3596.386	-10338.816
C40	CLKOUT_PCIE_P3						-3033.014	-10013.696
A40	CLKOUT_PCIE_P4						-3033.014	-11314.176
E38	CLKOUT_PCIE_P5						-1548.384	-8591.296
A69	RSVD						-19201.892	-11314.176
B69	RSVD						-19035.014	-10684.51
H65	OPC_RCOMP						-16331.184	-6704.076
BA70	RSVD_TP						-19684.746	10685.018
BA68	RSVD_TP						-19034.506	10685.018
B61	PROC_TCK						-14071.854	-10663.936
D60	PROC_TDI						-13508.482	-9688.576
A61	PROC_TDO						-14071.854	-11314.176
C60	PROC_TMS						-13508.482	-10338.816
B59	PROC_TRST#						-12945.11	-10663.936
BB2	RSVD						19851.878	11314.176
BA3	RSVD						19034.76	10684.51
AT16	PROC_POPIRCOMP						11253.216	7547.356
A68	PROCPWRGD						-18551.652	-11314.176
C37	CSI2_CLKN0						-1118.362	-10338.816



Table 9-1. U-Processor Ball List (Sheet 2 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
C32	CSI2_CLKN1						1359.662	-10338.816
C29	CSI2_CLKN2						3274.314	-10013.696
B26	CSI2_CLKN3						5076.698	-10338.816
D37	CSI2_CLKP0						-1118.362	-9688.576
D32	CSI2_CLKP1						1359.662	-9688.576
D29	CSI2_CLKP2						3274.314	-9363.456
A26	CSI2_CLKP3						5076.698	-10989.056
E13	CSI2_COMP						13082.016	-8591.296
A36	CSI2_DN0						-554.99	-11314.176
C38	CSI2_DN1						-1681.734	-10013.696
A27	CSI2_DN10						4401.058	-11314.176
C27	CSI2_DN11						4401.058	-10013.696
C36	CSI2_DN2						-554.99	-10013.696
A38	CSI2_DN3						-1681.734	-11314.176
C31	CSI2_DN4						1923.034	-10013.696
C33	CSI2_DN5						796.29	-10013.696
A31	CSI2_DN6						1923.034	-11314.176
A33	CSI2_DN7						796.29	-11314.176
A29	CSI2_DN8						3274.314	-11314.176
C28	CSI2_DN9						3837.686	-10338.816
B36	CSI2_DP0						-554.99	-10663.936
D38	CSI2_DP1						-1681.734	-9363.456
B27	CSI2_DP10						4401.058	-10663.936
D27	CSI2_DP11						4401.058	-9363.456
D36	CSI2_DP2						-554.99	-9363.456
B38	CSI2_DP3						-1681.734	-10663.936
D31	CSI2_DP4						1923.034	-9363.456
D33	CSI2_DP5						796.29	-9363.456
B31	CSI2_DP6						1923.034	-10663.936
B33	CSI2_DP7						796.29	-10663.936
B29	CSI2_DP8						3274.314	-10663.936
D28	CSI2_DP9						3837.686	-9688.576
G50	DDI1_AUXN						-7949.184	-7290.816
F50	DDI1_AUXP						-7949.184	-7941.056
E55	DDI1_TXN[0]						-10692.384	-8591.296
E58	DDI1_TXN[1]						-12521.184	-8591.296
F53	DDI1_TXN[2]						-9777.984	-7941.056
F56	DDI1_TXN[3]						-11606.784	-7941.056



Table 9-1. U-Processor Ball List (Sheet 3 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
F55	DDI1_TXP[0]						-10692.384	-7941.056
F58	DDI1_TXP[1]						-12521.184	-7941.056
G53	DDI1_TXP[2]						-9777.984	-7290.816
G56	DDI1_TXP[3]						-11606.784	-7290.816
E48	DDI2_AUXN						-7034.784	-8591.296
F48	DDI2_AUXP						-7034.784	-7941.056
C50	DDI2_TXN[0]						-7989.062	-10013.696
C52	DDI2_TXN[1]						-9115.806	-10013.696
A50	DDI2_TXN[2]						-7989.062	-11314.176
D51	DDI2_TXN[3]						-8552.434	-9688.576
D50	DDI2_TXP[0]						-7989.062	-9363.456
D52	DDI2_TXP[1]						-9115.806	-9363.456
B50	DDI2_TXP[2]						-7989.062	-10663.936
C51	DDI2_TXP[3]						-8552.434	-10338.816
G46	RSVD						-6120.384	-7290.816
F46	RSVD						-6120.384	-7941.056
AR18	DDR_RCOMP[0]						10338.816	6897.116
AT18	DDR_RCOMP[1]						10338.816	7547.356
AU18	DDR_RCOMP[2]						10338.816	8197.596
BB68	RSVD_TP						-18551.652	11314.176
BB69	RSVD_TP						-19201.892	11314.176
AY67	DDR_VREF_CA						-17901.412	10013.696
AY68	DDR0_VREF_DQ						-18535.396	10267.188
BA67	DDR1_VREF_DQ						-17901.412	10663.936
AW67	DDR_VTT_CNTL						-18017.744	9370.568
AW50	DDR0_ALERT#						-7983.982	9363.456
AU52	DDR0_BA[0] / DDR0_CAB[4]/ DDR0_BA[0]	DDR0_BA[0]	DDR0_CAB[4]	DDR0_BA[0]			-8863.584	8197.596
AT48	DDR0_BA[1] / DDR0_CAB[6]/ DDR0_BA[1]	DDR0_BA[1]	DDR0_CAB[6]	DDR0_BA[1]			-7034.784	7547.356
AY55	DDR0_BA[2] / DDR0_CAA[5]/ DDR0_BG[0]	DDR0_BA[2]	DDR0_CAA[5]	DDR0_BG[0]			-11038.332	9688.576
AU48	DDR0_CAS# / DDR0_CAB[1]/ DDR0_MA[15]	DDR0_CAS#	DDR0_CAB[1]	DDR0_MA[15]			-7034.784	8197.596
BA56	DDR0_CKE[0]						-11602.212	10663.936
BB56	DDR0_CKE[1]						-11602.212	11314.176
AW56	DDR0_CKE[2]						-11602.212	9363.456
AY56	DDR0_CKE[3]						-11602.212	10013.696



Table 9-1. U-Processor Ball List (Sheet 4 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AU53	DDR0_CKN[0]						-9777.984	8197.596
AU55	DDR0_CKN[1]						-10692.384	8197.596
AT53	DDR0_CKP[0]						-9777.984	7547.356
AT55	DDR0_CKP[1]						-10692.384	7547.356
AU45	DDR0_CS#[0]						-5205.984	8197.596
AU43	DDR0_CS#[1]						-4291.584	8197.596
AY50	DDR0_MA[0] / DDR0_CAB[9] / DDR0_MA[0]	DDR0_MA[0]	DDR0_CAB[9]	DDR0_MA[0]			-7921.752	10013.696
BB50	DDR0_MA[1] / DDR0_CAB[8] / DDR0_MA[1]	DDR0_MA[1]	DDR0_CAB[8]	DDR0_MA[1]			-7921.752	11314.176
AT50	DDR0_MA[10] / DDR0_CAB[7] / DDR0_MA[10]	DDR0_MA[10]	DDR0_CAB[7]	DDR0_MA[10]			-7949.184	7547.356
BA54	DDR0_MA[11] / DDR0_CAA[7] / DDR0_MA[11]	DDR0_MA[11]	DDR0_CAA[7]	DDR0_MA[11]			-10276.332	10663.936
AW54	DDR0_MA[12] / DDR0_CAA[6] / DDR0_MA[12]	DDR0_MA[12]	DDR0_CAA[6]	DDR0_MA[12]			-10375.392	9363.456
AU46	DDR0_MA[13] / DDR0_CAB[0] / DDR0_MA[13]	DDR0_MA[13]	DDR0_CAB[0]	DDR0_MA[13]			-6120.384	8197.596
AY54	DDR0_MA[14] / DDR0_CAA[9] / DDR0_BG[1]	DDR0_MA[14]	DDR0_CAA[9]	DDR0_BG[1]			-10375.392	10013.696
BA55	DDR0_MA[15] / DDR0_CAA[8] / DDR0_ACT#	DDR0_MA[15]	DDR0_CAA[8]	DDR0_ACT#			-10939.272	10338.816
AY51	DDR0_MA[2] / DDR0_CAB[5] / DDR0_MA[2]	DDR0_MA[2]	DDR0_CAB[5]	DDR0_MA[2]			-8547.862	9688.576
BA50	DDR0_MA[3]						-7921.752	10663.936
BB52	DDR0_MA[4]						-9247.632	11314.176
BA51	DDR0_MA[5] / DDR0_CAA[0] / DDR0_MA[5]	DDR0_MA[5]	DDR0_CAA[0]	DDR0_MA[5]			-8584.692	10338.816
BA52	DDR0_MA[6] / DDR0_CAA[2] / DDR0_MA[6]	DDR0_MA[6]	DDR0_CAA[2]	DDR0_MA[6]			-9247.632	10663.936
AW52	DDR0_MA[7] / DDR0_CAA[4] / DDR0_MA[7]	DDR0_MA[7]	DDR0_CAA[4]	DDR0_MA[7]			-9148.572	9363.456
AY52	DDR0_MA[8] / DDR0_CAA[3] / DDR0_MA[8]	DDR0_MA[8]	DDR0_CAA[3]	DDR0_MA[8]			-9148.572	10013.696
BB54	DDR0_MA[9] / DDR0_CAA[1] / DDR0_MA[9]	DDR0_MA[9]	DDR0_CAA[1]	DDR0_MA[9]			-10276.332	11314.176
AT45	DDR0_ODT[0]						-5205.984	7547.356
AT43	DDR0_ODT[1]						-4291.584	7547.356



Table 9-1. U-Processor Ball List (Sheet 5 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AT52	DDR0_PAR						-8863.584	7547.356
AU50	DDR0_RAS# / DDR0_CAB[3]/ DDR0_MA[16]	DDR0_RAS#	DDR0_CAB[3]	DDR0_MA[16]			-7949.184	8197.596
AT46	DDR0_WE#/ DDR0_CAB[2]/ DDR0_MA[14]	DDR0_WE#	DDR0_CAB[2]	DDR0_MA[14]			-6120.384	7547.356
AN43	DDR1_ALERT#						-4291.584	5596.636
BB44	DDR1_BA[0] / DDR1_CAB[4]/ DDR1_BA[0]	DDR1_BA[0]	DDR1_CAB[4]	DDR1_BA[0]			-4434.332	11314.176
BA44	DDR1_BA[1] / DDR1_CAB[6]/ DDR1_BA[1]	DDR1_BA[1]	DDR1_CAB[6]	DDR1_BA[1]			-4434.332	10663.936
AP52	DDR1_BA[2] / DDR1_CAA[5]/ DDR1_BG[0]	DDR1_BA[2]	DDR1_CAA[5]	DDR1_BG[0]			-8863.584	6246.876
AY43	DDR1_CAS#/ DDR1_CAB[1]/ DDR1_MA[15]	DDR1_CAS#	DDR1_CAB[1]	DDR1_MA[15]			-3672.332	9688.576
AN56	DDR1_CKE[0]						-11606.784	5596.636
AP55	DDR1_CKE[1]						-10692.384	6246.876
AN55	DDR1_CKE[2]						-10692.384	5596.636
AP53	DDR1_CKE[3]						-9777.984	6246.876
AN45	DDR1_CKN[0]						-5205.984	5596.636
AN46	DDR1_CKN[1]						-6120.384	5596.636
AP45	DDR1_CKP[0]						-5205.984	6246.876
AP46	DDR1_CKP[1]						-6120.384	6246.876
BB42	DDR1_CS#[0]						-3108.452	11314.176
AY42	DDR1_CS#[1]						-3108.452	10013.696
BA46	DDR1_MA[0] / DDR1_CAB[9]/ DDR1_MA[0]	DDR1_MA[0]	DDR1_CAB[9]	DDR1_MA[0]			-5463.032	10663.936
AY46	DDR1_MA[1] / DDR1_CAB[8]/ DDR1_MA[1]	DDR1_MA[1]	DDR1_CAB[8]	DDR1_MA[1]			-5562.092	10013.696
AW46	DDR1_MA[10] / DDR1_CAB[7]/ DDR1_MA[10]	DDR1_MA[10]	DDR1_CAB[7]	DDR1_MA[10]			-5562.092	9363.456
AN48	DDR1_MA[11] / DDR1_CAA[7] / DDR1_MA[11]	DDR1_MA[11]	DDR1_CAA[7]	DDR1_MA[11]			-7034.784	5596.636
AN50	DDR1_MA[12] / DDR1_CAA[6] / DDR1_MA[12]	DDR1_MA[12]	DDR1_CAA[6]	DDR1_MA[12]			-7949.184	5596.636
BA43	DDR1_MA[13] / DDR1_CAB[0] / DDR1_MA[13]	DDR1_MA[13]	DDR1_CAB[0]	DDR1_MA[13]			-3771.392	10338.816
AN52	DDR1_MA[14] / DDR1_CAA[9]/ DDR1_BG[1]	DDR1_MA[14]	DDR1_CAA[9]	DDR1_BG[1]			-8863.584	5596.636



Table 9-1. U-Processor Ball List (Sheet 6 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AN53	DDR1_MA[15] / DDR1_CAA[8] / DDR1_ACT#	DDR1_MA[15]	DDR1_CAA[8]	DDR1_ACT#			-9777.984	5596.636
AY47	DDR1_MA[2] / DDR1_CAB[5] / DDR1_MA[2]	DDR1_MA[2]	DDR1_CAB[5]	DDR1_MA[2]			-6162.802	9688.576
BB46	DDR1_MA[3]						-5463.032	11314.176
BA47	DDR1_MA[4]						-6125.972	10338.816
AY48	DDR1_MA[5] / DDR1_CAA[0] / DDR1_MA[5]	DDR1_MA[5]	DDR1_CAA[0]	DDR1_MA[5]			-6788.912	10013.696
BA48	DDR1_MA[6] / DDR1_CAA[2] / DDR1_MA[6]	DDR1_MA[6]	DDR1_CAA[2]	DDR1_MA[6]			-6788.912	10663.936
AP48	DDR1_MA[7] / DDR1_CAA[4] / DDR1_MA[7]	DDR1_MA[7]	DDR1_CAA[4]	DDR1_MA[7]			-7034.784	6246.876
BB48	DDR1_MA[8] / DDR1_CAA[3] / DDR1_MA[8]	DDR1_MA[8]	DDR1_CAA[3]	DDR1_MA[8]			-6788.912	11314.176
AP50	DDR1_MA[9] / DDR1_CAA[1] / DDR1_MA[9]	DDR1_MA[9]	DDR1_CAA[1]	DDR1_MA[9]			-7949.184	6246.876
BA42	DDR1_ODT[0]						-3108.452	10663.936
AW42	DDR1_ODT[1]						-3108.452	9363.456
AP43	DDR1_PAR						-4291.584	6246.876
AW44	DDR1_RAS# / DDR1_CAB[3] / DDR1_MA[16]	DDR1_RAS#	DDR1_CAB[3]	DDR1_MA[16]			-4335.272	9363.456
AY44	DDR1_WE# / DDR1_CAB[2] / DDR1_MA[14]	DDR1_WE#	DDR1_CAB[2]	DDR1_MA[14]			-4335.272	10013.696
AL71	DDR0_DQ[0]						-20314.412	4491.736
AL68	DDR0_DQ[1]						-18363.692	4491.736
AN68	DDR0_DQ[2]						-18363.692	5718.556
AN69	DDR0_DQ[3]						-19013.932	5718.556
AL70	DDR0_DQ[4]						-19664.172	4491.736
AL69	DDR0_DQ[5]						-19013.932	4491.736
AN70	DDR0_DQ[6]						-19664.172	5817.616
AN71	DDR0_DQ[7]						-20314.412	5817.616
AR70	DDR0_DQ[8]						-19664.172	6846.316
AR68	DDR0_DQ[9]						-18363.692	6945.376
AU71	DDR0_DQ[10]						-20314.412	8172.196
AU68	DDR0_DQ[11]						-18363.692	8146.796
AR71	DDR0_DQ[12]						-20314.412	6846.316
AR69	DDR0_DQ[13]						-19013.932	6945.376
AU70	DDR0_DQ[14]						-19664.172	8172.196



Table 9-1. U-Processor Ball List (Sheet 7 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AU69	DDR0_DQ[15]						-19013.932	8172.196
BB65	DDR0_DQ[16] / DDR0_DQ[32]				DDR0_DQ[16]	DDR0_DQ[32]	-16557.752	11314.176
AW65	DDR0_DQ[17] / DDR0_DQ[33]				DDR0_DQ[17]	DDR0_DQ[33]	-16557.752	9363.456
AW63	DDR0_DQ[18] / DDR0_DQ[34]				DDR0_DQ[18]	DDR0_DQ[34]	-15330.932	9363.456
AY63	DDR0_DQ[19] / DDR0_DQ[35]				DDR0_DQ[19]	DDR0_DQ[35]	-15330.932	10013.696
BA65	DDR0_DQ[20] / DDR0_DQ[36]				DDR0_DQ[20]	DDR0_DQ[36]	-16557.752	10663.936
AY65	DDR0_DQ[21] / DDR0_DQ[37]				DDR0_DQ[21]	DDR0_DQ[37]	-16557.752	10013.696
BA63	DDR0_DQ[22] / DDR0_DQ[38]				DDR0_DQ[22]	DDR0_DQ[38]	-15231.872	10663.936
BB63	DDR0_DQ[23] / DDR0_DQ[39]				DDR0_DQ[23]	DDR0_DQ[39]	-15231.872	11314.176
BA61	DDR0_DQ[24] / DDR0_DQ[40]				DDR0_DQ[24]	DDR0_DQ[40]	-14203.172	10663.936
AW61	DDR0_DQ[25] / DDR0_DQ[41]				DDR0_DQ[25]	DDR0_DQ[41]	-14104.112	9363.456
BB59	DDR0_DQ[26] / DDR0_DQ[42]				DDR0_DQ[26]	DDR0_DQ[42]	-12877.292	11314.176
AW59	DDR0_DQ[27] / DDR0_DQ[43]				DDR0_DQ[27]	DDR0_DQ[43]	-12877.292	9363.456
BB61	DDR0_DQ[28] / DDR0_DQ[44]				DDR0_DQ[28]	DDR0_DQ[44]	-14203.172	11314.176
AY61	DDR0_DQ[29] / DDR0_DQ[45]				DDR0_DQ[29]	DDR0_DQ[45]	-14104.112	10013.696
BA59	DDR0_DQ[30] / DDR0_DQ[46]				DDR0_DQ[30]	DDR0_DQ[46]	-12877.292	10663.936
AY59	DDR0_DQ[31] / DDR0_DQ[47]				DDR0_DQ[31]	DDR0_DQ[47]	-12877.292	10013.696
AY39	DDR0_DQ[32] / DDR1_DQ[0]				DDR0_DQ[32]	DDR1_DQ[0]	-1833.372	10013.696
AW39	DDR0_DQ[33] / DDR1_DQ[1]				DDR0_DQ[33]	DDR1_DQ[1]	-1833.372	9363.456
AY37	DDR0_DQ[34] / DDR1_DQ[2]				DDR0_DQ[34]	DDR1_DQ[2]	-606.552	10013.696
AW37	DDR0_DQ[35] / DDR1_DQ[3]				DDR0_DQ[35]	DDR1_DQ[3]	-606.552	9363.456
BB39	DDR0_DQ[36] / DDR1_DQ[4]				DDR0_DQ[36]	DDR1_DQ[4]	-1833.372	11314.176
BA39	DDR0_DQ[37] / DDR1_DQ[5]				DDR0_DQ[37]	DDR1_DQ[5]	-1833.372	10663.936
BA37	DDR0_DQ[38] / DDR1_DQ[6]				DDR0_DQ[38]	DDR1_DQ[6]	-507.492	10663.936
BB37	DDR0_DQ[39] / DDR1_DQ[7]				DDR0_DQ[39]	DDR1_DQ[7]	-507.492	11314.176
AY35	DDR0_DQ[40] / DDR1_DQ[8]				DDR0_DQ[40]	DDR1_DQ[8]	620.268	10013.696



Table 9-1. U-Processor Ball List (Sheet 8 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AW35	DDR0_DQ[41] / DDR1_DQ[9]				DDR0_DQ[41]	DDR1_DQ[9]	620.268	9363.456
AY33	DDR0_DQ[42] / DDR1_DQ[10]				DDR0_DQ[42]	DDR1_DQ[10]	1847.088	10013.696
AW33	DDR0_DQ[43] / DDR1_DQ[11]				DDR0_DQ[43]	DDR1_DQ[11]	1847.088	9363.456
BB35	DDR0_DQ[44] / DDR1_DQ[12]				DDR0_DQ[44]	DDR1_DQ[12]	521.208	11314.176
BA35	DDR0_DQ[45] / DDR1_DQ[13]				DDR0_DQ[45]	DDR1_DQ[13]	521.208	10663.936
BA33	DDR0_DQ[46] / DDR1_DQ[14]				DDR0_DQ[46]	DDR1_DQ[14]	1847.088	10663.936
BB33	DDR0_DQ[47] / DDR1_DQ[15]				DDR0_DQ[47]	DDR1_DQ[15]	1847.088	11314.176
AY31	DDR0_DQ[48] / DDR1_DQ[32]				DDR0_DQ[48]	DDR1_DQ[32]	3147.568	10013.696
AW31	DDR0_DQ[49] / DDR1_DQ[33]				DDR0_DQ[49]	DDR1_DQ[33]	3147.568	9363.456
AY29	DDR0_DQ[50] / DDR1_DQ[34]				DDR0_DQ[50]	DDR1_DQ[34]	4374.388	10013.696
AW29	DDR0_DQ[51] / DDR1_DQ[35]				DDR0_DQ[51]	DDR1_DQ[35]	4374.388	9363.456
BB31	DDR0_DQ[52] / DDR1_DQ[36]				DDR0_DQ[52]	DDR1_DQ[36]	3147.568	11314.176
BA31	DDR0_DQ[53] / DDR1_DQ[37]				DDR0_DQ[53]	DDR1_DQ[37]	3147.568	10663.936
BA29	DDR0_DQ[54] / DDR1_DQ[38]				DDR0_DQ[54]	DDR1_DQ[38]	4473.448	10663.936
BB29	DDR0_DQ[55] / DDR1_DQ[39]				DDR0_DQ[55]	DDR1_DQ[39]	4473.448	11314.176
AY27	DDR0_DQ[56] / DDR1_DQ[40]				DDR0_DQ[56]	DDR1_DQ[40]	5601.208	10013.696
AW27	DDR0_DQ[57] / DDR1_DQ[41]				DDR0_DQ[57]	DDR1_DQ[41]	5601.208	9363.456
AY25	DDR0_DQ[58] / DDR1_DQ[42]				DDR0_DQ[58]	DDR1_DQ[42]	6828.028	10013.696
AW25	DDR0_DQ[59] / DDR1_DQ[43]				DDR0_DQ[59]	DDR1_DQ[43]	6828.028	9363.456
BB27	DDR0_DQ[60] / DDR1_DQ[44]				DDR0_DQ[60]	DDR1_DQ[44]	5502.148	11314.176
BA27	DDR0_DQ[61] / DDR1_DQ[45]				DDR0_DQ[61]	DDR1_DQ[45]	5502.148	10663.936
BA25	DDR0_DQ[62] / DDR1_DQ[46]				DDR0_DQ[62]	DDR1_DQ[46]	6828.028	10663.936
BB25	DDR0_DQ[63] / DDR1_DQ[47]				DDR0_DQ[63]	DDR1_DQ[47]	6828.028	11314.176
AF65	DDR1_DQ[0] / DDR0_DQ[16]				DDR1_DQ[0]	DDR0_DQ[16]	-16412.972	2147.57
AF64	DDR1_DQ[1] / DDR0_DQ[17]				DDR1_DQ[1]	DDR0_DQ[17]	-15762.732	2147.57
AK65	DDR1_DQ[2] / DDR0_DQ[18]				DDR1_DQ[2]	DDR0_DQ[18]	-16412.972	3976.37



Table 9-1. U-Processor Ball List (Sheet 9 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AK64	DDR1_DQ[3] / DDR0_DQ[19]				DDR1_DQ[3]	DDR0_DQ[19]	-15762.732	3976.37
AF66	DDR1_DQ[4] / DDR0_DQ[20]				DDR1_DQ[4]	DDR0_DQ[20]	-17063.212	2147.57
AF67	DDR1_DQ[5] / DDR0_DQ[21]				DDR1_DQ[5]	DDR0_DQ[21]	-17713.452	2147.57
AK67	DDR1_DQ[6] / DDR0_DQ[22]				DDR1_DQ[6]	DDR0_DQ[22]	-17713.452	3976.37
AK66	DDR1_DQ[7] / DDR0_DQ[23]				DDR1_DQ[7]	DDR0_DQ[23]	-17063.212	3976.37
AF70	DDR1_DQ[8] / DDR0_DQ[24]				DDR1_DQ[8]	DDR0_DQ[24]	-19664.172	1839.976
AF68	DDR1_DQ[9] / DDR0_DQ[25]				DDR1_DQ[9]	DDR0_DQ[25]	-18363.692	1939.036
AH71	DDR1_DQ[10] / DDR0_DQ[26]				DDR1_DQ[10]	DDR0_DQ[26]	-20314.412	3165.856
AH68	DDR1_DQ[11] / DDR0_DQ[27]				DDR1_DQ[11]	DDR0_DQ[27]	-18363.692	3165.856
AF71	DDR1_DQ[12] / DDR0_DQ[28]				DDR1_DQ[12]	DDR0_DQ[28]	-20314.412	1839.976
AF69	DDR1_DQ[13] / DDR0_DQ[29]				DDR1_DQ[13]	DDR0_DQ[29]	-19013.932	1939.036
AH70	DDR1_DQ[14] / DDR0_DQ[30]				DDR1_DQ[14]	DDR0_DQ[30]	-19664.172	3165.856
AH69	DDR1_DQ[15] / DDR0_DQ[31]				DDR1_DQ[15]	DDR0_DQ[31]	-19013.932	3165.856
AT66	DDR1_DQ[16] / DDR0_DQ[48]				DDR1_DQ[16]	DDR0_DQ[48]	-17093.184	7547.356
AU66	DDR1_DQ[17] / DDR0_DQ[49]				DDR1_DQ[17]	DDR0_DQ[49]	-17093.184	8197.596
AP65	DDR1_DQ[18] / DDR0_DQ[50]				DDR1_DQ[18]	DDR0_DQ[50]	-16178.784	6246.876
AN65	DDR1_DQ[19] / DDR0_DQ[51]				DDR1_DQ[19]	DDR0_DQ[51]	-16178.784	5596.636
AN66	DDR1_DQ[20] / DDR0_DQ[52]				DDR1_DQ[20]	DDR0_DQ[52]	-17093.184	5596.636
AP66	DDR1_DQ[21] / DDR0_DQ[53]				DDR1_DQ[21]	DDR0_DQ[53]	-17093.184	6246.876
AT65	DDR1_DQ[22] / DDR0_DQ[54]				DDR1_DQ[22]	DDR0_DQ[54]	-16178.784	7547.356
AU65	DDR1_DQ[23] / DDR0_DQ[55]				DDR1_DQ[23]	DDR0_DQ[55]	-16178.784	8197.596
AT61	DDR1_DQ[24] / DDR0_DQ[56]				DDR1_DQ[24]	DDR0_DQ[56]	-14349.984	7547.356
AU61	DDR1_DQ[25] / DDR0_DQ[57]				DDR1_DQ[25]	DDR0_DQ[57]	-14349.984	8197.596
AP60	DDR1_DQ[26] / DDR0_DQ[58]				DDR1_DQ[26]	DDR0_DQ[58]	-13435.584	6246.876
AN60	DDR1_DQ[27] / DDR0_DQ[59]				DDR1_DQ[27]	DDR0_DQ[59]	-13435.584	5596.636
AN61	DDR1_DQ[28] / DDR0_DQ[60]				DDR1_DQ[28]	DDR0_DQ[60]	-14349.984	5596.636



Table 9-1. U-Processor Ball List (Sheet 10 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AP61	DDR1_DQ[29] / DDR0_DQ[61]				DDR1_DQ[29]	DDR0_DQ[61]	-14349.984	6246.876
AT60	DDR1_DQ[30] / DDR0_DQ[62]				DDR1_DQ[30]	DDR0_DQ[62]	-13435.584	7547.356
AU60	DDR1_DQ[31] / DDR0_DQ[63]				DDR1_DQ[31]	DDR0_DQ[63]	-13435.584	8197.596
AU40	DDR1_DQ[32] / DDR1_DQ[16]				DDR1_DQ[32]	DDR1_DQ[16]	-2462.784	8197.596
AT40	DDR1_DQ[33] / DDR1_DQ[17]				DDR1_DQ[33]	DDR1_DQ[17]	-2462.784	7547.356
AT37	DDR1_DQ[34] / DDR1_DQ[18]				DDR1_DQ[34]	DDR1_DQ[18]	-633.984	7547.356
AU37	DDR1_DQ[35] / DDR1_DQ[19]				DDR1_DQ[35]	DDR1_DQ[19]	-633.984	8197.596
AR40	DDR1_DQ[36] / DDR1_DQ[20]				DDR1_DQ[36]	DDR1_DQ[20]	-2462.784	6897.116
AP40	DDR1_DQ[37] / DDR1_DQ[21]				DDR1_DQ[37]	DDR1_DQ[21]	-2462.784	6246.876
AP37	DDR1_DQ[38] / DDR1_DQ[22]				DDR1_DQ[38]	DDR1_DQ[22]	-633.984	6246.876
AR37	DDR1_DQ[39] / DDR1_DQ[23]				DDR1_DQ[39]	DDR1_DQ[23]	-633.984	6897.116
AT33	DDR1_DQ[40] / DDR1_DQ[24]				DDR1_DQ[40]	DDR1_DQ[24]	1194.816	7547.356
AU33	DDR1_DQ[41] / DDR1_DQ[25]				DDR1_DQ[41]	DDR1_DQ[25]	1194.816	8197.596
AU30	DDR1_DQ[42] / DDR1_DQ[26]				DDR1_DQ[42]	DDR1_DQ[26]	3023.616	8197.596
AT30	DDR1_DQ[43] / DDR1_DQ[27]				DDR1_DQ[43]	DDR1_DQ[27]	3023.616	7547.356
AR33	DDR1_DQ[44] / DDR1_DQ[28]				DDR1_DQ[44]	DDR1_DQ[28]	1194.816	6897.116
AP33	DDR1_DQ[45] / DDR1_DQ[29]				DDR1_DQ[45]	DDR1_DQ[29]	1194.816	6246.876
AR30	DDR1_DQ[46] / DDR1_DQ[30]				DDR1_DQ[46]	DDR1_DQ[30]	3023.616	6897.116
AP30	DDR1_DQ[47] / DDR1_DQ[31]				DDR1_DQ[47]	DDR1_DQ[31]	3023.616	6246.876
AU27	DDR1_DQ[48]						4852.416	8197.596
AT27	DDR1_DQ[49]						4852.416	7547.356
AT25	DDR1_DQ[50]						5766.816	7547.356
AU25	DDR1_DQ[51]						5766.816	8197.596
AP27	DDR1_DQ[52]						4852.416	6246.876
AN27	DDR1_DQ[53]						4852.416	5596.636
AN25	DDR1_DQ[54]						5766.816	5596.636
AP25	DDR1_DQ[55]						5766.816	6246.876
AT22	DDR1_DQ[56]						7595.616	7547.356
AU22	DDR1_DQ[57]						7595.616	8197.596
AU21	DDR1_DQ[58]						8510.016	8197.596



Table 9-1. U-Processor Ball List (Sheet 11 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AT21	DDR1_DQ[59]						8510.016	7547.356
AN22	DDR1_DQ[60]						7595.616	5596.636
AP22	DDR1_DQ[61]						7595.616	6246.876
AP21	DDR1_DQ[62]						8510.016	6246.876
AN21	DDR1_DQ[63]						8510.016	5596.636
AM70	DDR0_DQSN[0]						-19339.052	5154.676
AT69	DDR0_DQSN[1]						-18688.812	7509.256
BA64	DDR0_DQSN[2] / DDR0_DQSN[4]				DDR0_DQSN[2]	DDR0_DQSN[4]	-15894.812	10338.816
AY60	DDR0_DQSN[3] / DDR0_DQSN[5]				DDR0_DQSN[3]	DDR0_DQSN[5]	-13441.172	9688.576
BA38	DDR0_DQSN[4] / DDR1_DQSN[0]				DDR0_DQSN[4]	DDR1_DQSN[0]	-1170.432	10338.816
AY34	DDR0_DQSN[5] / DDR1_DQSN[1]				DDR0_DQSN[5]	DDR1_DQSN[1]	1283.208	9688.576
BA30	DDR0_DQSN[6] / DDR1_DQSN[4]				DDR0_DQSN[6]	DDR1_DQSN[4]	3810.508	10338.816
AY26	DDR0_DQSN[7] / DDR1_DQSN[5]				DDR0_DQSN[7]	DDR1_DQSN[5]	6264.148	9688.576
AH66	DDR1_DQSN[0] / DDR0_DQSN[2]				DDR1_DQSN[0]	DDR0_DQSN[2]	-17063.212	3061.97
AG69	DDR1_DQSN[1] / DDR0_DQSN[3]				DDR1_DQSN[1]	DDR0_DQSN[3]	-18688.812	2601.976
AR66	DDR1_DQSN[2] / DDR0_DQSN[6]				DDR1_DQSN[2]	DDR0_DQSN[6]	-17093.184	6897.116
AR61	DDR1_DQSN[3] / DDR0_DQSN[7]				DDR1_DQSN[3]	DDR0_DQSN[7]	-14349.984	6897.116
AT38	DDR1_DQSN[4] / DDR1_DQSN[2]				DDR1_DQSN[4]	DDR1_DQSN[2]	-1548.384	7547.356
AT32	DDR1_DQSN[5] / DDR1_DQSN[3]				DDR1_DQSN[5]	DDR1_DQSN[3]	2109.216	7547.356
AR25	DDR1_DQSN[6]						5766.816	6897.116
AR22	DDR1_DQSN[7]						7595.616	6897.116
AM69	DDR0_DQSP[0]						-18688.812	5055.616
AT70	DDR0_DQSP[1]						-19339.052	7509.256
AY64	DDR0_DQSP[2] / DDR0_DQSP[4]				DDR0_DQSP[2]	DDR0_DQSP[4]	-15993.872	9688.576
BA60	DDR0_DQSP[3] / DDR0_DQSP[5]				DDR0_DQSP[3]	DDR0_DQSP[5]	-13540.232	10338.816
AY38	DDR0_DQSP[4] / DDR1_DQSP[0]				DDR0_DQSP[4]	DDR1_DQSP[0]	-1269.492	9688.576
BA34	DDR0_DQSP[5] / DDR1_DQSP[1]				DDR0_DQSP[5]	DDR1_DQSP[1]	1184.148	10338.816
AY30	DDR0_DQSP[6] / DDR1_DQSP[4]				DDR0_DQSP[6]	DDR1_DQSP[4]	3711.448	9688.576
BA26	DDR0_DQSP[7] / DDR1_DQSP[5]				DDR0_DQSP[7]	DDR1_DQSP[5]	6165.088	10338.816
AH65	DDR1_DQSP[0] / DDR0_DQSP[2]				DDR1_DQSP[0]	DDR0_DQSP[2]	-16412.972	3061.97



Table 9-1. U-Processor Ball List (Sheet 12 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AG70	DDR1_DQSP[1] / DDR0_DQSP[3]				DDR1_DQSP[1]	DDR0_DQSP[3]	-19339.052	2502.916
AR65	DDR1_DQSP[2] / DDR0_DQSP[6]				DDR1_DQSP[2]	DDR0_DQSP[6]	-16178.784	6897.116
AR60	DDR1_DQSP[3] / DDR0_DQSP[7]				DDR1_DQSP[3]	DDR0_DQSP[7]	-13435.584	6897.116
AR38	DDR1_DQSP[4] / DDR1_DQSP[2]				DDR1_DQSP[4]	DDR1_DQSP[2]	-1548.384	6897.116
AR32	DDR1_DQSP[5] / DDR1_DQSP[3]				DDR1_DQSP[5]	DDR1_DQSP[3]	2109.216	6897.116
AR27	DDR1_DQSP[6]						4852.416	6897.116
AR21	DDR1_DQSP[7]						8510.016	6897.116
E52	eDP_RCOMP						-8863.584	-8591.296
AT13	DRAM_RESET#						13082.016	7547.356
BB20	DSW_PWROK						9347.708	11314.176
J71	RSVD						-20314.412	-6432.804
J68	RSVD						-18361.914	-6519.926
E45	EDP_AUXN						-5205.984	-8591.296
F45	EDP_AUXP						-5205.984	-7941.056
B52	EDP_DISP_UTIL						-9115.806	-10663.936
C47	EDP_TXN[0]						-6637.782	-10013.696
D46	EDP_TXN[1]						-6074.41	-9688.576
A45	EDP_TXN[2]						-5511.038	-11314.176
A47	EDP_TXN[3]						-6637.782	-11314.176
C46	EDP_TXP[0]						-6074.41	-10338.816
C45	EDP_TXP[1]						-5511.038	-10013.696
B45	EDP_TXP[2]						-5511.038	-10663.936
B47	EDP_TXP[3]						-6637.782	-10663.936
AY71	VSS						-20314.412	10201.656
H66	OPCE_RCOMP						-17347.184	-6704.076
F65	VSS						-16331.184	-8004.556
G65	VSS						-16331.184	-7354.316
AW71	RSVD_TP						-20314.412	9551.416
AW70	RSVD_TP						-19684.746	10034.778
AT1	EMMC_RCOMP						19989.038	7444.74
A52	RSVD						-9115.806	-11314.176
D71	RSVD						-20314.412	-9551.416
C70	RSVD						-19685.254	-10034.27
C54	RSVD						-10467.086	-10013.696
D54	RSVD						-10467.086	-9363.456
AY4	TP1						18274.284	10043.16



Table 9-1. U-Processor Ball List (Sheet 13 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
BB3	TP2						19201.638	11314.176
AU13	GPD0 / BATLOW#						13082.016	8197.596
AY15	GPD1 / ACPRESENT						11709.908	10013.696
AY16	GPD10 / SLP_S5#						11144.504	9688.576
AW17	GPD11 / LANPHYPC						10574.528	9363.456
AM15	GPD2 / LAN_WAKE#						12167.616	4946.396
BA15	GPD3 / PWRBTN#						11768.328	10663.936
AP15	GPD4 / SLP_S3#						12167.616	6246.876
BA16	GPD5 / SLP_S4#						11144.504	10338.816
AN16	GPD6 / SLP_A#						11253.216	5596.636
AT15	GPD7 / RSVD						12167.616	7547.356
BA17	GPD8 / SUSCLK						10574.528	10663.936
BB17	GPD9 / SLP_WLAN#						10574.528	11314.176
AW13	GPP_A0 / RCIN#						12995.148	9363.456
AY13	GPP_A1 / LAD0 / ESPI_IO0						12995.148	10013.696
AY9	GPP_A10 / CLKOUT_LPC1						15415.768	10013.696
AU11	GPP_A11 /PME#						13996.416	8197.596
AP13	Sx_EXIT_HOLDOFF# / GPP_A12 / BM_BUSY# / ISH_GP6						13082.016	6246.876
AR13	GPP_A13 / SUSWARN# / SUSPWRDNACK						13082.016	6897.116
BA11	GPP_A14 / SUS_STAT# / ESPI_RESET#						14188.948	10663.936
AP11	GPP_A15 / SUSACK#						13996.416	6246.876
BB9	GPP_A16 / SD_1P8_SEL						15415.768	11314.176
BA9	GPP_A17 / SD_PWR_EN# / ISH_GP7						15415.768	10663.936
AY8	GPP_A18 / ISH_GP0						15985.744	9688.576
BA8	GPP_A19 / ISH_GP1						15985.744	10338.816
BA13	GPP_A2 / LAD1 / ESPI_IO1						12995.148	10663.936
BB7	GPP_A20 / ISH_GP2						16609.568	11314.176
BA7	GPP_A21 / ISH_GP3						16609.568	10663.936
AY7	GPP_A22 / ISH_GP4						16551.148	10013.696
AW7	GPP_A23 / ISH_GP5						16563.848	9363.456
BB13	GPP_A3 / LAD2 / ESPI_IO2						12995.148	11314.176
AY12	GPP_A4 / LAD3 / ESPI_IO3						13565.124	9688.576
BA12	GPP_A5 / LFRAME# / ESPI_CS#						13565.124	10338.816
AY11	GPP_A6 / SERIRQ						14130.528	10013.696



Table 9-1. U-Processor Ball List (Sheet 14 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
BB11	GPP_A7 / PIRQA#						14188.948	11314.176
AW11	GPP_A8 / CLKRUN#						14143.228	9363.456
AW9	GPP_A9 / CLKOUT_LPC0 / ESPI_CLK						15415.768	9363.456
AN11	GPP_B0 / CORE_VID0						13996.416	5596.636
AN13	GPP_B1 / CORE_VID1						13082.016	5596.636
AU7	GPP_B10 / SRCCLKREQ5#						16739.616	8197.596
AM10	GPP_B11 / EXT_PWR_GATE#						14910.816	4946.396
AT11	GPP_B12 / SLP_S0#						13996.416	7547.356
AN10	GPP_B13 / PLTRST#						14910.816	5596.636
AW5	GPP_B14 / SPKR						17780.508	8911.336
AN8	GPP_B15 / GSPI0_CS#						15825.216	5596.636
AP7	GPP_B16 / GSPI0_CLK						16739.616	6246.876
AP8	GPP_B17 / GSPI0_MISO						15825.216	6246.876
AR7	GPP_B18 / GSPI0_MOSI						16739.616	6897.116
AM5	GPP_B19 / GSPI1_CS#						17654.016	4946.396
AM11	GPP_B2 / VRALERT#						13996.416	4946.396
AN7	GPP_B20 / GSPI1_CLK						16739.616	5596.636
AP5	GPP_B21 / GSPI1_MISO						17654.016	6246.876
AN5	GPP_B22 / GSPI1_MOSI						17654.016	5596.636
AM7	GPP_B23 / SML1ALERT# / PCHHOT#						16739.616	4946.396
BA5	GPP_B3 / CPU_GP2						17715.484	10625.836
AY5	GPP_B4 / CPU_GP3						17664.684	9688.576
AR10	GPP_B5 / SRCCLKREQ0#						14910.816	6897.116
AT7	GPP_B6 / SRCCLKREQ1#						16739.616	7547.356
AT8	GPP_B7 / SRCCLKREQ2#						15825.216	7547.356
AT10	GPP_B8 / SRCCLKREQ3#						14910.816	7547.356
AU8	GPP_B9 / SRCCLKREQ4#						15825.216	8197.596
R7	GPP_C0 / SMBCLK						16935.196	-3333.496
R8	GPP_C1 / SMBDATA						16284.956	-3333.496
W4	GPP_C10 / UART0_RTS#						18363.438	-1173.48
AB3	GPP_C11 / UART0_CTS#						19013.678	152.4
AC1	GPP_C12 / UART1_RXD / ISH_UART1_RXD						19989.038	815.34
AC2	GPP_C13 / UART1_TXD / ISH_UART1_TXD						19338.798	815.34
AC3	GPP_C14 / UART1_RTS# / ISH_UART1_RTS#						18688.558	815.34
AB4	GPP_C15 / UART1_CTS# / ISH_UART1_CTS#						18363.438	152.4



Table 9-1. U-Processor Ball List (Sheet 15 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
U7	GPP_C16 / I2C0_SDA						16935.196	-2266.696
U6	GPP_C17 / I2C0_SCL						17585.436	-2266.696
U8	GPP_C18 / I2C1_SDA						16284.956	-2266.696
U9	GPP_C19 / I2C1_SCL						15634.716	-2266.696
R10	GPP_C2 / SMBALERT#						14984.476	-3333.496
AD1	GPP_C20 / UART2_RXD						20314.158	1478.28
AD2	GPP_C21 / UART2_TXD						19663.918	1478.28
AD3	GPP_C22 / UART2_RTS#						19013.678	1478.28
AD4	GPP_C23 / UART2_CTS#						18363.438	1478.28
R9	GPP_C3 / SML0CLK						15634.716	-3333.496
W2	GPP_C4 / SML0DATA						19663.918	-1173.48
W1	GPP_C5 / SML0ALERT#						20314.158	-1173.48
W3	GPP_C6 / SML1CLK						19013.678	-1173.48
V3	GPP_C7 / SML1DATA						18688.558	-1836.42
AB1	GPP_C8 / UART0_RXD						20314.158	152.4
AB2	GPP_C9 / UART0_TXD						19663.918	152.4
M1	GPP_D0 / SPI1_CS#						20314.158	-5151.12
M2	GPP_D1 / SPI1_CLK						19663.918	-5151.12
P3	GPP_D10						19013.678	-3825.24
P4	GPP_D11						18363.438	-3825.24
P1	GPP_D12						20314.158	-3825.24
U1	GPP_D13 / ISH_UART0_RXD / SML0BDATA / I2C4B_SDA						20314.158	-2499.36
U2	GPP_D14 / ISH_UART0_TXD / SML0BCLK / I2C4B_SCL						19663.918	-2499.36
U3	GPP_D15 / ISH_UART0_RTS#						19013.678	-2499.36
U4	GPP_D16 / ISH_UART0_CTS# / SML0BALERT#						18363.438	-2499.36
D8	GPP_D17 / DMIC_CLK1						16227.806	-9688.576
C8	GPP_D18 / DMIC_DATA1						16227.806	-10338.816
H5	GPP_D19 / DMIC_CLK0						17654.016	-6640.576
M3	GPP_D2 / SPI1_MISO						19013.678	-5151.12
D7	GPP_D20 / DMIC_DATA0						16791.178	-9363.456
V1	GPP_D21 / SPI1_IO2						19989.038	-1836.42
V2	GPP_D22 / SPI1_IO3						19338.798	-1836.42
J5	GPP_D23 / I2S_MCLK						17654.016	-5990.336
J4	GPP_D3 / SPI1_MOSI						18363.438	-6477
B7	GPP_D4 / FLASHTRIG						16791.178	-10663.936



Table 9-1. U-Processor Ball List (Sheet 16 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
M4	GPP_D5 / ISH_I2C0_SDA						18363.438	-5151.12
N3	GPP_D6 / ISH_I2C0_SCL						18688.558	-4488.18
N1	GPP_D7 / ISH_I2C1_SDA						19989.038	-4488.18
N2	GPP_D8 / ISH_I2C1_SCL						19338.798	-4488.18
P2	GPP_D9						19663.918	-3825.24
H2	GPP_E0 / SATAXPICIE0 / SATAGP0						19338.798	-7139.94
H3	GPP_E1 / SATAXPICIE1 / SATAGP1						18688.558	-7139.94
C9	GPP_E10 / USB2_OC1#						15664.434	-10013.696
D9	GPP_E11 / USB2_OC2#						15664.434	-9363.456
B9	GPP_E12 / USB2_OC3#						15664.434	-10663.936
L9	GPP_E13 / DDPB_HPD0						15634.716	-5340.096
L7	GPP_E14 / DDPC_HPD1						16935.196	-5340.096
L6	GPP_E15 / DDPD_HPD2						17585.436	-5340.096
N9	GPP_E16 / DDPE_HPD3						15634.716	-4400.296
L10	GPP_E17 / EDP_HPD						14984.476	-5340.096
L13	GPP_E18 / DDPB_CTRLCLK						13033.756	-5340.096
L12	GPP_E19 / DDPB_CTRLDATA						13683.996	-5340.096
G4	GPP_E2 / SATAXPICIE2 / SATAGP2						18363.438	-7802.88
N7	GPP_E20 / DDPC_CTRLCLK						16935.196	-4400.296
N8	GPP_E21 / DDPC_CTRLDATA						16284.956	-4400.296
N11	GPP_E22						14334.236	-4400.296
N12	GPP_E23						13683.996	-4400.296
A6	GPP_E3 / CPU_GP0						17466.818	-10989.056
J1	GPP_E4 / DEVSLP0						20314.158	-6477
J2	GPP_E5 / DEVSLP1						19663.918	-6477
J3	GPP_E6 / DEVSLP2						19013.678	-6477
A7	GPP_E7 / CPU_GP1						16791.178	-11314.176
H1	GPP_E8 / SATALED#						19989.038	-7139.94
A9	GPP_E9 / USB2_OC0#						15664.434	-11314.176
AK6	GPP_F0 / I2S2_SCLK						17585.436	4007.104
AK7	GPP_F1 / I2S2_SFRM						16935.196	4007.104
AD11	GPP_F10 / I2C5_SDA / ISH_I2C2_SDA						14334.236	933.704
AD12	GPP_F11 / I2C5_SCL / ISH_I2C2_SCL						13683.996	933.704
AP4	GPP_F12 / EMMC_CMD						18363.438	6781.8



Table 9-1. U-Processor Ball List (Sheet 17 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AP2	GPP_F13 / EMMC_DATA0						19663.918	6781.8
AP1	GPP_F14 / EMMC_DATA1						20314.158	6781.8
AP3	GPP_F15 / EMMC_DATA2						19013.678	6781.8
AN3	GPP_F16 / EMMC_DATA3						18688.558	6118.86
AN1	GPP_F17 / EMMC_DATA4						19989.038	6118.86
AN2	GPP_F18 / EMMC_DATA5						19338.798	6118.86
AM4	GPP_F19 / EMMC_DATA6						18363.438	5455.92
AK9	GPP_F2 / I2S2_TXD						15634.716	4007.104
AM1	GPP_F20 / EMMC_DATA7						20314.158	5455.92
AM2	GPP_F21 / EMMC_RCLK						19663.918	5455.92
AM3	GPP_F22 / EMMC_CLK						19013.678	5455.92
AF13	GPP_F23						13033.756	2000.504
AK10	GPP_F3 / I2S2_RXD						14984.476	4007.104
AH9	GPP_F4 / I2C2_SDA						15634.716	3067.304
AH10	GPP_F5 / I2C2_SCL						14984.476	3067.304
AH11	GPP_F6 / I2C3_SDA						14334.236	3067.304
AH12	GPP_F7 / I2C3_SCL						13683.996	3067.304
AF11	GPP_F8 / I2C4_SDA						14334.236	2000.504
AF12	GPP_F9 / I2C4_SCL						13683.996	2000.504
AB11	GPP_G0 / SD_CMD						14334.236	-133.096
AB13	GPP_G1 / SD_DATA0						13033.756	-133.096
AB12	GPP_G2 / SD_DATA1						13683.996	-133.096
W12	GPP_G3 / SD_DATA2						13683.996	-1199.896
W11	GPP_G4 / SD_DATA3						14334.236	-1199.896
W10	GPP_G5 / SD_CD#						14984.476	-1199.896
W8	GPP_G6 / SD_CLK						16284.956	-1199.896
W7	GPP_G7 / SD_WP						16935.196	-1199.896
C71	RSVD						-20314.412	-10201.656
B70	RSVD						-19685.254	-10684.51
AP16	INTRUDER#						11253.216	6246.876
E8	ITP_PMODE						15825.216	-8591.296
A59	JTAGX						-12945.11	-11314.176
R11	eDP_BKLTCTL						14334.236	-3333.496
R12	eDP_BKLTEN						13683.996	-3333.496
U13	eDP_VDDEN						13033.756	-2266.696
F60	RSVD						-13435.584	-7941.056
F61	RSVD						-14349.984	-7941.056
E61	RSVD						-14349.984	-8591.296



Table 9-1. U-Processor Ball List (Sheet 18 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
C55	BPM#[0]						-11030.458	-10338.816
D55	BPM#[1]						-11030.458	-9688.576
B54	BPM#[2]						-10467.086	-10663.936
C56	BPM#[3]						-11593.83	-10013.696
E1	RSVD						20314.158	-9039.86
E2	RSVD						19663.918	-9039.86
G3	CL_CLK						19013.678	-7802.88
G2	CL_DATA						19663.918	-7802.88
G1	CL_RST#						20314.158	-7802.88
AP56	MSM#						-11606.784	6246.876
E68	CFG[0]						-17898.618	-9363.456
B67	CFG[1]						-17901.158	-10663.936
F70	CFG[10]						-19212.052	-8320.024
G68	CFG[11]						-18363.692	-7659.624
H70	CFG[12]						-19339.052	-7095.744
G71	CFG[13]						-20314.412	-7758.684
H69	CFG[14]						-18688.812	-7095.744
G70	CFG[15]						-19664.172	-7758.684
D65	CFG[2]						-16549.878	-9363.456
D67	CFG[3]						-17898.618	-10013.696
E70	CFG[4]						-19664.172	-9009.126
C68	CFG[5]						-18622.264	-9621.52
D68	CFG[6]						-19267.424	-9535.16
C67	CFG[7]						-18485.104	-10299.446
F71	CFG[8]						-19862.292	-8383.524
G69	CFG[9]						-19013.932	-7659.624
E60	CFG_RCOMP						-13435.584	-8591.296
E63	CFG[16]						-15315.184	-8654.796
E66	CFG[18]						-17347.184	-8654.796
F63	CFG[17]						-15315.184	-8004.556
F66	CFG[19]						-17347.184	-8004.556
AY3	RSVD						19028.41	10027.92
B56	PCH_JTAG_TCK						-11593.83	-10663.936
D59	PCH_JTAG_TDI						-12945.11	-9363.456
A56	PCH_JTAG_TDO						-11593.83	-11314.176
C59	PCH_JTAG_TMS						-12945.11	-10013.696
AU16	PCH_OPIRCOMP						11253.216	8197.596
BA20	PCH_PWROK						9347.708	10663.936



Table 9-1. U-Processor Ball List (Sheet 19 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
C61	PCH_TRST#						-14071.854	-10013.696
H13	PCIE1_RXN / USB3_5_RXN						13082.016	-6640.576
G13	PCIE1_RXP / USB3_5_RXP						13082.016	-7290.816
B17	PCIE1_TXN / USB3_5_TXN						10708.386	-10663.936
A17	PCIE1_TXP / USB3_5_TXP						10708.386	-11314.176
F25	PCIE10_RXN						5766.816	-7941.056
E25	PCIE10_RXP						5766.816	-8591.296
D23	PCIE10_TXN						6879.082	-9363.456
C23	PCIE10_TXP						6879.082	-10013.696
E28	PCIE11_RXN / SATA1B_RXN						3938.016	-8591.296
E27	PCIE11_RXP / SATA1B_RXP						4852.416	-8591.296
D24	PCIE11_TXN / SATA1B_TXN						6315.71	-9688.576
C24	PCIE11_TXP / SATA1B_TXP						6315.71	-10338.816
E30	PCIE12_RXN / SATA2_RXN						3023.616	-8591.296
F30	PCIE12_RXP / SATA2_RXP						3023.616	-7941.056
A25	PCIE12_TXN / SATA2_TXN						5752.338	-11314.176
B25	PCIE12_TXP / SATA2_TXP						5752.338	-10663.936
G11	PCIE2_RXN / USB3_6_RXN						13996.416	-7290.816
F11	PCIE2_RXP / USB3_6_RXP						13996.416	-7941.056
D16	PCIE2_TXN / USB3_6_TXN						11271.758	-9688.576
C16	PCIE2_TXP / USB3_6_TXP						11271.758	-10338.816
H16	PCIE3_RXN						11253.216	-6640.576
G16	PCIE3_RXP						11253.216	-7290.816
D17	PCIE3_TXN						10708.386	-9363.456
C17	PCIE3_TXP						10708.386	-10013.696
G15	PCIE4_RXN						12167.616	-7290.816
F15	PCIE4_RXP						12167.616	-7941.056
B19	PCIE4_TXN						9357.106	-10663.936
A19	PCIE4_TXP						9357.106	-11314.176
F16	PCIE5_RXN						11253.216	-7941.056
E16	PCIE5_RXP						11253.216	-8591.296
C19	PCIE5_TXN						9357.106	-10013.696
D19	PCIE5_TXP						9357.106	-9363.456



Table 9-1. U-Processor Ball List (Sheet 20 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
G18	PCIE6_RXN						10338.816	-7290.816
F18	PCIE6_RXP						10338.816	-7941.056
D20	PCIE6_TXN						8793.734	-9688.576
C20	PCIE6_TXP						8793.734	-10338.816
F20	PCIE7_RXN / SATA0_RXN						9424.416	-7941.056
E20	PCIE7_RXP / SATA0_RXP						9424.416	-8591.296
B21	PCIE7_TXN / SATA0_TXN						8230.362	-10663.936
A21	PCIE7_TXP / SATA0_TXP						8230.362	-11314.176
G21	PCIE8_RXN / SATA1A_RXN						8510.016	-7290.816
F21	PCIE8_RXP / SATA1A_RXP						8510.016	-7941.056
D21	PCIE8_TXN / SATA1A_TXN						8230.362	-9363.456
C21	PCIE8_TXP / SATA1A_TXP						8230.362	-10013.696
E22	PCIE9_RXN						7595.616	-8591.296
E23	PCIE9_RXP						6681.216	-8591.296
B23	PCIE9_TXN						6879.082	-10663.936
A23	PCIE9_TXP						6879.082	-11314.176
F5	PCIE_RCOMP_N						17654.016	-7941.056
E5	PCIE_RCOMP_P						17654.016	-8591.296
D5	RSVD						18090.388	-9363.456
D4	RSVD						18690.59	-9668.51
B2	RSVD						19831.558	-10831.576
C2	RSVD						19679.158	-10196.576
A54	PECI						-10467.086	-11314.176
AK13	RSVD_TP						13033.756	4007.104
AK12	RSVD_TP						13683.996	4007.104
BB5	TP4						17785.588	11314.176
AU5	TP5						17654.016	8197.596
AT5	TP6						17654.016	7547.356
D56	PROC_PRDY#						-11593.83	-9363.456
D61	PROC_PREQ#						-14071.854	-9363.456
C65	PROCHOT#						-16549.878	-10013.696
AY17	RSMRST#						10574.528	10013.696
AM18	RTCX1						10338.816	4946.396
AM20	RTCX2						9424.416	4946.396
AM16	RTCRST#						11253.216	4946.396
B3	RSVD						19196.558	-10679.176
A3	RSVD						19348.958	-11314.176



Table 9-1. U-Processor Ball List (Sheet 21 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AB7	SD_RCOMP						16935.196	-133.096
C64	PROC_SELECT#						-15986.506	-10338.816
A65	SKTOCC#						-16549.878	-11314.176
AW15	SLP_LAN#						11722.608	9363.456
AN15	SLP_SUS#						12167.616	5596.636
AW69	RSVD						-19266.916	9535.668
E3	RSVD						19013.678	-9039.86
C11	RSVD						14313.154	-10013.696
B11	RSVD						14313.154	-10663.936
A11	RSVD						14313.154	-11314.176
D12	RSVD						13749.782	-9688.576
C12	RSVD						13749.782	-10338.816
F52	RSVD						-8863.584	-7941.056
AW68	RSVD						-18621.756	9622.028
AU56	RSVD						-11606.784	8197.596
AW48	RSVD						-6726.682	9363.456
C7	RSVD						16791.178	-10013.696
U12	RSVD						13683.996	-2266.696
U11	RSVD						14334.236	-2266.696
H11	RSVD						13996.416	-6640.576
F6	RSVD						16739.616	-7941.056
AV2	SPI0_CLK						19364.198	8798.56
AU3	SPI0_CS0#						19013.678	8107.68
AU2	SPI0_CS1#						19663.918	8107.68
AW2	SPI0_IO2						19689.318	9362.44
AU4	SPI0_IO3						18363.438	8107.68
AW3	SPI0_MISO						19039.078	9362.44
AV3	SPI0_MOSI						18688.558	8798.56
AU1	SPI0_CS2#						20314.158	8107.68
AN18	SRPCRST#						10338.816	5596.636
AY20	I2S1_SFRM						9289.288	10013.696
AW20	I2S1_TXD						9301.988	9363.456
B6	SYS_PWROK						17466.818	-10338.816
B5	SYS_RESET#						18048.478	-10663.936
AY2	RSVD						19685	10034.27
AY1	RSVD						20314.158	10201.656
D1	RSVD						20314.158	-9698.736
D3	RSVD						19338.798	-9608.312



Table 9-1. U-Processor Ball List (Sheet 22 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
K46	RSVD						-6120.384	-6361.684
AL25	RSVD						6224.016	4473.956
K45	RSVD						-5205.984	-6361.684
AL27	RSVD						5309.616	4473.956
C63	THERMTRIP#						-15423.134	-10013.696
AB6	USB2_COMP						17585.436	-133.096
AG3	USB2_ID						19013.678	2804.16
AW1	RSVD						20314.158	9551.416
AG4	USB2_VBUSSENSE						18363.438	2804.16
AB9	USB2N_1						15634.716	-133.096
AH7	USB2N_10						16935.196	3067.304
AD6	USB2N_2						17585.436	933.704
AH3	USB2N_3						18688.558	3467.1
AD9	USB2N_4						15634.716	933.704
AJ1	USB2N_5						20314.158	4130.04
AF6	USB2N_6						17585.436	2000.504
AH1	USB2N_7						19989.038	3467.1
AF8	USB2N_8						16284.956	2000.504
AG1	USB2N_9						20314.158	2804.16
AB10	USB2P_1						14984.476	-133.096
AH8	USB2P_10						16284.956	3067.304
AD7	USB2P_2						16935.196	933.704
AJ3	USB2P_3						19013.678	4130.04
AD10	USB2P_4						14984.476	933.704
AJ2	USB2P_5						19663.918	4130.04
AF7	USB2P_6						16935.196	2000.504
AH2	USB2P_7						19338.798	3467.1
AF9	USB2P_8						15634.716	2000.504
AG2	USB2P_9						19663.918	2804.16
H8	USB3_1_RXN						15825.216	-6640.576
G8	USB3_1_RXP						15825.216	-7290.816
C13	USB3_1_TXN						13186.41	-10013.696
D13	USB3_1_TXP						13186.41	-9363.456
J6	USB3_2_RXN / SSIC_RXN						16739.616	-5990.336
H6	USB3_2_RXP / SSIC_RXP						16739.616	-6640.576
B13	USB3_2_TXN / SSIC_TXN						13186.41	-10663.936
A13	USB3_2_TXP / SSIC_TXP						13186.41	-11314.176
J10	USB3_3_RXN						14910.816	-5990.336



Table 9-1. U-Processor Ball List (Sheet 23 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
H10	USB3_3_RXP						14910.816	-6640.576
B15	USB3_3_TXN						11835.13	-10663.936
A15	USB3_3_TXP						11835.13	-11314.176
E10	USB3_4_RXN						14910.816	-8591.296
F10	USB3_4_RXP						14910.816	-7941.056
C15	USB3_4_TXN						11835.13	-10013.696
D15	USB3_4_TXP						11835.13	-9363.456
H63	VCC_OPC_1P8						-15315.184	-6704.076
G61	VCC_OPC_1P8						-14349.984	-7290.816
A14	VCCCLK1						12510.77	-10989.056
A10	VCCCLK6						14988.794	-10989.056
K15	VCCAMPHYPLL_1P0						12188.19	-5876.29
L15	VCCAMPHYPLL_1P0						12188.19	-5038.09
V15	VCCAPLL_1P0						12188.19	-1685.29
N18	VCCAPLLEBB_1P0						10237.47	-4199.89
AA1	VCCATS_1p8						19989.038	-510.54
A30	VCC						2598.674	-10989.056
A34	VCC						120.65	-10989.056
A39	VCC						-2357.374	-10989.056
A44	VCC						-4835.398	-10989.056
AK33	VCC						1194.816	4009.136
AK35	VCC						280.416	4009.136
AK37	VCC						-633.984	4009.136
AK38	VCC						-1548.384	4009.136
AK40	VCC						-2462.784	4009.136
AL33	VCC						1652.016	4473.956
AL37	VCC						-176.784	4473.956
AL40	VCC						-2005.584	4473.956
AM32	VCC						2109.216	4946.396
AM33	VCC						1194.816	4946.396
AM35	VCC						280.416	4946.396
AM37	VCC						-633.984	4946.396
AM38	VCC						-1548.384	4946.396
G30	VCC						3023.616	-7290.816
G32	VCC						2109.216	-7290.816
G33	VCC						1194.816	-7290.816
G35	VCC						280.416	-7290.816
G37	VCC						-633.984	-7290.816



Table 9-1. U-Processor Ball List (Sheet 24 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
G38	VCC						-1548.384	-7290.816
G40	VCC						-2462.784	-7290.816
G42	VCC						-3377.184	-7290.816
J30	VCC						2566.416	-6826.504
J33	VCC						737.616	-6826.504
J37	VCC						-1091.184	-6826.504
J40	VCC						-2919.984	-6826.504
K33	VCC						1194.816	-6361.684
K35	VCC						280.416	-6361.684
K37	VCC						-633.984	-6361.684
K38	VCC						-1548.384	-6361.684
K40	VCC						-2462.784	-6361.684
K42	VCC						-3377.184	-6361.684
K43	VCC						-4291.584	-6361.684
E32	VCC_SENSE						2109.216	-8591.296
K32	RSVD						2109.216	-6361.684
AK32	RSVD						2109.216	4009.136
AM40	VDDQC						-2462.784	4946.396
AL1	DCPDSW_1p0						19989.038	4792.98
T1	VCCPRIM_1p0						19989.038	-3162.3
AU23	VDDQ						6681.216	8197.596
AU28	VDDQ						3938.016	8197.596
AU35	VDDQ						280.416	8197.596
AU42	VDDQ						-3377.184	8197.596
BB23	VDDQ						7465.568	10907.776
BB32	VDDQ						2484.628	10907.776
BB41	VDDQ						-2470.912	10907.776
BB47	VDDQ						-6125.972	10989.056
BB51	VDDQ						-8584.692	10989.056
AB17	VCCPRIM_1p0						10887.71	-8.89
Y18	VCCPRIM_1p0						10237.47	-847.09
AB62	VCCOPC						-14643.862	-138.43
P62	VCCOPC						-14643.862	-3796.03
V62	VCCOPC						-14643.862	-1967.23
AC63	VCCOPC_SENSE						-15112.492	318.77
AE62	VCCEOPIO						-14643.862	1690.37
AG62	VCCEOPIO						-14643.862	2604.77
AL63	VCCEOPIO_SENSE						-15112.492	4845.05



Table 9-1. U-Processor Ball List (Sheet 25 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
K19	VCCCLK2						9587.23	-5876.29
N20	VCCCLK4						8936.99	-4199.89
L21	VCCCLK3						8286.75	-5038.09
L19	VCCCLK5						9587.23	-5038.09
AK20	VCCPRIM_1p0						8936.99	4182.11
G20	VCCSTG						9424.416	-7290.816
A48	VCCGT						-7313.422	-10989.056
A53	VCCGT						-9791.446	-10989.056
A58	VCCGT						-12269.47	-10989.056
A62	VCCGT						-14747.494	-10989.056
A66	VCCGT						-17225.518	-10989.056
AA63	VCCGT						-15112.492	-595.63
AA64	VCCGT						-15762.732	-595.63
AA66	VCCGT						-17063.212	-595.63
AA67	VCCGT						-17713.452	-595.63
AA69	VCCGT						-19013.932	-595.63
AA70	VCCGT						-19664.172	-595.63
AA71	VCCGT						-20314.412	-595.63
AC64	VCCGT						-15762.732	318.77
AC65	VCCGT						-16412.972	318.77
AC66	VCCGT						-17063.212	318.77
AC67	VCCGT						-17713.452	318.77
AC68	VCCGT						-18363.692	318.77
AC69	VCCGT						-19013.932	318.77
AC70	VCCGT						-19664.172	318.77
AC71	VCCGT						-20314.412	318.77
J43	VCCGT						-4748.784	-6826.504
J45	VCCGT						-5663.184	-6826.504
J46	VCCGT						-6577.584	-6826.504
J48	VCCGT						-7491.984	-6826.504
J50	VCCGT						-8406.384	-6826.504
J52	VCCGT						-9320.784	-6826.504
J53	VCCGT						-10235.184	-6826.504
J55	VCCGT						-11149.584	-6826.504
J56	VCCGT						-12063.984	-6826.504
J58	VCCGT						-12978.384	-6826.504
J60	VCCGT						-13892.784	-6826.504
K48	VCCGT						-7034.784	-6361.684



Table 9-1. U-Processor Ball List (Sheet 26 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
K50	VCCGT						-7949.184	-6361.684
K52	VCCGT						-8863.584	-6361.684
K53	VCCGT						-9777.984	-6361.684
K55	VCCGT						-10692.384	-6361.684
K56	VCCGT						-11606.784	-6361.684
K58	VCCGT						-12521.184	-6361.684
K60	VCCGT						-13435.584	-6361.684
L62	VCCGT						-14643.862	-5624.83
L63	VCCGT						-15112.492	-5167.63
L64	VCCGT						-15762.732	-5167.63
L65	VCCGT						-16412.972	-5167.63
L66	VCCGT						-17063.212	-5167.63
L67	VCCGT						-17713.452	-5167.63
L68	VCCGT						-18363.692	-5167.63
L69	VCCGT						-19013.932	-5167.63
L70	VCCGT						-19664.172	-5167.63
L71	VCCGT						-20314.412	-5167.63
M62	VCCGT						-14643.862	-4710.43
N63	VCCGT						-15112.492	-4253.23
N64	VCCGT						-15762.732	-4253.23
N66	VCCGT						-17063.212	-4253.23
N67	VCCGT						-17713.452	-4253.23
N69	VCCGT						-19013.932	-4253.23
N70	VCCGT						-19664.172	-4253.23
N71	VCCGT						-20314.412	-4253.23
R63	VCCGT						-15112.492	-3338.83
R64	VCCGT						-15762.732	-3338.83
R65	VCCGT						-16412.972	-3338.83
R66	VCCGT						-17063.212	-3338.83
R67	VCCGT						-17713.452	-3338.83
R68	VCCGT						-18363.692	-3338.83
R69	VCCGT						-19013.932	-3338.83
R70	VCCGT						-19664.172	-3338.83
R71	VCCGT						-20314.412	-3338.83
T62	VCCGT						-14643.862	-2881.63
U65	VCCGT						-16412.972	-2424.43
U68	VCCGT						-18363.692	-2424.43
U71	VCCGT						-20314.412	-2424.43



Table 9-1. U-Processor Ball List (Sheet 27 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
W63	VCCGT						-15112.492	-1510.03
W64	VCCGT						-15762.732	-1510.03
W65	VCCGT						-16412.972	-1510.03
W66	VCCGT						-17063.212	-1510.03
W67	VCCGT						-17713.452	-1510.03
W68	VCCGT						-18363.692	-1510.03
W69	VCCGT						-19013.932	-1510.03
W70	VCCGT						-19664.172	-1510.03
W71	VCCGT						-20314.412	-1510.03
Y62	VCCGT						-14643.862	-1052.83
J70	VCCGT_SENSE						-19664.172	-6432.804
AK42	VccGTx						-3377.184	4009.136
AK43	VccGTx						-4291.584	4009.136
AK45	VccGTx						-5205.984	4009.136
AK46	VccGTx						-6120.384	4009.136
AK48	VccGTx						-7034.784	4009.136
AK50	VccGTx						-7949.184	4009.136
AK52	VccGTx						-8863.584	4009.136
AK53	VccGTx						-9777.984	4009.136
AK55	VccGTx						-10692.384	4009.136
AK56	VccGTx						-11606.784	4009.136
AK58	VccGTx						-12521.184	4009.136
AK60	VccGTx						-13435.584	4009.136
AK70	VccGTx						-19989.292	3828.796
AL43	VccGTx						-3834.384	4473.956
AL46	VccGTx						-5663.184	4473.956
AL50	VccGTx						-7491.984	4473.956
AL53	VccGTx						-9320.784	4473.956
AL56	VccGTx						-11149.584	4473.956
AL60	VccGTx						-12978.384	4473.956
AM48	VccGTx						-7034.784	4946.396
AM50	VccGTx						-7949.184	4946.396
AM52	VccGTx						-8863.584	4946.396
AM53	VccGTx						-9777.984	4946.396
AM56	VccGTx						-11606.784	4946.396
AM58	VccGTx						-12521.184	4946.396
AU58	VccGTx						-12521.184	8197.596
AU63	VccGTx						-15264.384	8197.596



Table 9-1. U-Processor Ball List (Sheet 28 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
BB57	VccGTx						-12239.752	10907.776
BB66	VccGTx						-17220.692	10989.056
AK62	VCCGTx_SENSE						-14459.712	4143.756
AK28	VCCIO						3938.016	4009.136
AK30	VCCIO						3023.616	4009.136
AL30	VCCIO						3480.816	4473.956
AL42	VCCIO						-2919.984	4473.956
AM28	VCCIO						3938.016	4946.396
AM30	VCCIO						3023.616	4946.396
AM42	VCCIO						-3377.184	4946.396
AM23	VCCIO_SENSE						6681.216	4946.396
K17	VCCMPHYAON_1P0						10887.71	-5876.29
L1	VCCMPHYAON_1P0						19989.038	-5814.06
N15	VCCMPHYGT_1P0						12188.19	-4199.89
N16	VCCMPHYGT_1P0						11537.95	-4199.89
N17	VCCMPHYGT_1P0						10887.71	-4199.89
P15	VCCMPHYGT_1P0						12188.19	-3361.69
P16	VCCMPHYGT_1P0						11537.95	-3361.69
AJ19	VCCHDA						9587.23	3343.91
AD17	VCCDSW_3p3						10887.71	829.31
AD18	VCCDSW_3p3						10237.47	829.31
AJ17	VCCDSW_3p3						10887.71	3343.91
AJ21	VCCPRIM_3p3						8286.75	3343.91
AK15	VCCPGPPA						12188.19	4182.11
AG15	VCCPGPPB						12188.19	2505.71
Y16	VCCPGPPC						11537.95	-847.09
Y15	VCCPGPPD						12188.19	-847.09
T16	VCCPGPPE						11537.95	-2523.49
AF16	VCCPGPPF						11537.95	1667.51
AD15	VCCPGPPG						12188.19	829.31
V19	VCCPRIM_3p3						9587.23	-1685.29
AB19	VCCPRIM_1P0						9587.23	-8.89
AB20	VCCPRIM_1P0						8936.99	-8.89
P18	VCCPRIM_1P0						10237.47	-3361.69
AF18	VCCPRIM_CORE						10237.47	1667.51
AF19	VCCPRIM_CORE						9587.23	1667.51
V20	VCCPRIM_CORE						8936.99	-1685.29
V21	VCCPRIM_CORE						8286.75	-1685.29



Table 9-1. U-Processor Ball List (Sheet 29 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AK19	VCCRTC						9587.23	4182.11
BB14	VCCRTC						12332.208	10989.056
AK17	VCCRTCPRIM_3p3						10887.71	4182.11
AJ16	VCCSPI						11537.95	3343.91
BB10	DCPRTC						14752.828	10989.056
AK23	VCCSA						6681.216	4009.136
AK25	VCCSA						5766.816	4009.136
G23	VCCSA						6681.216	-7290.816
G25	VCCSA						5766.816	-7290.816
G27	VCCSA						4852.416	-7290.816
G28	VCCSA						3938.016	-7290.816
J22	VCCSA						7138.416	-6826.504
J23	VCCSA						6224.016	-6826.504
J27	VCCSA						4395.216	-6826.504
K23	VCCSA						6681.216	-6361.684
K25	VCCSA						5766.816	-6361.684
K27	VCCSA						4852.416	-6361.684
K28	VCCSA						3938.016	-6361.684
K30	VCCSA						3023.616	-6361.684
H20	VCCSA_SENSE						9424.416	-6640.576
K20	VccPLL						8936.99	-5876.29
K21	VccPLL						8286.75	-5876.29
AL23	VCCPLL_OC						7138.416	4473.956
AF20	VCCSRAM_1P0						8936.99	1667.51
AF21	VCCSRAM_1P0						8286.75	1667.51
T19	VCCSRAM_1P0						9587.23	-2523.49
T20	VCCSRAM_1P0						8936.99	-2523.49
A18	VCCST						10032.746	-10989.056
B65	VCCST_PWRGD						-16549.878	-10663.936
A22	VCCSTG						7554.722	-10989.056
B63	VIDALERT#						-15423.134	-10663.936
A63	VIDSCK						-15423.134	-11314.176
D64	VIDSOUT						-15986.506	-9688.576
A5	VSS						18048.478	-11314.176
A67	VSS						-17901.158	-11314.176
A70	VSS						-19852.132	-11314.176
AA2	VSS						19338.798	-510.54
AA4	VSS						18363.438	-510.54



Table 9-1. U-Processor Ball List (Sheet 30 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AA65	VSS						-16412.972	-595.63
AA68	VSS						-18363.692	-595.63
AB15	VSS						12188.19	-8.89
AB16	VSS						11537.95	-8.89
AB18	VSS						10237.47	-8.89
AB21	VSS						8286.75	-8.89
AB8	VSS						16284.956	-133.096
AD13	VSS						13033.756	933.704
AD16	VSS						11537.95	829.31
AD19	VSS						9587.23	829.31
AD20	VSS						8936.99	829.31
AD21	VSS						8286.75	829.31
AD62	VSS						-14643.862	775.97
AD8	VSS						16284.956	933.704
AE64	VSS						-15762.732	1233.17
AE65	VSS						-16412.972	1233.17
AE66	VSS						-17063.212	1233.17
AE67	VSS						-17713.452	1233.17
AE68	VSS						-18363.692	1233.17
AE69	VSS						-19013.932	1233.17
AF1	VSS						19989.038	2141.22
AF10	VSS						14984.476	2000.504
AF15	VSS						12188.19	1667.51
AF17	VSS						10887.71	1667.51
AF2	VSS						19338.798	2141.22
AF4	VSS						18363.438	2141.22
AF63	VSS						-15112.492	2147.57
AG16	VSS						11537.95	2505.71
AG17	VSS						10887.71	2505.71
AG18	VSS						10237.47	2505.71
AG19	VSS						9587.23	2505.71
AG20	VSS						8936.99	2505.71
AG21	VSS						8286.75	2505.71
AG71	VSS						-19989.292	2502.916
AH13	VSS						13033.756	3067.304
AH6	VSS						17585.436	3067.304
AH63	VSS						-15112.492	3061.97
AH64	VSS						-15762.732	3061.97



Table 9-1. U-Processor Ball List (Sheet 31 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AH67	VSS						-17713.452	3061.97
AJ15	VSS						12188.19	3343.91
AJ18	VSS						10237.47	3343.91
AJ20	VSS						8936.99	3343.91
AJ4	VSS						18363.438	4130.04
AK11	VSS						14334.236	4007.104
AK16	VSS						11537.95	4182.11
AK18	VSS						10237.47	4182.11
AK21	VSS						8286.75	4182.11
AK22	VSS						7595.616	4009.136
AK27	VSS						4852.416	4009.136
AK63	VSS						-15112.492	3976.37
AK68	VSS						-18363.692	3828.796
AK69	VSS						-19339.052	3828.796
AK8	VSS						16284.956	4007.104
AL2	VSS						19338.798	4792.98
AL28	VSS						4395.216	4473.956
AL32	VSS						2566.416	4473.956
AL35	VSS						737.616	4473.956
AL38	VSS						-1091.184	4473.956
AL4	VSS						18363.438	4792.98
AL45	VSS						-4748.784	4473.956
AL48	VSS						-6577.584	4473.956
AL52	VSS						-8406.384	4473.956
AL55	VSS						-10235.184	4473.956
AL58	VSS						-12063.984	4473.956
AL64	VSS						-15762.732	4845.05
AL65	VSS						-16412.972	4845.05
AL66	VSS						-17063.212	4845.05
AM13	VSS						13082.016	4946.396
AM21	VSS						8510.016	4946.396
AM25	VSS						5766.816	4946.396
AM27	VSS						4852.416	4946.396
AM43	VSS						-4291.584	4946.396
AM45	VSS						-5205.984	4946.396
AM46	VSS						-6120.384	4946.396
AM55	VSS						-10692.384	4946.396
AM60	VSS						-13435.584	4946.396



Table 9-1. U-Processor Ball List (Sheet 32 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AM61	VSS						-14349.984	4946.396
AM68	VSS						-18038.572	5055.616
AM71	VSS						-19989.292	5154.676
AM8	VSS						15825.216	4946.396
AN20	VSS						9424.416	5596.636
AN23	VSS						6681.216	5596.636
AN28	VSS						3938.016	5596.636
AN30	VSS						3023.616	5596.636
AN32	VSS						2109.216	5596.636
AN33	VSS						1194.816	5596.636
AN35	VSS						280.416	5596.636
AN37	VSS						-633.984	5596.636
AN38	VSS						-1548.384	5596.636
AN40	VSS						-2462.784	5596.636
AN42	VSS						-3377.184	5596.636
AN58	VSS						-12521.184	5596.636
AN63	VSS						-15264.384	5596.636
AP10	VSS						14910.816	6246.876
AP18	VSS						10338.816	6246.876
AP20	VSS						9424.416	6246.876
AP23	VSS						6681.216	6246.876
AP28	VSS						3938.016	6246.876
AP32	VSS						2109.216	6246.876
AP35	VSS						280.416	6246.876
AP38	VSS						-1548.384	6246.876
AP42	VSS						-3377.184	6246.876
AP58	VSS						-12521.184	6246.876
AP63	VSS						-15264.384	6246.876
AP68	VSS						-18038.572	6331.966
AP70	VSS						-19257.772	6331.966
AR11	VSS						13996.416	6897.116
AR15	VSS						12167.616	6897.116
AR16	VSS						11253.216	6897.116
AR20	VSS						9424.416	6897.116
AR23	VSS						6681.216	6897.116
AR28	VSS						3938.016	6897.116
AR35	VSS						280.416	6897.116
AR42	VSS						-3377.184	6897.116



Table 9-1. U-Processor Ball List (Sheet 33 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AR43	VSS						-4291.584	6897.116
AR45	VSS						-5205.984	6897.116
AR46	VSS						-6120.384	6897.116
AR48	VSS						-7034.784	6897.116
AR5	VSS						17654.016	6897.116
AR50	VSS						-7949.184	6897.116
AR52	VSS						-8863.584	6897.116
AR53	VSS						-9777.984	6897.116
AR55	VSS						-10692.384	6897.116
AR58	VSS						-12521.184	6897.116
AR63	VSS						-15264.384	6897.116
AR8	VSS						15825.216	6897.116
AT2	VSS						19338.798	7444.74
AT20	VSS						9424.416	7547.356
AT23	VSS						6681.216	7547.356
AT28	VSS						3938.016	7547.356
AT35	VSS						280.416	7547.356
AT4	VSS						18363.438	7444.74
AT42	VSS						-3377.184	7547.356
AT56	VSS						-11606.784	7547.356
AT58	VSS						-12521.184	7547.356
AT63	VSS						-15264.384	7547.356
AT68	VSS						-18038.572	7509.256
AT71	VSS						-19989.292	7509.256
AU10	VSS						14910.816	8197.596
AU15	VSS						12167.616	8197.596
AU20	VSS						9424.416	8197.596
AU32	VSS						2109.216	8197.596
AU38	VSS						-1548.384	8197.596
AV1	VSS						20314.158	8827.516
AV68	VSS						-18028.92	8711.438
AV69	VSS						-19013.932	8901.176
AV70	VSS						-19664.172	8901.176
AV71	VSS						-20314.412	8901.176
AW10	VSS						14752.828	9038.336
AW12	VSS						13565.124	9038.336
AW14	VSS						12332.208	9038.336
AW16	VSS						11144.504	9038.336



Table 9-1. U-Processor Ball List (Sheet 34 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
AW18	VSS						9911.588	9038.336
AW21	VSS						8723.884	9038.336
AW23	VSS						7465.568	9038.336
AW26	VSS						6264.148	9038.336
AW28	VSS						4987.798	9038.336
AW30	VSS						3711.448	9038.336
AW32	VSS						2484.628	9038.336
AW34	VSS						1283.208	9038.336
AW36	VSS						6.858	9038.336
AW38	VSS						-1269.492	9038.336
AW41	VSS						-2470.912	9038.336
AW43	VSS						-3672.332	9038.336
AW45	VSS						-4948.682	9038.336
AW47	VSS						-6162.802	9038.336
AW49	VSS						-7355.332	9038.336
AW51	VSS						-8547.862	9038.336
AW53	VSS						-9761.982	9038.336
AW55	VSS						-11038.332	9038.336
AW57	VSS						-12239.752	9038.336
AW6	VSS						17130.268	9038.336
AW60	VSS						-13441.172	9038.336
AW62	VSS						-14717.522	9038.336
AW64	VSS						-15993.872	9038.336
AW66	VSS						-17093.184	8900.414
AW8	VSS						15985.744	9038.336
AY66	VSS						-17220.692	9688.576
B10	VSS						14988.794	-10338.816
B14	VSS						12510.77	-10338.816
B18	VSS						10032.746	-10338.816
B22	VSS						7554.722	-10338.816
B30	VSS						2598.674	-10338.816
B34	VSS						120.65	-10338.816
B39	VSS						-2357.374	-10338.816
B44	VSS						-4835.398	-10338.816
B48	VSS						-7313.422	-10338.816
B53	VSS						-9791.446	-10338.816
B58	VSS						-12269.47	-10338.816
B62	VSS						-14747.494	-10338.816



Table 9-1. U-Processor Ball List (Sheet 35 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
B66	VSS						-17225.518	-10338.816
B71	VSS						-20314.412	-10851.896
BA1	VSS						20314.158	10851.896
BA10	VSS						14752.828	10257.536
BA14	VSS						12332.208	10257.536
BA18	VSS						9911.588	10257.536
BA2	VSS						19685	10684.51
BA23	VSS						7465.568	10257.536
BA28	VSS						4987.798	10257.536
BA32	VSS						2484.628	10257.536
BA36	VSS						6.858	10257.536
BA41	VSS						-2470.912	10257.536
BA45	VSS						-4948.682	10257.536
BA49	VSS						-7355.332	10338.816
BA53	VSS						-9761.982	10257.536
BA57	VSS						-12239.752	10257.536
BA6	VSS						17173.448	10257.536
BA62	VSS						-14717.522	10257.536
BA66	VSS						-17220.692	10338.816
BA71	VSS						-20314.412	10851.896
BB18	VSS						9911.588	10989.056
BB26	VSS						6165.088	10989.056
BB30	VSS						3810.508	10989.056
BB34	VSS						1184.148	10989.056
BB38	VSS						-1170.432	10989.056
BB43	VSS						-3771.392	10989.056
BB55	VSS						-10939.272	10989.056
BB6	VSS						17173.448	10989.056
BB60	VSS						-13540.232	10989.056
BB64	VSS						-15894.812	10989.056
BB67	VSS						-17901.412	11314.176
BB70	VSS						-19852.132	11314.176
C1	VSS						20314.158	-10348.976
C25	VSS						5752.338	-10013.696
C5	VSS						18048.478	-10013.696
D10	VSS						14988.794	-9322.816
D11	VSS						14313.154	-9363.456
D14	VSS						12510.77	-9322.816



Table 9-1. U-Processor Ball List (Sheet 36 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
D18	VSS						10032.746	-9322.816
D22	VSS						7554.722	-9322.816
D25	VSS						5752.338	-9363.456
D26	VSS						5076.698	-9322.816
D30	VSS						2598.674	-9322.816
D34	VSS						120.65	-9322.816
D39	VSS						-2357.374	-9322.816
D44	VSS						-4835.398	-9322.816
D45	VSS						-5511.038	-9363.456
D47	VSS						-6637.782	-9363.456
D48	VSS						-7313.422	-9322.816
D53	VSS						-9791.446	-9322.816
D58	VSS						-12269.47	-9322.816
D6	VSS						17441.418	-9322.816
D62	VSS						-14747.494	-9322.816
D66	VSS						-17225.518	-9322.816
D69	VSS						-18561.812	-8971.026
E11	VSS						13996.416	-8591.296
E15	VSS						12167.616	-8591.296
E18	VSS						10338.816	-8591.296
E21	VSS						8510.016	-8591.296
E46	VSS						-6120.384	-8591.296
E50	VSS						-7949.184	-8591.296
E53	VSS						-9777.984	-8591.296
E56	VSS						-11606.784	-8591.296
E6	VSS						16739.616	-8591.296
E65	VSS						-16331.184	-8654.796
E71	VSS						-20314.412	-8901.176
F1	VSS						19989.038	-8465.82
F13	VSS						13082.016	-7941.056
F2	VSS						19338.798	-8465.82
F22	VSS						7595.616	-7941.056
F23	VSS						6681.216	-7941.056
F27	VSS						4852.416	-7941.056
F28	VSS						3938.016	-7941.056
F32	VSS						2109.216	-7941.056
F33	VSS						1194.816	-7941.056
F35	VSS						280.416	-7941.056



Table 9-1. U-Processor Ball List (Sheet 37 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
F37	VSS						-633.984	-7941.056
F38	VSS						-1548.384	-7941.056
F4	VSS						18363.438	-8465.82
F40	VSS						-2462.784	-7941.056
F42	VSS						-3377.184	-7941.056
F68	VSS						-18561.812	-8320.024
F8	VSS						15825.216	-7941.056
G10	VSS						14910.816	-7290.816
G22	VSS						7595.616	-7290.816
G43	VSS						-4291.584	-7290.816
G45	VSS						-5205.984	-7290.816
G48	VSS						-7034.784	-7290.816
G5	VSS						17654.016	-7290.816
G52	VSS						-8863.584	-7290.816
G55	VSS						-10692.384	-7290.816
G58	VSS						-12521.184	-7290.816
G6	VSS						16739.616	-7290.816
G60	VSS						-13435.584	-7290.816
G63	VSS						-15315.184	-7354.316
G66	VSS						-17347.184	-7354.316
H15	VSS						12167.616	-6640.576
H18	VSS						10338.816	-6640.576
H71	VSS						-19989.292	-7095.744
J11	VSS						13996.416	-5990.336
J13	VSS						13082.016	-5990.336
J25	VSS						5309.616	-6826.504
J28	VSS						3480.816	-6826.504
J32	VSS						1652.016	-6826.504
J35	VSS						-176.784	-6826.504
J38	VSS						-2005.584	-6826.504
J42	VSS						-3834.384	-6826.504
J8	VSS						15825.216	-5990.336
K16	VSS						11537.95	-5876.29
K18	VSS						10237.47	-5876.29
K22	VSS						7595.616	-6361.684
K61	VSS						-14349.984	-6361.684
K63	VSS						-15132.812	-6054.09
K64	VSS						-15783.052	-6054.09



Table 9-1. U-Processor Ball List (Sheet 38 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
K65	VSS						-16433.292	-6054.09
K66	VSS						-17083.532	-6054.09
K67	VSS						-17733.772	-6054.09
K68	VSS						-18351.754	-5846.064
K70	VSS						-19339.052	-5744.464
K71	VSS						-19989.292	-5744.464
L11	VSS						14334.236	-5340.096
L16	VSS						11537.95	-5038.09
L17	VSS						10887.71	-5038.09
L18	VSS						10237.47	-5038.09
L2	VSS						19338.798	-5814.06
L20	VSS						8936.99	-5038.09
L4	VSS						18363.438	-5814.06
L8	VSS						16284.956	-5340.096
N10	VSS						14984.476	-4400.296
N13	VSS						13033.756	-4400.296
N19	VSS						9587.23	-4199.89
N21	VSS						8286.75	-4199.89
N6	VSS						17585.436	-4400.296
N65	VSS						-16412.972	-4253.23
N68	VSS						-18363.692	-4253.23
P17	VSS						10887.71	-3361.69
P19	VSS						9587.23	-3361.69
P20	VSS						8936.99	-3361.69
P21	VSS						8286.75	-3361.69
R13	VSS						13033.756	-3333.496
R6	VSS						17585.436	-3333.496
T15	VSS						12188.19	-2523.49
T17	VSS						10887.71	-2523.49
T18	VSS						10237.47	-2523.49
T2	VSS						19338.798	-3162.3
T21	VSS						8286.75	-2523.49
T4	VSS						18363.438	-3162.3
U10	VSS						14984.476	-2266.696
U63	VSS						-15112.492	-2424.43
U64	VSS						-15762.732	-2424.43
U66	VSS						-17063.212	-2424.43
U67	VSS						-17713.452	-2424.43



Table 9-1. U-Processor Ball List (Sheet 39 of 39)

Ball #	Ball Name	DDR3L	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X[um]	Y[um]
U69	VSS						-19013.932	-2424.43
U70	VSS						-19664.172	-2424.43
V16	VSS						11537.95	-1685.29
V17	VSS						10887.71	-1685.29
V18	VSS						10237.47	-1685.29
W13	VSS						13033.756	-1199.896
W6	VSS						17585.436	-1199.896
W9	VSS						15634.716	-1199.896
Y17	VSS						10887.71	-847.09
Y19	VSS						9587.23	-847.09
Y20	VSS						8936.99	-847.09
Y21	VSS						8286.75	-847.09
E33	VSS_SENSE						1194.816	-8591.296
AE63	VSSOPC_SENSE						-15112.492	1233.17
AJ62	VSSEPIO_SENSE						-14643.862	3519.17
J69	VSSGT_SENSE						-19013.932	-6432.804
AL61	VSSGTx_SENSE						-13892.784	4473.956
AM22	VSSIO_SENSE						7595.616	4946.396
H21	VSSSA_SENSE						8510.016	-6640.576
BB15	WAKE#						11768.328	11314.176
A4	RSVD						18698.718	-11314.176
C4	RSVD						18614.898	-10336.276
E42	XCLK_BIASREF						-3377.184	-8591.296
E37	XTAL24_IN						-633.984	-8591.296
E35	XTAL24_OUT						280.416	-8591.296
AR56	ZVM#						-11606.784	6897.116

§ §



10 Y-Processor Ball Information

The Y-Processor is available in the BGA package (BGA1515). [Figure 10-1](#) through [Figure 10-6](#) provide a top view of the Ball map. [Table 10-1](#) provides the Ball list.



Figure 10-1. Y-Processor Ball Map (Top View, Upper-Left, Columns 64-44)

	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44		
BP	VDDQ		DDR0_BA[0]/ DDR0_CAB[14]/ DDR0_BA[0]	DDR0_ODT[0]			DDR0_MAL[17]/ DDR0_CAB[18]/ DDR0_MAL[11]		VDDQ	DDR1_DQ[201]/ DDR0_DQ[52]	DDR1_DQ[211]/ DDR0_DQ[53]		DDR1_DQ[221]/ DDR0_DQ[61]	VDDQ	VDDQ	DDR1_DQ[221]/ DDR0_DQ[60]	DDR_VTT_CNTL		DDR0_DQ[48]/ DDR1_DQ[32]				
BN	VDDQ					DDR0_MAL[10]/ DDR0_CAB[17]/ DDR0_MAL[10]			DDR0_PAR	DDR1_DQ[171]/ DDR0_DQ[56]	DDR1_DQ[181]/ DDR0_DQ[54]		DDR1_DQ[221]/ DDR0_DQ[54]	DDR1_DQ[231]/ DDR0_DQ[57]	DDR1_DQ[241]/ DDR0_DQ[58]	DDR1_DQ[251]/ DDR0_DQ[63]			DDR0_DQ[49]/ DDR1_DQ[33]		DDR0_DQ[53]/ DDR1_DQ[34]		
BM																							
BL	RSVD_TP		DDR0_CAS[7]/ DDR0_CAB[11]/ DDR0_MAL[15]	DDR0_BA[11]/ DDR0_CAB[6]/ DDR0_BA[11]			DDR0_MAL[4]		DDR1_DQ[161]/ DDR0_DQ[49]	DDR1_DQ[171]/ DDR0_DQ[51]		DDR1_DQ[221]/ DDR0_DQ[56]		DDR1_DQ[231]/ DDR0_DQ[58]	DDR1_DQ[241]/ DDR0_DQ[58]					DDR0_DQ[53]/ DDR1_DQ[37]			
BK						DDR0_MAL[13]/ DDR0_CAB[10]/ DDR0_MAL[13]					DDR1_DQ[181]/ DDR0_DQ[50]		DDR1_DQ[231]/ DDR0_DQ[55]	DDR1_DQ[241]/ DDR0_DQ[57]	DDR1_DQ[251]/ DDR0_DQ[62]				DDR0_DQ[51]/ DDR1_DQ[35]		DDR0_DQ[43]/ DDR1_DQ[38]		
BJ	DDR_RCO_MP[1]			DDR0_WE[12]/ DDR0_CAB[14]			DDR0_CS[1]			DDR1_DQ[161]/ DDR0_DQ[48]	DDR1_DQ[181]/ DDR0_DQ[50]		DDR1_DQ[251]/ DDR0_DQ[57]		DDR1_DQ[271]/ DDR0_DQ[59]					DDR0_DQ[54]/ DDR1_DQ[36]			
BH																							
BG				DDR0_MAL[14]/ DDR0_CAA[9]/ DDR0_BG[11]			DDR0_ALE_RT#			DDR0_DQ[211]/ DDR0_DQ[37]	DDR0_DQ[181]/ DDR0_DQ[34]		DDR0_DQ[251]/ DDR0_DQ[44]		DDR0_DQ[271]/ DDR0_DQ[45]			RSVD_TP			DDR0_DQ[45]/ DDR1_DQ[11]		
BF	DDR_RCO_MP[0]		DDR0_MAL[6]/ DDR0_CAA[12]/ DDR0_MAL[6]							DDR0_DQ[301]/ DDR0_DQ[39]		DDR0_DQ[321]/ DDR0_DQ[39]		DDR0_DQ[331]/ DDR0_DQ[41]	DDR0_DQ[341]/ DDR0_DQ[46]				DDR0_DQ[47]/ DDR1_DQ[15]		DDR0_DQ[46]/ DDR1_DQ[14]	DDR0_DQ[54]/ DDR1_DQ[31]	
BE							DDR0_CKE[2]			DDR0_DQ[161]/ DDR0_DQ[32]	DDR0_DQ[181]/ DDR0_DQ[35]		DDR0_DQ[251]/ DDR0_DQ[41]		DDR0_DQ[271]/ DDR0_DQ[43]						DDR0_DQ[45]/ DDR1_DQ[14]		
BD				DDR0_MAL[15]/ DDR0_CAA[18]/ DDR0_ACT[5]		DDR0_MAL[5]/ DDR0_CAA[17]/ DDR0_MAL[11]				DDR0_DQ[161]/ DDR0_DQ[32]	DDR0_DQ[181]/ DDR0_DQ[35]	DDR0_DQ[221]/ DDR0_DQ[38]		DDR0_DQ[251]/ DDR0_DQ[41]	DDR0_DQ[271]/ DDR0_DQ[47]				DDR0_DQ[41]/ DDR1_DQ[9]		DDR0_DQ[44]/ DDR1_DQ[12]	DDR0_DQ[54]/ DDR1_DQ[31]	
BC	DDR_RCO_MP[2]		DDR0_CKN[0]		DDR0_CKP[0]		DDR0_CKE[1]			DDR0_DQ[171]/ DDR0_DQ[33]	DDR0_DQ[201]/ DDR0_DQ[36]		DDR0_DQ[241]/ DDR0_DQ[40]		DDR0_DQ[261]/ DDR0_DQ[42]						DDR0_DQ[44]/ DDR1_DQ[12]		
BB		DDR0_MAL[3]		DDR0_MAL[2]/ DDR0_CAB[5]/ DDR0_MAL[2]			DDR0_CKE[0]																
BA			DDR0_CKP[1]		DDR0_CKN[1]				DDR0_MAL[12]/ DDR0_CAA[12]/ DDR0_MAL[12]					VDDQ	VDDQ	VDDQ	VDDQ	VDDQ	VDDQ	VDDQ	VDDQ	VDDQ	
AY																							
AW		DDR0_CS[0]		DDR0_CKE[3]		DDR0_MAL[5]/ DDR0_CAA[10]/ DDR0_MAL[5]	DDR0_MAL[7]/ DDR0_CAA[4]/ DDR0_MAL[7]		DDR0_MAL[7]/ DDR0_CAA[11]/ DDR0_MAL[9]	DDR0_MAL[9]/ DDR0_CAA[11]/ DDR0_MAL[9]		DDR1_VREF_DQ		VCCIO_DB_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R	
AV	VDDQ		DDR0_MAL[0]/ DDR0_CAB[9]/ DDR0_MAL[0]	DDR0_CAS[7]/ DDR0_CAB[13]/ DDR0_MAL[15]		DDR0_BA[2]/ DDR0_CAA[3]/ DDR0_BG[0]	DDR0_BA[7]/ DDR0_CAA[15]/ DDR0_BG[6]								VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		
AU																							
AT	VDDQ		DDR0_DQ[15]	DDR0_DQ[10]		DDR1_DQ[31]/ DDR0_DQ[21]	DDR1_DQ[0]/ DDR0_DQ[16]							VCCGT	VCCGT	VCCGT		VCCGT	VCCGT		VCCGT	VCCGT	
AR		DDR0_DQ[14]		DDR0_DQ[11]			DDR1_DQ[41]/ DDR0_DQ[20]	DDR1_DQ[17]/ DDR0_DQ[17]		DDR1_DQ[17]/ DDR0_DQ[17]		DDR1_DQ[17]/ DDR0_DQ[17]		DDR_VREF_CA									
AP			DDR0_DQ[SN1]	DDR0_DQ[SP1]			DDR1_DQ[SP0]/ DDR0_DQ[SP2]	DDR1_DQ[SN0]/ DDR0_DQ[SN2]															
AN		DDR0_DQ[13]		DDR0_DQ[12]			DDR1_DQ[21]/ DDR0_DQ[18]	DDR1_DQ[31]/ DDR0_DQ[19]		DDR1_DQ[31]/ DDR0_DQ[19]		DDR1_DQ[31]/ DDR0_DQ[19]		DDR0_VREF_DQ		VCCGT	VCCGT	VCCGT		VCCGT	VCCGT	VCCGT	
AM			DDR0_DQ[9]	DDR0_DQ[8]			DDR1_DQ[61]/ DDR0_DQ[22]	DDR1_DQ[71]/ DDR0_DQ[23]		DDR1_DQ[71]/ DDR0_DQ[23]		DDR1_DQ[71]/ DDR0_DQ[23]											
AL		DDR0_DQ[7]		DDR0_DQ[6]			DDR1_DQ[91]/ DDR0_DQ[25]	DDR1_DQ[111]/ DDR0_DQ[24]		DDR1_DQ[111]/ DDR0_DQ[24]		DDR1_DQ[111]/ DDR0_DQ[24]											
AK	VDDQ		DDR0_DQ[2]	DDR0_DQ[3]			DDR1_DQ[121]/ DDR0_DQ[28]	DDR1_DQ[131]/ DDR0_DQ[29]		DDR1_DQ[131]/ DDR0_DQ[29]		DDR1_DQ[131]/ DDR0_DQ[29]		VCCGT	VCCGT	VCCGT		VCCGT	VCCGT		VCCGT	VCCGT	
AJ		DDR0_DQ[SP0]		DDR0_DQ[SN0]			DDR1_DQ[SN1]/ DDR0_DQ[SN3]	DDR1_DQ[SP1]/ DDR0_DQ[SP3]				VCCGT											
AH	VDDQ		DDR0_DQ[4]	DDR0_DQ[1]			DDR1_DQ[101]/ DDR0_DQ[26]	DDR1_DQ[111]/ DDR0_DQ[27]															



Figure 10-2. Y-Processor Ball Map (Top View, Upper-Middle, Columns 43-23)

	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	
BP		VDDQ		VDDQ						VDDQ		VDDQ						VDDQ		VDDQ		
BN	DDR0_DQ[52]/DDR1_DQ[36]		DDR0_DQ[57]/DDR1_DQ[41]		DDR0_DQ[59]/DDR1_DQ[43]		DDR1_BA[2]/DDR1_CAA[5]/DDR1_BG[0]		DDR1_MA[14]/DDR1_CAA[9]/DDR1_BG[1]		DDR1_CKE[0]		DDR1_MA[9]/DDR1_CAA[11]/DDR1_MA[9]				DDR1_DQ[33]/DDR1_DQ[17]		DDR1_DQ[36]/DDR1_DQ[20]		DDR1_DQ[45]/DDR1_DQ[29]	
BM		DDR0_DQ[56]/DDR1_DQ[40]		DDR0_DQS N[7]/DDR1_DQS N[5]				DDR1_CKP[0]		DDR1_MA[15]/DDR1_CAA[8]/DDR1_ACT#		DDR1_MA[6]/DDR1_CAA[2]/DDR1_MA[6]		DDR1_CS#[0]		DDR1_DQ[32]/DDR1_DQ[16]		DDR1_DQS P[4]/DDR1_DQS P[2]		DDR1_DQ[40]/DDR1_DQ[24]		
BL	DDR0_DQ[50]/DDR1_DQ[34]		DDR0_DQ[61]/DDR1_DQ[45]		DDR0_DQ[52]/DDR1_DQ[46]		DDR1_MA[8]/DDR1_CAA[3]/DDR1_MA[8]										DDR1_DQ[37]/DDR1_DQ[21]		DDR1_DQ[35]/DDR1_DQ[19]		DDR1_DQ[44]/DDR1_DQ[28]	
BK		DDR0_DQ[60]/DDR1_DQ[44]		DDR0_DQS P[7]/DDR1_DQS P[5]				DDR1_CKN[0]		DDR1_MA[4]		DDR1_CKE[1]		DDR1_MA[5]/DDR1_CAA[0]/DDR1_MA[5]		DDR1_DQ[34]/DDR1_DQ[18]		DDR1_DQS N[4]/DDR1_DQS N[2]		DDR1_DQ[41]/DDR1_DQ[25]		
BJ	DDR0_DQ[55]/DDR1_DQ[39]		DDR0_DQ[58]/DDR1_DQ[42]		DDR0_DQ[63]/DDR1_DQ[47]		DDR1_MA[12]/DDR1_CAA[6]/DDR1_MA[12]		DDR1_MA[11]/DDR1_CAA[7]/DDR1_MA[11]		DDR1_CS#[1]		DDR1_MA[3]				DDR1_DQ[39]/DDR1_DQ[23]		DDR1_DQ[38]/DDR1_DQ[22]		DDR1_DQ[43]/DDR1_DQ[27]	
BH																	DDR1_CKE[3]					
BG	DDR0_DQ[42]/DDR1_DQ[10]		DDR0_DQ[34]/DDR1_DQ[2]		DDR0_DQ[38]/DDR1_DQ[6]		DDR1_MA[13]/DDR1_CAB[10]/DDR1_MA[13]		DDR1_MA[10]/DDR1_CAB[7]/DDR1_MA[10]		DDR1_CKE[2]		DDR1_MA[7]/DDR1_CAA[4]/DDR1_MA[7]				DDR1_DQ[52]		DDR1_DQ[50]		DDR1_DQ[61]	
BF		DDR0_DQ[36]/DDR1_DQ[4]		DDR0_DQS P[4]/DDR1_DQS P[0]				DDR1_MA[0]/DDR1_CAB[9]/DDR1_MA[0]		DDR1_RAS# / DDR1_CAB[3]/DDR1_MA[16]		DDR1_CKP[1]		DDR1_MA[2]/DDR1_CAB[5]/DDR1_MA[2]		DDR1_DQ[48]		DDR1_DQS P[6]		DDR1_DQ[56]		
BE	DDR0_DQ[45]/DDR1_DQ[13]		DDR0_DQ[39]/DDR1_DQ[7]		DDR0_DQ[35]/DDR1_DQ[3]		DDR1_CAS# / DDR1_CAB[1]/DDR1_MA[15]										DDR1_DQ[53]		DDR1_DQ[54]		DDR1_DQ[60]	
BD		DDR0_DQ[37]/DDR1_DQ[5]		DDR0_DQS N[4]/DDR1_DQS N[0]				DDR1_BA[11]/DDR1_CAB[6]/DDR1_BA[1]		DDR1_ALE RT#		DDR1_CKN[1]		DDR1_PAR		DDR1_DQ[49]		DDR1_DQS N[6]		DDR1_DQ[57]		
BC	DDR0_DQ[40]/DDR1_DQ[8]		DDR0_DQ[32]/DDR1_DQ[0]		DDR0_DQ[33]/DDR1_DQ[1]		DDR1_WE# / DDR1_CAB[12]/DDR1_MA[14]		DDR1_ODT[0]		DDR1_BA[0]/DDR1_CAB[4]/DDR1_BA[0]		DDR1_MA[11]/DDR1_CAB[8]/DDR1_MA[1]				DDR1_DQ[51]		DDR1_DQ[55]		DDR1_DQ[59]	
BB	VDDQ		VDDQ		VDDQ		VDDQ		VDDQ		VDDQ		VDDQ		VDDQ		VDDQ		VDDQ		VDDQ	TP5
AY	VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R	
AW		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		
AV		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		VCCIO_DD_R		
AU																						
AT	VCCGT		VCC	VCC		VCC		VCC	VCC		VCC	VCC		VCCSA_DD_R	VCCSA_DD_R		VCCIO		VCCIO		VCCIO_SE_NSE	VCCHDA
AR			VCC			VCCG1			VCCG1			VCC			VCCSA		VCCIO		VCCIO		VSSIO_SE_NSE	VCCSRAM_IP0
AP																						
AN	VCCGT		VCC			VCCG1			VCCG1			VCC		VCCSA	VCCSA		VCCIO		VCCIO			VCCSRAM_IP0
AM																						
AL			VCC			VCCG1			VCCG1			VCC			VCCSA		VCCIO		VCCIO			VCCSRAM_IP0
AJ	VCCGT		VCC			VCCG1			VCCG1			VCC		VCCSA	VCCSA		VCCIO		VCCIO			VCCSRAM_IP0
AH			VCC			VCCG1			VCCG1			VCC			VCCSA		VCCIO		VCCIO			



Figure 10-3. Y-Processor Ball Map (Top View, Upper-Right, Columns 22-1)

	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
BP			DRAM_RES ET#		RTCX2		PCH_OPIR COMP		PCH_PWR OK			SLP_LAN#		WAKE#		GPP_A5 / LFRAME# / ESPI_CS#		GPP_A4 / LAD3 / ESPI_I03		RSVD				
BN		DDR1_DQ[42] / DDR1_DQ[26]		RTCX1		PROC_POP IRCOMP		DSW_PWR OK			RTCST#		SLP_SUS#		GPP_A6 / SERIRQ				GPP_A16 / SD_1P8_5 EL	RSVD		TP4		
BM	DDR1_DQ[SN(5) / DDR1_DQ[SN(3)]																							
BL		DDR1_DQ[47] / DDR1_DQ[31]		HDA_RST# / I2S1_SCL_K		HDA_SD1I / I2S1_RXD		HDA_SD10 / I2S0_RXD			I2S1_SFR_M		GPP_A0 / RCIN#					GPP_A13 / SUSWARN# / SUSPWRD NACK		GPP_A17 / SD_PWR_EN# / ISH_GP7		GPP_A21 / ISH_GP3		
BK	DDR1_DQ[SP(5) / DDR1_DQ[SP(3)]			HDA_BLK / I2S0_SCL_K		HDA_SDO / I2S0_TXD				I2S1_TXD		GPP_A1 / LAD0 / ESPI_I00												
BJ	DDR1_DQ[45] / DDR1_DQ[30]		HDA_SYNC / I2S0_SFR_M		TP2		TP1				RSRST#		GPP_A9 / CLKOUT_L PCO / ESPI_CLK		GPP_A2 / LAD1 / ESPI_I01			GPP_A14 / SUS_STAT# / ESPI_RESE T#		Sx_EX-IT_HOLD0 FF# / GPP_A12 / BM_BUSY# / ISH_GP6		GPP_A22 / ISH_GP4		GPP_A20 / ISH_GP2
BH				SRTRCST#		GP09 / SLP_WLAN#		GPD10 / SLP_S5#				GPP_A8 / CLKRUN#												
BG		DDR1_DQ[58]		INTRUDER#									GPP_A3 / LAD2 / ESPI_I02											
BF	DDR1_DQ[SN(7)]			RSVD		GP05 / SLP_S4#		GP03 / PWRBTN#				GPP_A18 / ISH_GP0		GPP_A15 / SUSACK#		GPP_A11 / PME#		GPP_A10 / CLKOUT_L PC1		GPP_A7 / PIRQA#			SD_RCOMP	
BE		DDR1_DQ[63]		RSVD		GP06 / SLP_A#		GP02 / LAN_WAKE#																
BD	DDR1_DQ[SP(7)]			RSVD		GP00 / BATLOW#		GP01 / ACPRESEN				GPP_B7 / SRCCLKRE_Q2#		GPP_B3 / CPU_GP2				GPP_B2 / VRALERT#		GPP_A23 / ISH_GP5		GPP_A19 / ISH_GP1		
BC		DDR1_DQ[62]		RSVD			GP01 / LANPHYC					GPP_B4 / CPU_GP3		GPP_B12 / SLP_S0#		GPP_B11 / EXT_P_WR_GATE#		GPP_B10 / SRCCLKRE_Q3#		GPP_B15 / GSP10_CS#			EMMC_RC_OMP	
BB				RSVD		GP07 / RSVD		RSVD			GPP_B1 / CORE_VID_1		GPP_B5 / SRCCLKRE_Q0#		GPP_B13 / PLTRST#			GPP_B23 / SMLTALER T# / PCHHOT#		GPP_B18 / GSP10_MO SI		GPP_B19 / GSP11_CS#		
BA		RSVD		RSVD		RSVD_TP		GP08 / SUSCLK			GPP_B0 / CORE_VID_0													
AY	TP6		RSVD		RSVD_TP			GP04 / SLP_S3#																
AW										GPP_B20 / GSP11_CL_K		GPP_B16 / GSP10_CL_K		GPP_B22 / GSP11_MO SI		GPP_B17 / GSP10_MI SO		GPP_B21 / GSP11_MI SO					VCCGPPB	
AV	VCCDA			DCPRTC				VCCSPI		SPI0_I03		SPI0_I02		GPP_B6 / SRCCLKRE_Q1#		GPP_B9 / SRCCLKRE_Q4#		GPP_B8 / SRCCLKRE_Q3#		GPP_B14 / SPKR			VCCGPPB	
AU										SPI0_MIS_0		SPI0_CLK		SPI0_CS2#		SPI0_CS1#		SPI0_CS0#					VCCGPPA	
AT		VCCPRIM_1P0		VCCRTC	DCPRTC		VCCPRIM_CORE	VCCSPI		GPP_F1 / I2S2_SFR_M		GPP_F0 / I2S2_SCL_K		GPP_F11 / I2C5_SCL_7 / ISH_I2C2_SCL		GPP_F7 / I2C3_SCL		GPP_F3 / I2S2_RXD			SPI0_MOS_I		VCCGPPA	
AR		VCCPRIM_1P0		VCCRTC			VCCPRIM_CORE																	
AP										VCCGPPG		GPP_F2 / I2S2_TXD		GPP_F14 / EMMC_DA_TA1		GPP_F5 / I2C2_SCL		GPP_F6 / I2C3_SDA		GPP_F4 / I2C2_SDA			VCCGPPP	
AN								VCCGPPG		GPP_F13 / EMMC_DA_TA0		GPP_F15 / EMMC_DA_TA2		GPP_F10 / EMMC_DA_TA7		GPP_F9 / I2C4_SCL		GPP_F8 / I2C4_SDA					VCCGPPP	
AM									VCCDSW_3P3		GPP_F12 / EMMC_CM_D		GPP_F17 / EMMC_DA_TA4		GPP_F10 / I2C5_SDA_7 / ISH_I2C2_SDA		USB2P_2		USB2N_2				DCPDSW_1P0	
AL				VCCPRIM_CPRIM_3P3	VCCPRIM_1P0			VCCDSW_3P3		GPP_F18 / EMMC_DA_TA5		GPP_F21 / EMMC_RCL_K		GPP_F22 / EMMC_CLK		USB2N_3		USB2P_3					DCPDSW_1P0	
AK		VCCPRIM_3P3		VCCRT_CPRIM_3P3	VCCPRIM_1P0																			
AJ										GPP_F19 / EMMC_DA_TA6		GPP_F16 / EMMC_DA_TA3		GPP_F23		USB2N_1		USB2P_1					VCCGPPP	
AH		VCCPRIM_3P3		VCCPRIM_1P0	VCCPRIM_1P0			VCCPRIM_1P0		VCCPRIM_1P0		GPP_G1 / SD_DATA0		GPP_G0 / SD_CMD		RSVD		USB2N_5		USB2P_5			VCCGPPP	



Figure 10-4. Y-Processor Ball Map (Top View, Lower-Left, Columns 64-44)

	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	
AG		DDR0_DQ[5]		DDR0_DQ[0]				DDR1_DQ[15]	DDR0_DQ[31]	DDR1_DQ[14]	DDR0_DQ[30]	VCCGT										
AF														VCCGT	VCCGT	VCCGT		VCCGT	VCCGT			VCCGT
AE		VCCGT		VCCGT		VCCGT		VCCGT		VCCGT		VCCGT										
AD	VCCGT		VCCGT		VCCGT		VCCGT		VCCGT		VCCGT											
AC		VCCGT		VCCGT		VCCGT		VCCGT		VCCGT		VCCGT		VCCGT	VCCGT	VCCGT		VCCGT	VCCGT			VCCGT
AB	VCCGT		VCCGT		VCCGT		VCCGT		VCCGT		VCCGT											
AA													VCCGT									
Y	VCCGT		VCCGT		VCCGT		VCCGT		VCCGT		VCCGT		VCCGT	VCCGT	VCCGT	VCCGT		VCCGT	VCCGT			VCCGT
W		VCCGT		VCCGT		VCCGT		VCCGT		VCCGT		VCCGT										
V	VCCGT		VCCGT		VCCGT		VCCGT		VCCGT		VCCGT											
U		VCCGT		VCCGT		VCCGT		VCCGT		VCCGT		VCCGT										
T												VCCGT			VCCGT	VCCGT	VCCGT		VCCGT	VCCGT		VCCGT
R		VCC		VCC		VCC		VCC		VCC		VCCGT			VCCGT							
P	VCC		VCC		VCC		VCC		VCC		VCC		VSSGT_SE_NSE									
N		VCC		VCC		VCC		VCC		VCC		VCC	VCCGT_SE_NSE		VCCGT		VCCGT		VCCGT			VCCGT
M	VCC		VCC		VCC		VCC		VCC		VCC		VCC	VCC	VCC	VCC		VCC		VCC		VCC
L		VCC									VCC	VCC	VCC	VCC	VCC		VCC		VCC		VCC	VCC
K																						
J	VCC				CFG[12]		CFG[13]		CFG[19]		CFG[16]		CFG[2]		BPM#[1]		PROCHOT#				EDP_TXN[2]	EDP_TXN[1]
H		VCC		CFG[14]		CFG[15]		CFG[4]		CFG[3]		CFG[3]		BPM#[0]		CATERR#		THERMTRIP#			EDP_TXN[0]	EDP_TXN[1]
G						CFG[9]		CFG[18]		CFG[17]		CFG[0]		CFG[0]		BPM#[3]		PROC_TDO			EDP_TXP[2]	EDP_TXP[1]
F	VCC			CFG[11]				CFG[7]		CFG[1]		CFG[1]		BPM#[2]		PECL		PROC_TRST#			EDP_TXP[0]	
E																						
D	VCC			CFG[8]				CFG[10]		CFG[5]		PROC_TCK		PROC_PRODY#		RSVD				DDI1_TXP[3]		DDI1_TXP[2]
C					PROC_TMS			CFG[6]		PROC_TDI		PCH_TRST#		PCH_JTAG_TDI				DDI1_TXN[1]		DDI1_TXP[0]		DDI2_TXP[1]
B	VCC		SKTOCC#	VCCST_PWRGD		VIDALERT#			PROC_PREQ#		PCH_JTAG_TCK		PCH_JTAG_TDO		JTAGX			DDI1_TXN[3]		DDI1_TXN[2]		DDI1_TXN[1]
A	VCC		PROCPWRGD	STP_PMODE		VIDSOUT		VIDSCK		CFG_RCOMP		PCH_JTAG_TMS		eDP_RCOMP				DDI1_TXP[1]		DDI1_TXN[0]		DDI2_TXN[1]



Figure 10-5. Y-Processor Ball Map (Top View, Lower-Middle, Columns 43-23)

	43	42	41	40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	
AG																						
AF	VCCGT		VCC			VCCG1			VCCG1			VCC		VCCSA	VCCSA		VCCPLL_0 C	VCCIO		VCCIO		
AE			VCC	VCC		VCC		VCC	VCC		VCC	VCC			VCCSA		VCCPLL_0 C	VCCIO		VCCIO	VCCIO	
AD																						
AC	VCCGT		VCC			VCCG0			VCCG0			VCC		VCCSA	VCCSA			VCCSTG		VCCIO	VCCIO	
AB																						
AA			VCC			VCCG0			VCCG0			VCC			VCCSA			VCCSTG				VCCSRAM 1P0
Y	VCCGT		VCC			VCCG0			VCCG0			VCC		VCCSA	VCCSA			VCCST				VCCCLK3
W																						
V			VCC			VCCG0			VCCG0			VCC			VCCSA			VCCST				VCCCLK3
U																						
T	VCCGT		VCC			VCCG0			VCCG0			VCC		VCCSA	VCCSA		VCCPLL	VCCSTG				
R			VCC			VCCG0			VCCG0			VCC			VCCSA		VCCPLL	VCCSTG				VCCCLK5
P																						
N		VCC		VCC		VCC		VCC		VCC		VCC			VCCSA		VSSSA_SE NSE					
M	VCC		VCC		VCC		VCC		VCC		VCC		VCCSA		VCCSA_SE NSE		RSVD		RSVD		RSVD	RSVD
L		VCC		VCC		RSVD		RSVD		VCC_SENS E		VSS_SENS E		VCCSA		RSVD		RSVD		RSVD		RSVD
K																						
J		EDP_AUXN		DDI2_AUX N		CLKOUT_P- CIE_N3		CLKOUT_P- CIE_N2		CLKOUT_IT PXDP_N		CSI2_DN3		CSI2_DN2		PCI_E9_TXP		PCI_E7_TXP / SATA0_TXP		PCI_E5_TXP		
H	EDP_TXN[3]		DDI1_AUX N		CLKOUT_P- CIE_N5		CLKOUT_P- CIE_N4		CLKOUT_P- CIE_N1		CSI2_DP1		CSI2_CLKN 0		CSI2_DN0		PCI_E10_TX P		PCI_E8_TXP / SATA1A_TX P		PCI_E6_TXP	
G		EDP_AUXP		DDI2_AUX P		CLKOUT_P- CIE_P3		CLKOUT_P- CIE_P2		CLKOUT_IT PXDP_P		CSI2_DP3		CSI2_DP2		PCI_E9_TXN		PCI_E7_TXN / SATA0_TXN		PCI_E5_TXN		
F	EDP_TXN[3]		DDI1_AUX P		CLKOUT_P- CIE_P5		CLKOUT_P- CIE_P4		CLKOUT_P- CIE_P1		CSI2_DN1		CSI2_CLKP 0		CSI2_DP0		PCI_E10_TX N		PCI_E8_TXN / SATA1A_TX N		PCI_E6_TXN	
E																						
D	DDI2_TXN[3]		DDI2_TXN[2]		CSI2_CLKN 3		CSI2_DN1 0		CSI2_DN8		CSI2_DN7		CSI2_CLKN 1		CSI2_DN4		PCI_E10_RX P		PCI_E8_RXP / SATA1A_R XP		PCI_E6_RXP	
C		DDI2_TXN[0]			CSI2_DN1 1		CSI2_DN9		CSI2_CLKN 2		CSI2_DN5		CSI2_DN6		PCI_E9_RXN		PCI_E7_RXN / SATA0_RX N		PCI_E5_RXN			
B	DDI2_TXN[3]		DDI2_TXN[2]		CSI2_CLKP 3		CSI2_DP10		CSI2_DP8		CSI2_DP7		CSI2_CLKP 1		CSI2_DP4		PCI_E10_RX N		PCI_E8_RXN / SATA1A_R XN		PCI_E6_RXN	
A		DDI2_TXN[0]		EDP_DISP_ UTIL		CSI2_DP11		CSI2_DP9		CSI2_CLKP 2		CSI2_DP5		CSI2_DP6		PCI_E9_RXP		PCI_E7_RXP / SATA0_RXP		PCI_E5_RXP		




Figure 10-6. Y-Processor Ball Map (Top View, Lower-Right, Columns 22-1)

	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
AG											GPP_G2 / SD_DATA1		GPP_G6 / SD_CLK		GPP_G5 / SD_GD#		USB2N_9		USB2P_9		VCCPGPPD	
AF				VCCPRIM_CORE	VCCPRIM_CORE							GPP_G4 / SD_DATA3		GPP_G3 / SD_DATA2		USB2_ID		USB2N_7		USB2P_7		VCCPGPPD
AE				VCCPRIM_CORE	VCCPRIM_CORE		VCCCATS	VCCCATS			GPP_G7 / SD_WP						USB2_VBUSSENSE					
AD											GPP_C16 / I2C0_SDA		GPP_C23 / UART2_CT S#		GPP_C21 / UART2_TX D		GPP_C20 / UART2_RX D		GPP_C22 / UART2_RT S#		VCCPRIM_3P3	
AC											GPP_C0 / SMBCLK		GPP_C4 / SMLDATA		GPP_C8 / UART0_RX D		GPP_C12 / UART1_RX D / ISH_UART 1_RXD		GPP_C13 / UART1_TX D / ISH_UART 1_TXD		VCCPRIM_3P3	
AB											GPP_C19 / I2C1_SCL		GPP_C18 / I2C1_SDA		GPP_C14 / UART1_RT S# / ISH_UART 1_RTS#		GPP_C15 / UART1_CT S# / ISH_UART 1_CTS#		GPP_C17 / I2C0_SCL		VCCPGPPE	
AA	VCCSRAM_IP0		VCCAPLL_IP0	VCCAPLL_IP0			VCCPRIM_IP0	VCCPRIM_IP0			GPP_C11 / UART0_CT S#		GPP_C10 / UART0_RT S#		GPP_C9 / UART0_TX D		GPP_C5 / SMLALER T#		GPP_C6 / SMLICK		VCCPGPPE	
Y	VCCCLK4		VCCCLK2	VCCCLK1																		
W											GPP_D21		GPP_C7 / SMLDATA		GPP_C2 / SMBALERT #		GPP_C1 / SMBDATA		GPP_C3 / SMLDCLK		VCCMPHYA_ON_IP0	
V	VCCCLK4		VCCCLK2	VCCCLK1		VCCAM_PHYPLL_IP0	VCCAM_PHYPLL_IP0					GPP_D20 / DMIC_DAT A0		GPP_D16 / ISH_UART 0_RXD / SMLBALE RT#		GPP_D22		GPP_D23 / I2S_MCLK		GPP_D19 / DMIC_CLK 0		VCCMPHYA_ON_IP0
U											GPP_D17 / DMIC_CLK 1		GPP_D13 / ISH_UART 0_RXD / SMLDATAB		GPP_D18 / DMIC_DAT A1		GPP_D15 / ISH_UART 0_RTS#		GPP_D14 / ISH_UART 0_TXD / SMLDCLK		VCCMPHYG_T_IP0	
T				VCCCLK6			VCCMPHYG_T_IP0	VCCMPHYG_T_IP0				GPP_D12		GPP_D7 / ISH_I2C1_SDA		GPP_D10		GPP_D11		GPP_D8 / ISH_I2C1_SCL		VCCMPHYG_T_IP0
R	VCCCLK5		VCCCLK6				VCCAPLLE_BB_IP0	VCCAPLLE_BB_IP0		RSVD												
P										RSVD		GPP_D9		GPP_D1		GPP_D5 / ISH_I2C0_SDA		GPP_D6 / ISH_I2C0_SCL		GPP_D3		XCLK_BIA_SREF
N											GPP_E9 / USB2_OC0 #		GPP_E2 / SATAXPICIE 1 / SATAGP2		GPP_D2		GPP_D0		GPP_D4 / FLASHTR1 S		USB2_CO_MP	
M	RSVD		RSVD		RSVD		RSVD				GPP_E10 / DMIC_OCL #		GPP_E7 / CPU_GP1		GPP_E15 / DDPB_HP D2		GPP_E22					XTAL24_IN
L	RSVD		RSVD		RSVD		RSVD						GPP_E14 / DDPB_HP D1		GPP_E6 / DEVSLP2		GPP_E18 / DDPB_C_TRLCLK		GPP_E23			XTAL24_O_UT
K										RSVD												
J	PCIE3_TXP		PCIE1_TXP / USB3_5_T_XP		USB3_3_T_XP		USB3_1_T_XP					GPP_E1 / SATAXPICIE 1 / SATAGP1										SYS_PWR_OK
H		PCIE4_TXP		PCIE2_TXP / USB3_6_T_XP		USB3_4_T_XP		USB3_2_T_XP / SSIC_TXP			RSVD		GPP_E5 / DEVSLP1		GPP_E8 / SATALED#		GPP_E19 / DDPB_C_TRLDATA		GPP_E20 / DDPB_C_TRLCLK		SYS_RESE_T#	
G		PCIE1_TXN / USB3_5_T_XN		PCIE2_TXN / USB3_6_T_XN		USB3_3_T_XN		USB3_1_T_XN				GPP_E0 / SATAXPICIE 0 / SATAGP0										
F		PCIE4_TXN		PCIE2_TXN / USB3_6_T_XN		USB3_4_T_XN		USB3_2_T_XN / SSIC_TXN			CL_CLK		GPP_E4 / DEVSLP0		GPP_E11 / USB2_OC2 #		GPP_E16 / DDPB_C_TRLCLK		GPP_E21 / DDPB_C_TRLDATA		RSVD	RSVD
E												GPP_E3 / CPU_GP0										
D		PCIE4_RXP		PCIE2_RXP / USB3_6_R_XP		USB3_4_R_XP		USB3_2_R_XP / SSIC_RXP			CL_DATA									eDP_BKLE_N	eDP_VDDE_N	
C	PCIE3_RXN		PCIE1_RXN / USB3_5_R_XN		USB3_3_R_XN		USB3_1_R_XN					GPP_E13 / DDPB_HP D0										
B		PCIE4_RXN		PCIE2_RXN / USB3_6_R_XN		USB3_4_R_XN		USB3_2_R_XN / SSIC_RXN			CL_RST#		PCIE_RCO_MPP		GPP_E12 / USB2_OC3 #		eDP_BKLC_TL		RSVD	RSVD		
A	PCIE3_RXP		PCIE1_RXP / USB3_5_R_XP		USB3_3_R_XP		USB3_1_R_XP					CSI2_COM_P		PCIE_RCO_MPN		GPP_E17 / EDP_HP D						



Table 10-1. Y-Processor Ball List (Sheet 1 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
A11	CSI2_COMP						6763.51	-7541.01
A14	VSS						6119.37	-7541.01
A16	USB3_1_RXP						5475.22	-7541.01
A18	USB3_3_RXP						4831.08	-7541.01
A20	PCIE1_RXP / USB3_5_RXP						4186.94	-7541.01
A22	PCIE3_RXP						3542.79	-7541.01
A24	PCIE5_RXP						2898.65	-7541.01
A26	PCIE7_RXP / SATA0_RXP						2254.5	-7541.01
A28	PCIE9_RXP						1610.36	-7541.01
A30	CSI2_DP6						966.22	-7541.01
A32	CSI2_DP5						322.07	-7541.01
A34	CSI2_CLKP2						-322.07	-7541.01
A36	CSI2_DP9						-966.22	-7541.01
A38	CSI2_DP11						-1610.36	-7541.01
A40	EDP_DISP_UTIL						-2254.5	-7541.01
A42	DDI2_TXN[0]						-2898.65	-7541.01
A44	DDI2_TXN[1]						-3542.79	-7541.01
A46	DDI1_TXN[0]						-4186.94	-7541.01
A48	DDI1_TXP[1]						-4831.08	-7541.01
A5	VSS						8401.05	-7541.01
A50	eDP_RCOMP						-5475.22	-7541.01
A52	PCH_JTAG_TMS						-6119.37	-7541.01
A54	CFG_RCOMP						-6763.51	-7541.01
A56	VIDSCK						-7407.66	-7541.01
A58	VIDSOUT						-7953.09	-7541.01
A60	ITP_PMODE						-8401.05	-7541.01
A62	PROCPWRGD						-8855.71	-7541.01
A64	VCC						-9310.37	-7541.01
A7	GPP_E17 / EDP_HPD						7946.39	-7541.01
A9	PCIE_RCOMP						7407.66	-7541.01
AA10	GPP_C10 / UART0_RTS#						7067.55	-1932.43
AA12	GPP_C11 / UART0_CTS#						6574.79	-1932.43
AA15	VCCPRIM_1P0						5846.1	-1869.71
AA16	VCCPRIM_1P0						5350.8	-1869.71
AA18	VCCAPLL_1P0						4855.5	-1869.71
AA19	VCCAPLL_1P0						4360.2	-1869.71
AA2	VCCPGPPE						9038.59	-1932.43
AA21	VCCSRAM_1P0						3864.9	-1869.71
AA23	VCCSRAM_1P0						3369.6	-1869.71
AA24	VSS						2874.3	-1869.71
AA26	VCCSTG						2379	-1869.71
AA27	VSS						1883.7	-1869.71



Table 10-1. Y-Processor Ball List (Sheet 2 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
AA29	VCCSA						1388.4	-1869.71
AA30	VSS						893.1	-1869.71
AA32	VCC						397.8	-1869.71
AA33	VSS						-97.5	-1869.71
AA35	VCCG0						-592.8	-1869.71
AA36	VSS						-1088.1	-1869.71
AA38	VCCG0						-1583.4	-1869.71
AA4	GPP_C6 / SML1CLK						8545.83	-1932.43
AA40	VSS						-2078.7	-1869.71
AA41	VCC						-2574	-1869.71
AA43	VSS						-3069.3	-1869.71
AA44	VSS						-3564.6	-1869.71
AA46	VSS						-4059.9	-1869.71
AA47	VSS						-4555.2	-1869.71
AA49	VSS						-5050.5	-1869.71
AA50	VSS						-5545.8	-1869.71
AA51	VSS						-6041.1	-1869.71
AA53	VCCGT						-6574.79	-1932.43
AA55	VSS						-7067.55	-1932.43
AA57	VSS						-7560.31	-1932.43
AA59	VSS						-8053.07	-1932.43
AA6	GPP_C5 / SML0ALERT#						8053.07	-1932.43
AA61	VSS						-8545.83	-1932.43
AA63	VSS						-9038.59	-1932.43
AA8	GPP_C9 / UART0_TXD						7560.31	-1932.43
AB1	VCCPGPPE						9310.37	-1610.36
AB11	GPP_C19 / I2C1_SCL						6821.17	-1610.36
AB13	VSS						6328.41	-1605.28
AB3	GPP_C17 / I2C0_SCL						8792.21	-1610.36
AB5	GPP_C15 / UART1_CTS# / ISH_UART1_CTS#						8299.45	-1610.36
AB54	VCCGT						-6821.17	-1610.36
AB56	VCCGT						-7313.93	-1610.36
AB58	VCCGT						-7806.69	-1610.36
AB60	VCCGT						-8299.45	-1610.36
AB62	VCCGT						-8792.21	-1610.36
AB64	VCCGT						-9310.37	-1610.36
AB7	GPP_C14 / UART1_RTS# / ISH_UART1_RTS#						7806.69	-1610.36
AB9	GPP_C18 / I2C1_SDA						7313.93	-1610.36
AC10	GPP_C4 / SML0DATA						7067.55	-1288.29
AC12	GPP_C0 / SMBCLK						6574.79	-1288.29
AC15	VSS						5846.1	-1310.91



Table 10-1. Y-Processor Ball List (Sheet 3 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
AC16	VSS						5350.8	-1310.91
AC18	VSS						4855.5	-1310.91
AC19	VSS						4360.2	-1310.91
AC2	VCCPRIM_3P3						9038.59	-1288.29
AC21	VSS						3864.9	-1310.91
AC23	VCCIO						3369.6	-1310.91
AC24	VCCIO						2874.3	-1310.91
AC26	VCCSTG						2379	-1310.91
AC27	VSS						1883.7	-1310.91
AC29	VCCSA						1388.4	-1310.91
AC30	VCCSA						893.1	-1310.91
AC32	VCC						397.8	-1310.91
AC33	VSS						-97.5	-1310.91
AC35	VCCG0						-592.8	-1310.91
AC36	VSS						-1088.1	-1310.91
AC38	VCCG0						-1583.4	-1310.91
AC4	GPP_C13 / UART1_TXD / ISH_UART1_TXD						8545.83	-1288.29
AC40	VSS						-2078.7	-1310.91
AC41	VCC						-2574	-1310.91
AC43	VCCGT						-3069.3	-1310.91
AC44	VCCGT						-3564.6	-1310.91
AC46	VCCGT						-4059.9	-1310.91
AC47	VCCGT						-4555.2	-1310.91
AC49	VCCGT						-5050.5	-1310.91
AC50	VCCGT						-5545.8	-1310.91
AC51	VCCGT						-6041.1	-1310.91
AC53	VCCGT						-6574.79	-1288.29
AC55	VCCGT						-7067.55	-1288.29
AC57	VCCGT						-7560.31	-1288.29
AC59	VCCGT						-8053.07	-1288.29
AC6	GPP_C12 / UART1_RXD / ISH_UART1_RXD						8053.07	-1288.29
AC61	VCCGT						-8545.83	-1288.29
AC63	VCCGT						-9038.59	-1288.29
AC8	GPP_C8 / UART0_RXD						7560.31	-1288.29
AD1	VCCPRIM_3P3						9310.37	-966.22
AD11	GPP_C16 / I2C0_SDA						6821.17	-966.22
AD13	VSS						6328.41	-961.14
AD3	GPP_C22 / UART2_RTS#						8792.21	-966.22
AD5	GPP_C20 / UART2_RXD						8299.45	-966.22
AD54	VCCGT						-6821.17	-966.22
AD56	VCCGT						-7313.93	-966.22



Table 10-1. Y-Processor Ball List (Sheet 4 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
AD58	VCCGT						-7806.69	-966.22
AD60	VCCGT						-8299.45	-966.22
AD62	VCCGT						-8792.21	-966.22
AD64	VCCGT						-9310.37	-966.22
AD7	GPP_C21 / UART2_TXD						7806.69	-966.22
AD9	GPP_C23 / UART2_CTS#						7313.93	-966.22
AE10	VSS						7067.55	-644.14
AE12	GPP_G7 / SD_WP						6574.79	-644.14
AE15	VCCATS						5846.1	-752.11
AE16	VCCATS						5350.8	-752.11
AE18	VCCPRIM_CORE						4855.5	-752.11
AE19	VCCPRIM_CORE						4360.2	-752.11
AE2	VSS						9038.59	-644.14
AE21	VSS						3864.9	-752.11
AE23	VCCIO						3369.6	-752.11
AE24	VCCIO						2874.3	-752.11
AE26	VCCIO						2379	-752.11
AE27	VCCPLL_OC						1883.7	-752.11
AE29	VCCSA						1388.4	-752.11
AE30	VSS						893.1	-752.11
AE32	VCC						397.8	-752.11
AE33	VCC						-97.5	-752.11
AE35	VCC						-592.8	-752.11
AE36	VCC						-1088.1	-752.11
AE38	VCC						-1583.4	-752.11
AE4	VSS						8545.83	-644.14
AE40	VCC						-2078.7	-752.11
AE41	VCC						-2574	-752.11
AE43	VSS						-3069.3	-752.11
AE44	VSS						-3564.6	-752.11
AE46	VSS						-4059.9	-752.11
AE47	VSS						-4555.2	-752.11
AE49	VSS						-5050.5	-752.11
AE50	VSS						-5545.8	-752.11
AE51	VSS						-6041.1	-752.11
AE53	VCCGT						-6574.79	-644.14
AE55	VCCGT						-7067.55	-644.14
AE57	VCCGT						-7560.31	-644.14
AE59	VCCGT						-8053.07	-644.14
AE6	USB2_VBUSSENSE						8053.07	-644.14
AE61	VCCGT						-8545.83	-644.14
AE63	VCCGT						-9038.59	-644.14



Table 10-1. Y-Processor Ball List (Sheet 5 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
AE8	VSS						7560.31	-644.14
AF1	VCCPGPPD						9310.37	-322.07
AF11	GPP_G4 / SD_DATA3						6821.17	-322.07
AF13	VSS						6328.41	-316.99
AF15	VSS						5846.1	-193.31
AF16	VSS						5350.8	-193.31
AF18	VCCPRIM_CORE						4855.5	-193.31
AF19	VCCPRIM_CORE						4360.2	-193.31
AF21	VSS						3864.9	-193.31
AF23	VSS						3369.6	-193.31
AF24	VCCIO						2874.3	-193.31
AF26	VCCIO						2379	-193.31
AF27	VCCPLL_OC						1883.7	-193.31
AF29	VCCSA						1388.4	-193.31
AF3	USB2P_7						8792.21	-322.07
AF30	VCCSA						893.1	-193.31
AF32	VCC						397.8	-193.31
AF33	VSS						-97.5	-193.31
AF35	VCCG1						-592.8	-193.31
AF36	VSS						-1088.1	-193.31
AF38	VCCG1						-1583.4	-193.31
AF40	VSS						-2078.7	-193.31
AF41	VCC						-2574	-193.31
AF43	VCCGT						-3069.3	-193.31
AF44	VCCGT						-3564.6	-193.31
AF46	VCCGT						-4059.9	-193.31
AF47	VCCGT						-4555.2	-193.31
AF49	VCCGT						-5050.5	-193.31
AF5	USB2N_7						8299.45	-322.07
AF50	VCCGT						-5545.8	-193.31
AF51	VCCGT						-6041.1	-193.31
AF54	VSS						-6821.17	-322.07
AF56	VSS						-7313.93	-322.07
AF58	VSS						-7806.69	-322.07
AF60	VSS						-8299.45	-322.07
AF62	VSS						-8792.21	-322.07
AF64	VSS						-9310.37	-322.07
AF7	USB2_ID						7806.69	-322.07
AF9	GPP_G3 / SD_DATA2						7313.93	-322.07
AG10	GPP_G6 / SD_CLK						7067.55	0
AG12	GPP_G2 / SD_DATA1						6574.79	0
AG2	VCCPGPPD						9038.59	0



Table 10-1. Y-Processor Ball List (Sheet 6 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
AG4	USB2P_9						8545.83	0
AG53	VCCGT						-6574.79	0
AG55	DDR1_DQ[14] / DDR0_DQ[30]				DDR1_DQ[14]	DDR0_DQ[30]	-7067.55	0
AG57	DDR1_DQ[15] / DDR0_DQ[31]				DDR1_DQ[15]	DDR0_DQ[31]	-7560.31	0
AG59	VSS						-8053.07	0
AG6	USB2N_9						8053.07	0
AG61	DDR0_DQ[0]						-8545.83	0
AG63	DDR0_DQ[5]						-9038.59	0
AG8	GPP_G5 / SD_CD#						7560.31	0
AH1	VCCPGPPC						9310.37	322.07
AH11	GPP_G1 / SD_DATA0						6821.17	322.07
AH13	VCCPRIM_1P0						6328.41	327.15
AH15	VCCPRIM_1P0						5846.1	365.49
AH16	VSS						5350.8	365.49
AH18	VCCPRIM_1P0						4855.5	365.49
AH19	VCCPRIM_1P0						4360.2	365.49
AH21	VCCPRIM_3P3						3864.9	365.49
AH23	VSS						3369.6	365.49
AH24	VSS						2874.3	365.49
AH26	VCCIO						2379	365.49
AH27	VSS						1883.7	365.49
AH29	VCCSA						1388.4	365.49
AH3	USB2P_5						8792.21	322.07
AH30	VSS						893.1	365.49
AH32	VCC						397.8	365.49
AH33	VSS						-97.5	365.49
AH35	VCCG1						-592.8	365.49
AH36	VSS						-1088.1	365.49
AH38	VCCG1						-1583.4	365.49
AH40	VSS						-2078.7	365.49
AH41	VCC						-2574	365.49
AH43	VSS						-3069.3	365.49
AH44	VSS						-3564.6	365.49
AH46	VSS						-4059.9	365.49
AH47	VSS						-4555.2	365.49
AH49	VSS						-5050.5	365.49
AH5	USB2N_5						8299.45	322.07
AH50	VSS						-5545.8	365.49
AH51	VSS						-6041.1	365.49
AH54	VSS						-6821.17	322.07
AH56	DDR1_DQ[11] / DDR0_DQ[27]				DDR1_DQ[11]	DDR0_DQ[27]	-7313.93	322.07



Table 10-1. Y-Processor Ball List (Sheet 7 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
AH58	DDR1_DQ[10] / DDR0_DQ[26]				DDR1_DQ[10]	DDR0_DQ[26]	-7806.69	322.07
AH60	DDR0_DQ[1]						-8299.45	322.07
AH62	DDR0_DQ[4]						-8792.21	322.07
AH64	VDDQ						-9310.37	322.07
AH7	RSVD						7806.69	322.07
AH9	GPP_G0 / SD_CMD						7313.93	322.07
AJ10	GPP_F16 / EMMC_DATA3						7067.55	644.14
AJ12	GPP_F19 / EMMC_DATA6						6574.79	644.14
AJ2	VCCPGPPC						9038.59	644.14
AJ4	USB2P_1						8545.83	644.14
AJ53	VCCGT						-6574.79	644.14
AJ55	DDR1_DQSP[1] / DDR0_DQSP[3]				DDR1_DQSP[1]	DDR0_DQSP[3]	-7067.55	644.14
AJ57	DDR1_DQSN[1] / DDR0_DQSN[3]				DDR1_DQSN[1]	DDR0_DQSN[3]	-7560.31	644.14
AJ59	VSS						-8053.07	644.14
AJ6	USB2N_1						8053.07	644.14
AJ61	DDR0_DQSN[0]						-8545.83	644.14
AJ63	DDR0_DQSP[0]						-9038.59	644.14
AJ8	GPP_F23						7560.31	644.14
AK1	VSS						9310.37	966.22
AK11	VSS						6821.17	966.22
AK13	VSS						6328.41	971.3
AK15	VSS						5846.1	924.29
AK16	VSS						5350.8	924.29
AK18	VCCPRIM_1P0						4855.5	924.29
AK19	VCCRTCPRIM_3P3						4360.2	924.29
AK21	VCCPRIM_3P3						3864.9	924.29
AK23	VCCSRAM_1P0						3369.6	924.29
AK24	VSS						2874.3	924.29
AK26	VCCIO						2379	924.29
AK27	VSS						1883.7	924.29
AK29	VCCSA						1388.4	924.29
AK3	VSS						8792.21	966.22
AK30	VCCSA						893.1	924.29
AK32	VCC						397.8	924.29
AK33	VSS						-97.5	924.29
AK35	VCCG1						-592.8	924.29
AK36	VSS						-1088.1	924.29
AK38	VCCG1						-1583.4	924.29
AK40	VSS						-2078.7	924.29
AK41	VCC						-2574	924.29
AK43	VCCGT						-3069.3	924.29



Table 10-1. Y-Processor Ball List (Sheet 8 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
AK44	VCCGT						-3564.6	924.29
AK46	VCCGT						-4059.9	924.29
AK47	VCCGT						-4555.2	924.29
AK49	VCCGT						-5050.5	924.29
AK5	VSS						8299.45	966.22
AK50	VCCGT						-5545.8	924.29
AK51	VCCGT						-6041.1	924.29
AK54	VSS						-6821.17	966.22
AK56	DDR1_DQ[13] / DDR0_DQ[29]				DDR1_DQ[13]	DDR0_DQ[29]	-7313.93	966.22
AK58	DDR1_DQ[12] / DDR0_DQ[28]				DDR1_DQ[12]	DDR0_DQ[28]	-7806.69	966.22
AK60	DDR0_DQ[3]						-8299.45	966.22
AK62	DDR0_DQ[2]						-8792.21	966.22
AK64	VDDQ						-9310.37	966.22
AK7	VSS						7806.69	966.22
AK9	VSS						7313.93	966.22
AL10	GPP_F21 / EMMC_RCLK						7067.55	1288.29
AL12	GPP_F18 / EMMC_DATA5						6574.79	1288.29
AL15	VCCDSW_3P3						5846.1	1483.09
AL16	VSS						5350.8	1483.09
AL18	VCCPRIM_1P0						4855.5	1483.09
AL19	VCCRTCPRIM_3P3						4360.2	1483.09
AL2	DCPDSW_1P0						9038.59	1288.29
AL21	VSS						3864.9	1483.09
AL23	VCCSRAM_1P0						3369.6	1483.09
AL24	VSS						2874.3	1483.09
AL26	VCCIO						2379	1483.09
AL27	VSS						1883.7	1483.09
AL29	VCCSA						1388.4	1483.09
AL30	VSS						893.1	1483.09
AL32	VCC						397.8	1483.09
AL33	VSS						-97.5	1483.09
AL35	VCCG1						-592.8	1483.09
AL36	VSS						-1088.1	1483.09
AL38	VCCG1						-1583.4	1483.09
AL4	USB2P_3						8545.83	1288.29
AL40	VSS						-2078.7	1483.09
AL41	VCC						-2574	1483.09
AL43	VSS						-3069.3	1483.09
AL44	VSS						-3564.6	1483.09
AL46	VSS						-4059.9	1483.09
AL47	VSS						-4555.2	1483.09



Table 10-1. Y-Processor Ball List (Sheet 9 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
AL49	VSS						-5050.5	1483.09
AL50	VSS						-5545.8	1483.09
AL51	VSS						-6041.1	1483.09
AL53	VSS						-6574.79	1288.29
AL55	DDR1_DQ[8] / DDR0_DQ[24]				DDR1_DQ[8]	DDR0_DQ[24]	-7067.55	1288.29
AL57	DDR1_DQ[9] / DDR0_DQ[25]				DDR1_DQ[9]	DDR0_DQ[25]	-7560.31	1288.29
AL59	VSS						-8053.07	1288.29
AL6	USB2N_3						8053.07	1288.29
AL61	DDR0_DQ[6]						-8545.83	1288.29
AL63	DDR0_DQ[7]						-9038.59	1288.29
AL8	GPP_F22 / EMMC_CLK						7560.31	1288.29
AM1	DCPDSW_1P0						9310.37	1610.36
AM11	GPP_F12 / EMMC_CMD						6821.17	1610.36
AM13	VCCDSW_3P3						6328.41	1615.44
AM3	USB2N_2						8792.21	1610.36
AM5	USB2P_2						8299.45	1610.36
AM54	VSS						-6821.17	1610.36
AM56	DDR1_DQ[7] / DDR0_DQ[23]				DDR1_DQ[7]	DDR0_DQ[23]	-7313.93	1610.36
AM58	DDR1_DQ[6] / DDR0_DQ[22]				DDR1_DQ[6]	DDR0_DQ[22]	-7806.69	1610.36
AM60	DDR0_DQ[8]						-8299.45	1610.36
AM62	DDR0_DQ[9]						-8792.21	1610.36
AM64	VSS						-9310.37	1610.36
AM7	GPP_F10 / I2C5_SDA / ISH_I2C2_SDA						7806.69	1610.36
AM9	GPP_F17 / EMMC_DATA4						7313.93	1610.36
AN10	GPP_F15 / EMMC_DATA2						7067.55	1932.43
AN12	GPP_F13 / EMMC_DATA0						6574.79	1932.43
AN15	VCCPGPPG						5846.1	2041.89
AN16	VSS						5350.8	2041.89
AN18	VSS						4855.5	2041.89
AN19	VSS						4360.2	2041.89
AN2	VCCPGPPF						9038.59	1932.43
AN21	VSS						3864.9	2041.89
AN23	VCCSRAM_1P0						3369.6	2041.89
AN24	VSS						2874.3	2041.89
AN26	VCCIO						2379	2041.89
AN27	VSS						1883.7	2041.89
AN29	VCCSA						1388.4	2041.89
AN30	VCCSA						893.1	2041.89
AN32	VCC						397.8	2041.89



Table 10-1. Y-Processor Ball List (Sheet 10 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
AN33	VSS						-97.5	2041.89
AN35	VCCG1						-592.8	2041.89
AN36	VSS						-1088.1	2041.89
AN38	VCCG1						-1583.4	2041.89
AN4	GPP_F8 / I2C4_SDA						8545.83	1932.43
AN40	VSS						-2078.7	2041.89
AN41	VCC						-2574	2041.89
AN43	VCCGT						-3069.3	2041.89
AN44	VCCGT						-3564.6	2041.89
AN46	VCCGT						-4059.9	2041.89
AN47	VCCGT						-4555.2	2041.89
AN49	VCCGT						-5050.5	2041.89
AN50	VCCGT						-5545.8	2041.89
AN51	VCCGT						-6041.1	2041.89
AN53	DDR0_VREF_DQ						-6574.79	1932.43
AN55	DDR1_DQ[3] / DDR0_DQ[19]				DDR1_DQ[3]	DDR0_DQ[19]	-7067.55	1932.43
AN57	DDR1_DQ[2] / DDR0_DQ[18]				DDR1_DQ[2]	DDR0_DQ[18]	-7560.31	1932.43
AN59	VSS						-8053.07	1932.43
AN6	GPP_F9 / I2C4_SCL						8053.07	1932.43
AN61	DDR0_DQ[12]						-8545.83	1932.43
AN63	DDR0_DQ[13]						-9038.59	1932.43
AN8	GPP_F20 / EMMC_DATA7						7560.31	1932.43
AP1	VCCPGPPF						9310.37	2254.5
AP11	GPP_F2 / I2S2_TXD						6821.17	2254.5
AP13	VCCPGPPG						6328.41	2259.58
AP3	GPP_F4 / I2C2_SDA						8792.21	2254.5
AP5	GPP_F6 / I2C3_SDA						8299.45	2254.5
AP54	VSS						-6821.17	2254.5
AP56	DDR1_DQSN[0] / DDR0_DQSN[2]				DDR1_DQSN[0]	DDR0_DQSN[2]	-7313.93	2254.5
AP58	DDR1_DQSP[0] / DDR0_DQSP[2]				DDR1_DQSP[0]	DDR0_DQSP[2]	-7806.69	2254.5
AP60	DDR0_DQSP[1]						-8299.45	2254.5
AP62	DDR0_DQSN[1]						-8792.21	2254.5
AP64	VSS						-9310.37	2254.5
AP7	GPP_F5 / I2C2_SCL						7806.69	2254.5
AP9	GPP_F14 / EMMC_DATA1						7313.93	2254.5
AR10	VSS						7067.55	2576.58
AR12	VSS						6574.79	2576.58
AR15	VSS						5846.1	2600.69
AR16	VCCPRIM_CORE						5350.8	2600.69
AR18	VSS						4855.5	2600.69



Table 10-1. Y-Processor Ball List (Sheet 11 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
AR19	VCCRTC						4360.2	2600.69
AR2	VSS						9038.59	2576.58
AR21	VCCPRIM_1P0						3864.9	2600.69
AR23	VCCSRAM_1P0						3369.6	2600.69
AR24	VSSIO_SENSE						2874.3	2600.69
AR26	VCCIO						2379	2600.69
AR27	VSS						1883.7	2600.69
AR29	VCCSA						1388.4	2600.69
AR30	VSS						893.1	2600.69
AR32	VCC						397.8	2600.69
AR33	VSS						-97.5	2600.69
AR35	VCCG1						-592.8	2600.69
AR36	VSS						-1088.1	2600.69
AR38	VCCG1						-1583.4	2600.69
AR4	VSS						8545.83	2576.58
AR40	VSS						-2078.7	2600.69
AR41	VCC						-2574	2600.69
AR43	VSS						-3069.3	2600.69
AR44	VSS						-3564.6	2600.69
AR46	VSS						-4059.9	2600.69
AR47	VSS						-4555.2	2600.69
AR49	VSS						-5050.5	2600.69
AR50	VSS						-5545.8	2600.69
AR51	VSS						-6041.1	2600.69
AR53	DDR_VREF_CA						-6574.79	2576.58
AR55	DDR1_DQ[1] / DDR0_DQ[17]				DDR1_DQ[1]	DDR0_DQ[17]	-7067.55	2576.58
AR57	DDR1_DQ[4] / DDR0_DQ[20]				DDR1_DQ[4]	DDR0_DQ[20]	-7560.31	2576.58
AR59	VSS						-8053.07	2576.58
AR6	VSS						8053.07	2576.58
AR61	DDR0_DQ[11]						-8545.83	2576.58
AR63	DDR0_DQ[14]						-9038.59	2576.58
AR8	VSS						7560.31	2576.58
AT1	VCCPGPPA						9310.37	2898.65
AT11	GPP_F0 / I2S2_SCLK						6821.17	2898.65
AT13	GPP_F1 / I2S2_SFRM						6328.41	2903.73
AT15	VCCSPI						5846.1	3159.49
AT16	VCCPRIM_CORE						5350.8	3159.49
AT18	DCPRTC						4855.5	3159.49
AT19	VCCRTC						4360.2	3159.49
AT21	VCCPRIM_1P0						3864.9	3159.49
AT23	VCCHDA						3369.6	3159.49



Table 10-1. Y-Processor Ball List (Sheet 12 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
AT24	VCCIO_SENSE						2874.3	3159.49
AT26	VCCIO						2379	3159.49
AT27	VSS						1883.7	3159.49
AT29	VCCSA_DDR						1388.4	3159.49
AT3	SPI0_MOSI						8792.21	2898.65
AT30	VCCSA_DDR						893.1	3159.49
AT32	VCC						397.8	3159.49
AT33	VCC						-97.5	3159.49
AT35	VCC						-592.8	3159.49
AT36	VCC						-1088.1	3159.49
AT38	VCC						-1583.4	3159.49
AT40	VCC						-2078.7	3159.49
AT41	VCC						-2574	3159.49
AT43	VCCGT						-3069.3	3159.49
AT44	VCCGT						-3564.6	3159.49
AT46	VCCGT						-4059.9	3159.49
AT47	VCCGT						-4555.2	3159.49
AT49	VCCGT						-5050.5	3159.49
AT5	GPP_F3 / I2S2_RXD						8299.45	2898.65
AT50	VCCGT						-5545.8	3159.49
AT51	VCCGT						-6041.1	3159.49
AT54	VSS						-6821.17	2898.65
AT56	DDR1_DQ[0] / DDR0_DQ[16]				DDR1_DQ[0]	DDR0_DQ[16]	-7313.93	2898.65
AT58	DDR1_DQ[5] / DDR0_DQ[21]				DDR1_DQ[5]	DDR0_DQ[21]	-7806.69	2898.65
AT60	DDR0_DQ[10]						-8299.45	2898.65
AT62	DDR0_DQ[15]						-8792.21	2898.65
AT64	VDDQ						-9310.37	2898.65
AT7	GPP_F7 / I2C3_SCL						7806.69	2898.65
AT9	GPP_F11/ I2C5_SCL / ISH_I2C2_SCL						7313.93	2898.65
AU10	SPI0_CLK						7067.55	3220.72
AU12	SPI0_MISO						6574.79	3220.72
AU2	VCCPGPPA						9038.59	3220.72
AU4	SPI0_CS0#						8545.83	3220.72
AU53	VSS						-6574.79	3220.72
AU55	VSS						-7067.55	3220.72
AU57	VSS						-7560.31	3220.72
AU59	VSS						-8053.07	3220.72
AU6	SPI0_CS1#						8053.07	3220.72
AU61	VSS						-8545.83	3220.72
AU63	VSS						-9038.59	3220.72
AU8	SPI0_CS2#						7560.31	3220.72



Table 10-1. Y-Processor Ball List (Sheet 13 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
AV1	VCCPGPPB						9310.37	3542.79
AV11	SPIO_IO2						6821.17	3542.79
AV13	SPIO_IO3						6328.41	3542.79
AV15	VCCSPI						5881.62	3573.53
AV16	VSS						5475.22	3573.53
AV18	DCPRTC						4831.08	3573.53
AV20	VSS						4186.94	3573.53
AV22	VCCHDA						3542.79	3573.53
AV24	VSS						2898.65	3573.53
AV26	VCCIO_DDR						2254.5	3573.53
AV28	VCCIO_DDR						1610.36	3573.53
AV3	GPP_B14 / SPKR						8792.21	3542.79
AV30	VCCIO_DDR						966.22	3573.53
AV32	VCCIO_DDR						322.07	3573.53
AV34	VCCIO_DDR						-322.07	3573.53
AV36	VCCIO_DDR						-966.22	3573.53
AV38	VCCIO_DDR						-1610.36	3573.53
AV40	VCCIO_DDR						-2254.5	3573.53
AV42	VCCIO_DDR						-2898.65	3573.53
AV44	VCCIO_DDR						-3542.79	3573.53
AV46	VCCIO_DDR						-4186.94	3573.53
AV48	VCCIO_DDR						-4831.08	3573.53
AV5	GPP_B8 / SRCCLKREQ3#						8299.45	3542.79
AV50	VCCIO_DDR						-5475.22	3573.53
AV52	VSS						-6119.37	3573.53
AV54	VSS						-6821.17	3542.79
AV56	DDR0_MA[8] / DDR0_CAA[3] / DDR0_MA[8]	DDR0_MA[8]	DDR0_CAA[3]	DDR0_MA[8]			-7313.93	3542.79
AV58	DDR0_BA[2] / DDR0_CAA[5] / DDR0_BG[0]	DDR0_BA[2]	DDR0_CAA[5]	DDR0_BG[0]			-7806.69	3542.79
AV60	DDR0_RAS# / DDR0_CAB[3] / DDR0_MA[16]	DDR0_RAS#	DDR0_CAB[3]	DDR0_MA[16]			-8299.45	3542.79
AV62	DDR0_MA[0] / DDR0_CAB[9] / DDR0_MA[0]	DDR0_MA[0]	DDR0_CAB[9]	DDR0_MA[0]			-8792.21	3542.79
AV64	VDDQ						-9310.37	3542.79
AV7	GPP_B9 / SRCCLKREQ4#						7806.69	3542.79
AV9	GPP_B6 / SRCCLKREQ1#						7313.93	3542.79
AW10	GPP_B16 / GSPIO_CLK						7067.55	3864.86
AW12	GPP_B20 / GSPI1_CLK						6574.79	3864.86
AW17	VSS						5153.15	3819.91
AW19	VSS						4509.01	3819.91
AW2	VCCPGPPB						9038.59	3864.86



Table 10-1. Y-Processor Ball List (Sheet 14 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
AW21	VSS						3864.86	3819.91
AW23	VSS						3220.72	3819.91
AW25	VSS						2576.58	3819.91
AW27	VCCIO_DDR						1932.43	3819.91
AW29	VCCIO_DDR						1288.29	3819.91
AW31	VCCIO_DDR						644.14	3819.91
AW33	VCCIO_DDR						0	3819.91
AW35	VCCIO_DDR						-644.14	3819.91
AW37	VCCIO_DDR						-1288.29	3819.91
AW39	VCCIO_DDR						-1932.43	3819.91
AW4	GPP_B21 / GSPI1_MISO						8545.83	3864.86
AW41	VCCIO_DDR						-2576.58	3819.91
AW43	VCCIO_DDR						-3220.72	3819.91
AW45	VCCIO_DDR						-3864.86	3819.91
AW47	VCCIO_DDR						-4509.01	3819.91
AW49	VCCIO_DDR						-5153.15	3819.91
AW51	VCCIO_DDR						-5797.3	3819.91
AW53	DDR1_VREF_DQ						-6441.44	3827.53
AW55	DDR0_MA[9]/ DDR0_CAA[1]/ DDR0_MA[9]	DDR0_MA[9]	DDR0_CAA[1]	DDR0_MA[9]			-7067.55	3864.86
AW57	DDR0_MA[7]/ DDR0_CAA[4]/ DDR0_MA[7]	DDR0_MA[7]	DDR0_CAA[4]	DDR0_MA[7]			-7560.31	3864.86
AW59	DDR0_MA[5]/ DDR0_CAA[0]/ DDR0_MA[5]	DDR0_MA[5]	DDR0_CAA[0]	DDR0_MA[5]			-8053.07	3864.86
AW6	GPP_B17 / GSPI0_MISO						8053.07	3864.86
AW61	DDR0_CKE[3]						-8545.83	3864.86
AW63	DDR0_CS#[0]						-9038.59	3864.86
AW8	GPP_B22 / GSPI1_MOSI						7560.31	3864.86
AY14	GPD4 / SLP_S3#						5994.4	3959.86
AY16	VSS						5475.22	4066.29
AY18	RSVD_TP						4831.08	4066.29
AY20	RSVD						4186.94	4066.29
AY22	TP6						3542.79	4066.29
AY24	VSS						2898.65	4066.29
AY26	VSS						2254.5	4066.29
AY28	VSS						1610.36	4066.29
AY30	VSS						966.22	4066.29
AY32	VSS						322.07	4066.29
AY34	VSS						-322.07	4066.29
AY36	VSS						-966.22	4066.29
AY38	VSS						-1610.36	4066.29
AY40	VSS						-2254.5	4066.29



Table 10-1. Y-Processor Ball List (Sheet 15 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
AY42	VSS						-2898.65	4066.29
AY44	VSS						-3542.79	4066.29
AY46	VSS						-4186.94	4066.29
AY48	VSS						-4831.08	4066.29
AY50	VSS						-5475.22	4066.29
AY52	VSS						-6119.37	4066.29
B10	PCIE_RCOMP						7085.58	-7269.23
B12	CL_RST#						6441.44	-7269.23
B15	USB3_2_RXN / SSIC_RXN						5797.3	-7269.23
B17	USB3_4_RXN						5153.15	-7269.23
B19	PCIE2_RXN / USB3_6_RXN						4509.01	-7269.23
B21	PCIE4_RXN						3864.86	-7269.23
B23	PCIE6_RXN						3220.72	-7269.23
B25	PCIE8_RXN / SATA1A_RXN						2576.58	-7269.23
B27	PCIE10_RXN						1932.43	-7269.23
B29	CSI2_DP4						1288.29	-7269.23
B3	RSVD						8881.11	-7111.75
B31	CSI2_CLKP1						644.14	-7269.23
B33	CSI2_DP7						0	-7269.23
B35	CSI2_DP8						-644.14	-7269.23
B37	CSI2_DP10						-1288.29	-7269.23
B39	CSI2_CLKP3						-1932.43	-7269.23
B4	RSVD						8451.85	-7111.75
B41	DDI2_TXN[2]						-2576.58	-7269.23
B43	DDI2_TXN[3]						-3220.72	-7269.23
B45	DDI1_TXN[2]						-3864.86	-7269.23
B47	DDI1_TXN[3]						-4509.01	-7269.23
B49	JTAGX						-5153.15	-7269.23
B51	PCH_JTAG_TDO						-5797.3	-7269.23
B53	PCH_JTAG_TCK						-6441.44	-7269.23
B55	PROC_PREQ#						-7085.58	-7269.23
B58	VIDALERT#						-7777.48	-7178.04
B6	eDP_BKLCTL						8022.59	-7111.75
B61	VCCST_PWRGD						-8479.79	-7111.75
B62	SKTOCC#						-8881.11	-7111.75
B64	VCC						-9310.37	-7086.35
B8	GPP_E12 / USB2_OC3#						7593.33	-7111.75
BA1	VSS						9310.37	4186.94
BA11	VSS						6821.17	4186.94
BA13	GPP_B0 / CORE_VID0						6328.41	4186.94
BA15	GPD8 / SUSCLK						5797.3	4312.67
BA17	RSVD_TP						5153.15	4312.67



Table 10-1. Y-Processor Ball List (Sheet 16 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
BA19	RSVD						4509.01	4312.67
BA21	RSVD						3864.86	4312.67
BA23	TP5						3220.72	4312.67
BA25	VDDQ						2576.58	4312.67
BA27	VDDQ						1932.43	4312.67
BA29	VDDQ						1288.29	4312.67
BA3	VSS						8792.21	4186.94
BA31	VDDQ						644.14	4312.67
BA33	VDDQ						0	4312.67
BA35	VDDQ						-644.14	4312.67
BA37	VDDQ						-1288.29	4312.67
BA39	VDDQC						-1932.43	4312.67
BA41	VDDQ						-2576.58	4312.67
BA43	VDDQ						-3220.72	4312.67
BA45	VDDQ						-3864.86	4312.67
BA47	VDDQ						-4509.01	4312.67
BA49	VDDQ						-5153.15	4312.67
BA5	VSS						8299.45	4186.94
BA51	VDDQ						-5797.3	4312.67
BA53	VSS						-6441.44	4320.29
BA56	DDR0_MA[12]/ DDR0_CAA[6]/ DDR0_MA[12]	DDR0_MA[12]	DDR0_CAA[6]	DDR0_MA[12]			-7313.93	4186.94
BA58	VSS						-7806.69	4186.94
BA60	DDR0_CKN[1]						-8299.45	4186.94
BA62	DDR0_CKP[1]						-8792.21	4186.94
BA64	VSS						-9310.37	4186.94
BA7	VSS						7806.69	4186.94
BA9	VSS						7313.93	4186.94
BB10	GPP_B5 / SRCCLKREQ0#						7067.55	4509.01
BB12	GPP_B1 / CORE_VID1						6548.63	4559.05
BB14	RSVD						6119.37	4559.05
BB16	GPD7 / RSVD						5475.22	4559.05
BB18	RSVD						4831.08	4559.05
BB2	GPP_B19 / GSPI1_CS#						9038.59	4509.01
BB20	VSS						4186.94	4559.05
BB22	VSS						3542.79	4559.05
BB24	VSS						2898.65	4559.05
BB26	VSS						2254.5	4559.05
BB28	VSS						1610.36	4559.05
BB30	VSS						966.22	4559.05
BB32	VSS						322.07	4559.05
BB34	VSS						-322.07	4559.05



Table 10-1. Y-Processor Ball List (Sheet 17 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
BB36	VSS						-966.22	4559.05
BB38	VSS						-1610.36	4559.05
BB4	GPP_B18 / GSPI0_MOSI						8545.83	4509.01
BB40	VSS						-2254.5	4559.05
BB42	VSS						-2898.65	4559.05
BB44	VSS						-3542.79	4559.05
BB46	VSS						-4186.94	4559.05
BB48	VSS						-4831.08	4559.05
BB50	VSS						-5475.22	4559.05
BB52	VSS						-6119.37	4559.05
BB54	VSS						-6763.51	4559.05
BB57	DDR0_CKE[0]						-7560.31	4509.01
BB59	VSS						-8053.07	4509.01
BB6	GPP_B23 / SML1ALERT# / PCHHOT#						8053.07	4509.01
BB61	DDR0_MA[2] / DDR0_CAB[5] / DDR0_MA[2]	DDR0_MA[2]	DDR0_CAB[5]	DDR0_MA[2]			-8545.83	4509.01
BB63	DDR0_MA[3]						-9038.59	4509.01
BB8	GPP_B13 / PLTRST#						7560.31	4509.01
BC1	EMMC_RCOMP						9310.37	4831.08
BC11	GPP_B4 / CPU_GP3						6695.44	4978.4
BC15	GPD11 / LANPHYPC						5797.3	4805.43
BC17	VSS						5153.15	4805.43
BC19	RSVD						4509.01	4805.43
BC21	DDR1_DQ[62]						3864.86	4805.43
BC23	DDR1_DQ[59]						3220.72	4805.43
BC25	DDR1_DQ[55]						2576.58	4805.43
BC27	DDR1_DQ[51]						1932.43	4805.43
BC29	VSS						1288.29	4805.43
BC3	GPP_B15 / GSPI0_CS#						8792.21	4831.08
BC31	DDR1_MA[1] / DDR1_CAB[8] / DDR1_MA[1]	DDR1_MA[1]	DDR1_CAB[8]	DDR1_MA[1]			644.14	4805.43
BC33	DDR1_BA[0] / DDR1_CAB[4] / DDR1_BA[0]	DDR1_BA[0]	DDR1_CAB[4]	DDR1_BA[0]			0	4805.43
BC35	DDR1_ODT[0]						-644.14	4805.43
BC37	DDR1_WE# / DDR1_CAB[2] / DDR1_MA[14]	DDR1_WE#	DDR1_CAB[2]	DDR1_MA[14]			-1288.29	4805.43
BC39	DDR0_DQ[33] / DDR1_DQ[1]				DDR0_DQ[33]	DDR1_DQ[1]	-1932.43	4805.43
BC41	DDR0_DQ[32] / DDR1_DQ[0]				DDR0_DQ[32]	DDR1_DQ[0]	-2576.58	4805.43
BC43	DDR0_DQ[40] / DDR1_DQ[8]				DDR0_DQ[40]	DDR1_DQ[8]	-3220.72	4805.43



Table 10-1. Y-Processor Ball List (Sheet 18 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
BC45	DDR0_DQ[44] / DDR1_DQ[12]				DDR0_DQ[44]	DDR1_DQ[12]	-3864.86	4805.43
BC47	VSS						-4509.01	4805.43
BC49	DDR0_DQ[26] / DDR0_DQ[42]				DDR0_DQ[26]	DDR0_DQ[42]	-5153.15	4805.43
BC5	GPP_B10 / SRCCLKREQ5#						8299.45	4831.08
BC51	DDR0_DQ[24] / DDR0_DQ[40]				DDR0_DQ[24]	DDR0_DQ[40]	-5797.3	4805.43
BC53	DDR0_DQ[20] / DDR0_DQ[36]				DDR0_DQ[20]	DDR0_DQ[36]	-6441.44	4805.43
BC55	DDR0_DQ[17] / DDR0_DQ[33]				DDR0_DQ[17]	DDR0_DQ[33]	-7085.58	4805.43
BC58	DDR0_CKE[1]						-7806.69	4831.08
BC60	DDR0_CKP[0]						-8299.45	4831.08
BC62	DDR0_CKN[0]						-8792.21	4831.08
BC64	DDR_RCOMP[2]						-9310.37	4831.08
BC7	GPP_B11 / EXT_PWR_GATE#						7806.69	4831.08
BC9	GPP_B12 / SLP_S0#						7313.93	4831.08
BD10	GPP_B7 / SRCCLKREQ2#						7067.55	5148.58
BD14	GPD1 / ACPRESENT						6119.37	5051.81
BD16	GPD0 / BATLOW#						5475.22	5051.81
BD18	RSVD						4831.08	5051.81
BD2	GPP_A19 / ISH_GP1						9038.59	5153.15
BD20	VSS						4186.94	5051.81
BD22	DDR1_DQSP[7]						3542.79	5051.81
BD24	DDR1_DQ[57]						2898.65	5051.81
BD26	DDR1_DQSN[6]						2254.5	5051.81
BD28	DDR1_DQ[49]						1610.36	5051.81
BD30	DDR1_PAR						966.22	5051.81
BD32	DDR1_CKN[1]						322.07	5051.81
BD34	DDR1_ALERT#						-322.07	5051.81
BD36	DDR1_BA[1] / DDR1_CAB[6] / DDR1_BA[1]	DDR1_BA[1]	DDR1_CAB[6]	DDR1_BA[1]			-966.22	5051.81
BD38	VSS						-1610.36	5051.81
BD4	GPP_A23 / ISH_GP5						8545.83	5153.15
BD40	DDR0_DQSN[4] / DDR1_DQSN[0]				DDR0_DQSN[4]	DDR1_DQSN[0]	-2254.5	5051.81
BD42	DDR0_DQ[37] / DDR1_DQ[5]				DDR0_DQ[37]	DDR1_DQ[5]	-2898.65	5051.81
BD44	DDR0_DQSN[5] / DDR1_DQSN[1]				DDR0_DQSN[5]	DDR1_DQSN[1]	-3542.79	5051.81
BD46	DDR0_DQ[41] / DDR1_DQ[9]				DDR0_DQ[41]	DDR1_DQ[9]	-4186.94	5051.81
BD48	DDR0_DQ[31] / DDR0_DQ[47]				DDR0_DQ[31]	DDR0_DQ[47]	-4831.08	5051.81



Table 10-1. Y-Processor Ball List (Sheet 19 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
BD50	DDR0_DQSP[3] / DDR0_DQSP[5]				DDR0_DQSP[3]	DDR0_DQSP[5]	-5475.22	5051.81
BD52	DDR0_DQ[22] / DDR0_DQ[38]				DDR0_DQ[22]	DDR0_DQ[38]	-6119.37	5051.81
BD54	DDR0_DQSN[2] / DDR0_DQSN[4]				DDR0_DQSN[2]	DDR0_DQSN[4]	-6763.51	5051.81
BD56	VSS						-7407.66	5051.81
BD59	DDR0_MA[11] / DDR0_CAA[7] / DDR0_MA[11]	DDR0_MA[11]	DDR0_CAA[7]	DDR0_MA[11]			-8133.08	5237.48
BD6	GPP_B2 / VRALERT#						8053.07	5153.15
BD61	DDR0_MA[15] / DDR0_CAA[8] / DDR0_ACT#	DDR0_MA[15]	DDR0_CAA[8]	DDR0_ACT#			-8545.83	5153.15
BD63	VSS						-9038.59	5153.15
BD8	GPP_B3 / CPU_GP2						7560.31	5153.15
BE12	VSS						6441.44	5298.19
BE15	GPD2 / LAN_WAKE#						5797.3	5298.19
BE17	GPD6 / SLP_A#						5153.15	5298.19
BE19	RSVD						4509.01	5298.19
BE21	DDR1_DQ[63]						3864.86	5298.19
BE23	DDR1_DQ[60]						3220.72	5298.19
BE25	DDR1_DQ[54]						2576.58	5298.19
BE27	DDR1_DQ[53]						1932.43	5298.19
BE29	VSS						1288.29	5298.19
BE31	VSS						644.14	5298.19
BE33	VSS						0	5298.19
BE35	VSS						-644.14	5298.19
BE37	DDR1_CAS# / DDR1_CAB[1] / DDR1_MA[15]	DDR1_CAS#	DDR1_CAB[1]	DDR1_MA[15]			-1288.29	5298.19
BE39	DDR0_DQ[35] / DDR1_DQ[3]				DDR0_DQ[35]	DDR1_DQ[3]	-1932.43	5298.19
BE41	DDR0_DQ[39] / DDR1_DQ[7]				DDR0_DQ[39]	DDR1_DQ[7]	-2576.58	5298.19
BE43	DDR0_DQ[45] / DDR1_DQ[13]				DDR0_DQ[45]	DDR1_DQ[13]	-3220.72	5298.19
BE45	DDR0_DQ[46] / DDR1_DQ[14]				DDR0_DQ[46]	DDR1_DQ[14]	-3864.86	5298.19
BE47	VSS						-4509.01	5298.19
BE49	DDR0_DQ[27] / DDR0_DQ[43]				DDR0_DQ[27]	DDR0_DQ[43]	-5153.15	5298.19
BE51	DDR0_DQ[25] / DDR0_DQ[41]				DDR0_DQ[25]	DDR0_DQ[41]	-5797.3	5298.19
BE53	DDR0_DQ[19] / DDR0_DQ[35]				DDR0_DQ[19]	DDR0_DQ[35]	-6441.44	5298.19
BE55	DDR0_DQ[16] / DDR0_DQ[32]				DDR0_DQ[16]	DDR0_DQ[32]	-7085.58	5298.19
BE57	DDR0_CKE[2]						-7729.73	5298.19



Table 10-1. Y-Processor Ball List (Sheet 20 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
BF1	SD_RCOMP						9310.37	5475.22
BF11	GPP_A18 / ISH_GP0						6763.51	5544.57
BF14	GPD3 / PWRBTN#						6119.37	5544.57
BF16	GPD5 / SLP_S4#						5475.22	5544.57
BF18	RSVD						4831.08	5544.57
BF20	VSS						4186.94	5544.57
BF22	DDR1_DQSN[7]						3542.79	5544.57
BF24	DDR1_DQ[56]						2898.65	5544.57
BF26	DDR1_DQSP[6]						2254.5	5544.57
BF28	DDR1_DQ[48]						1610.36	5544.57
BF3	GPP_A7 / PIRQA#						8792.21	5475.22
BF30	DDR1_MA[2] / DDR1_CAB[5] / DDR1_MA[2]	DDR1_MA[2]	DDR1_CAB[5]	DDR1_MA[2]			966.22	5544.57
BF32	DDR1_CKP[1]						322.07	5544.57
BF34	DDR1_RAS# / DDR1_CAB[3] / DDR1_MA[16]	DDR1_RAS#	DDR1_CAB[3]	DDR1_MA[16]			-322.07	5544.57
BF36	DDR1_MA[0] / DDR1_CAB[9] / DDR1_MA[0]	DDR1_MA[0]	DDR1_CAB[9]	DDR1_MA[0]			-966.22	5544.57
BF38	VSS						-1610.36	5544.57
BF40	DDR0_DQSP[4] / DDR1_DQSP[0]				DDR0_DQSP[4]	DDR1_DQSP[0]	-2254.5	5544.57
BF42	DDR0_DQ[36] / DDR1_DQ[4]				DDR0_DQ[36]	DDR1_DQ[4]	-2898.65	5544.57
BF44	DDR0_DQSP[5] / DDR1_DQSP[1]				DDR0_DQSP[5]	DDR1_DQSP[1]	-3542.79	5544.57
BF46	DDR0_DQ[47] / DDR1_DQ[15]				DDR0_DQ[47]	DDR1_DQ[15]	-4186.94	5544.57
BF48	DDR0_DQ[30] / DDR0_DQ[46]				DDR0_DQ[30]	DDR0_DQ[46]	-4831.08	5544.57
BF5	GPP_A10 / CLKOUT_LPC1						8299.45	5475.22
BF50	DDR0_DQSN[3] / DDR0_DQSN[5]				DDR0_DQSN[3]	DDR0_DQSN[5]	-5475.22	5544.57
BF52	DDR0_DQ[23] / DDR0_DQ[39]				DDR0_DQ[23]	DDR0_DQ[39]	-6119.37	5544.57
BF54	DDR0_DQSP[2] / DDR0_DQSP[4]				DDR0_DQSP[2]	DDR0_DQSP[4]	-6763.51	5544.57
BF56	VSS						-7407.66	5544.57
BF59	VSS						-8163.56	5638.8
BF62	DDR0_MA[6] / DDR0_CAA[2] / DDR0_MA[6]	DDR0_MA[6]	DDR0_CAA[2]	DDR0_MA[6]			-8792.21	5475.22
BF64	DDR_RCOMP[0]						-9310.37	5475.22
BF7	GPP_A11 / PME#						7806.69	5475.22
BF9	GPP_A15 / SUSACK#						7308.85	5480.3
BG10	GPP_A3 / LAD2 / ESPI_IO2						7170.42	5890.26
BG12	VSS						6441.44	5790.95



Table 10-1. Y-Processor Ball List (Sheet 21 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
BG15	VSS						5797.3	5790.95
BG17	VSS						5153.15	5790.95
BG19	INTRUDER#						4509.01	5790.95
BG2	VSS						9038.59	5797.3
BG21	DDR1_DQ[58]						3864.86	5790.95
BG23	DDR1_DQ[61]						3220.72	5790.95
BG25	DDR1_DQ[50]						2576.58	5790.95
BG27	DDR1_DQ[52]						1932.43	5790.95
BG29	VSS						1288.29	5790.95
BG31	DDR1_MA[7] / DDR1_CAA[4] / DDR1_MA[7]	DDR1_MA[7]	DDR1_CAA[4]	DDR1_MA[7]			644.14	5790.95
BG33	DDR1_CKE[2]						0	5790.95
BG35	DDR1_MA[10] / DDR1_CAB[7] / DDR1_MA[10]	DDR1_MA[10]	DDR1_CAB[7]	DDR1_MA[10]			-644.14	5790.95
BG37	DDR1_MA[13] / DDR1_CAB[0] / DDR1_MA[13]	DDR1_MA[13]	DDR1_CAB[0]	DDR1_MA[13]			-1288.29	5790.95
BG39	DDR0_DQ[38] / DDR1_DQ[6]				DDR0_DQ[38]	DDR1_DQ[6]	-1932.43	5790.95
BG4	VSS						8545.83	5797.3
BG41	DDR0_DQ[34] / DDR1_DQ[2]				DDR0_DQ[34]	DDR1_DQ[2]	-2576.58	5790.95
BG43	DDR0_DQ[42] / DDR1_DQ[10]				DDR0_DQ[42]	DDR1_DQ[10]	-3220.72	5790.95
BG45	DDR0_DQ[43] / DDR1_DQ[11]				DDR0_DQ[43]	DDR1_DQ[11]	-3864.86	5790.95
BG47	RSVD_TP						-4509.01	5790.95
BG49	DDR0_DQ[29] / DDR0_DQ[45]				DDR0_DQ[29]	DDR0_DQ[45]	-5153.15	5790.95
BG51	DDR0_DQ[28] / DDR0_DQ[44]				DDR0_DQ[28]	DDR0_DQ[44]	-5797.3	5790.95
BG53	DDR0_DQ[18] / DDR0_DQ[34]				DDR0_DQ[18]	DDR0_DQ[34]	-6441.44	5790.95
BG55	DDR0_DQ[21] / DDR0_DQ[37]				DDR0_DQ[21]	DDR0_DQ[37]	-7085.58	5790.95
BG57	DDR0_ALERT#						-7729.73	5790.95
BG6	VSS						8053.07	5797.3
BG61	DDR0_MA[14] / DDR0_CAA[9] / DDR0_BG[1]	DDR0_MA[14]	DDR0_CAA[9]	DDR0_BG[1]			-8545.83	5797.3
BG63	VSS						-9038.59	5797.3
BG8	VSS						7560.31	5797.3
BH11	GPP_A8 / CLKRUN#						6763.51	6037.33
BH14	GPD10 / SLP_S5#						6119.37	6037.33
BH16	GPD9 / SLP_WLAN#						5475.22	6037.33
BH18	SRTCST#						4831.08	6037.33
BH20	VSS						4186.94	6037.33



Table 10-1. Y-Processor Ball List (Sheet 22 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
BH22	VSS						3542.79	6037.33
BH24	VSS						2898.65	6037.33
BH26	VSS						2254.5	6037.33
BH28	VSS						1610.36	6037.33
BH30	DDR1_CKE[3]						966.22	6037.33
BH32	VSS						322.07	6037.33
BH34	VSS						-322.07	6037.33
BH36	VSS						-966.22	6037.33
BH38	VSS						-1610.36	6037.33
BH40	VSS						-2254.5	6037.33
BH42	VSS						-2898.65	6037.33
BH44	VSS						-3542.79	6037.33
BH46	VSS						-4186.94	6037.33
BH48	VSS						-4831.08	6037.33
BH50	VSS						-5475.22	6037.33
BH52	VSS						-6119.37	6037.33
BH54	VSS						-6763.51	6037.33
BH56	VSS						-7407.66	6037.33
BH59	VSS						-8051.8	6037.33
BJ1	GPP_A20 / ISH_GP2						9310.37	6177.03
BJ10	GPP_A9 / CLKOUT_LPC0 / ESPI_CLK						7085.58	6283.71
BJ12	RSMRST#						6441.44	6283.71
BJ15	TP1						5797.3	6283.71
BJ17	TP2						5153.15	6283.71
BJ19	HDA_SYNC / I2S0_SFRM						4509.01	6283.71
BJ21	DDR1_DQ[46] / DDR1_DQ[30]				DDR1_DQ[46]	DDR1_DQ[30]	3864.86	6283.71
BJ23	DDR1_DQ[43] / DDR1_DQ[27]				DDR1_DQ[43]	DDR1_DQ[27]	3220.72	6283.71
BJ25	DDR1_DQ[38] / DDR1_DQ[22]				DDR1_DQ[38]	DDR1_DQ[22]	2576.58	6283.71
BJ27	DDR1_DQ[39] / DDR1_DQ[23]				DDR1_DQ[39]	DDR1_DQ[23]	1932.43	6283.71
BJ29	VSS						1288.29	6283.71
BJ3	GPP_A22 / ISH_GP4						8881.11	6253.23
BJ31	DDR1_MA[3]						644.14	6283.71
BJ33	DDR1_CS#[1]						0	6283.71
BJ35	DDR1_MA[11] / DDR1_CAA[7] / DDR1_MA[11]	DDR1_MA[11]	DDR1_CAA[7]	DDR1_MA[11]			-644.14	6283.71
BJ37	DDR1_MA[12] / DDR1_CAA[6] / DDR1_MA[12]	DDR1_MA[12]	DDR1_CAA[6]	DDR1_MA[12]			-1288.29	6283.71
BJ39	DDR0_DQ[63] / DDR1_DQ[47]				DDR0_DQ[63]	DDR1_DQ[47]	-1932.43	6283.71



Table 10-1. Y-Processor Ball List (Sheet 23 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
BJ4	Sx_EXIT_HOLDOFF# / GPP_A12 / BM_BUSY# / ISH_GP6						8451.85	6253.23
BJ41	DDR0_DQ[58] / DDR1_DQ[42]				DDR0_DQ[58]	DDR1_DQ[42]	-2576.58	6283.71
BJ43	DDR0_DQ[55] / DDR1_DQ[39]				DDR0_DQ[55]	DDR1_DQ[39]	-3220.72	6283.71
BJ45	DDR0_DQ[54] / DDR1_DQ[38]				DDR0_DQ[54]	DDR1_DQ[38]	-3864.86	6283.71
BJ47	VSS						-4509.01	6283.71
BJ49	DDR1_DQ[27] / DDR0_DQ[59]				DDR1_DQ[27]	DDR0_DQ[59]	-5153.15	6283.71
BJ51	DDR1_DQ[25] / DDR0_DQ[57]				DDR1_DQ[25]	DDR0_DQ[57]	-5797.3	6283.71
BJ53	DDR1_DQ[18] / DDR0_DQ[50]				DDR1_DQ[18]	DDR0_DQ[50]	-6441.44	6283.71
BJ55	DDR1_DQ[16] / DDR0_DQ[48]				DDR1_DQ[16]	DDR0_DQ[48]	-7085.58	6283.71
BJ57	DDR0_CS#[1]						-7729.73	6283.71
BJ6	GPP_A14 / SUS_STAT# / ESPI_RESET#						8022.59	6253.23
BJ61	DDR0_WE# / DDR0_CAB[2] / DDR0_MA[14]	DDR0_WE#	DDR0_CAB[2]	DDR0_MA[14]			-8451.85	6253.23
BJ62	VSS						-8881.11	6253.23
BJ64	DDR_RCOMP[1]						-9310.37	6177.03
BJ8	GPP_A2 / LAD1 / ESPI_IO1						7593.33	6253.23
BK11	GPP_A1 / LAD0 / ESPI_IO0						6763.51	6530.09
BK14	I2S1_TXD						6119.37	6530.09
BK16	HDA_SDO / I2S0_TXD						5475.22	6530.09
BK18	HDA_BLK / I2S0_SCLK						4831.08	6530.09
BK20	VSS						4186.94	6530.09
BK22	DDR1_DQSP[5] / DDR1_DQSP[3]				DDR1_DQSP[5]	DDR1_DQSP[3]	3542.79	6530.09
BK24	DDR1_DQ[41] / DDR1_DQ[25]				DDR1_DQ[41]	DDR1_DQ[25]	2898.65	6530.09
BK26	DDR1_DQSN[4] / DDR1_DQSN[2]				DDR1_DQSN[4]	DDR1_DQSN[2]	2254.5	6530.09
BK28	DDR1_DQ[34] / DDR1_DQ[18]				DDR1_DQ[34]	DDR1_DQ[18]	1610.36	6530.09
BK30	DDR1_MA[5] / DDR1_CAA[0] / DDR1_MA[5]	DDR1_MA[5]	DDR1_CAA[0]	DDR1_MA[5]			966.22	6530.09
BK32	DDR1_CKE[1]						322.07	6530.09
BK34	DDR1_MA[4]						-322.07	6530.09
BK36	DDR1_CKN[0]						-966.22	6530.09
BK38	VSS						-1610.36	6530.09
BK40	DDR0_DQSP[7] / DDR1_DQSP[5]				DDR0_DQSP[7]	DDR1_DQSP[5]	-2254.5	6530.09



Table 10-1. Y-Processor Ball List (Sheet 24 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
BK42	DDR0_DQ[60] / DDR1_DQ[44]				DDR0_DQ[60]	DDR1_DQ[44]	-2898.65	6530.09
BK44	DDR0_DQSN[6] / DDR1_DQSN[4]				DDR0_DQSN[6]	DDR1_DQSN[4]	-3542.79	6530.09
BK46	DDR0_DQ[51] / DDR1_DQ[35]				DDR0_DQ[51]	DDR1_DQ[35]	-4186.94	6530.09
BK48	DDR1_DQ[30] / DDR0_DQ[62]				DDR1_DQ[30]	DDR0_DQ[62]	-4831.08	6530.09
BK50	DDR1_DQSN[3] / DDR0_DQSN[7]				DDR1_DQSN[3]	DDR0_DQSN[7]	-5475.22	6530.09
BK52	DDR1_DQ[23] / DDR0_DQ[55]				DDR1_DQ[23]	DDR0_DQ[55]	-6119.37	6530.09
BK54	DDR1_DQSP[2] / DDR0_DQSP[6]				DDR1_DQSP[2]	DDR0_DQSP[6]	-6763.51	6530.09
BK56	VSS						-7407.66	6530.09
BK59	DDR0_MA[13] / DDR0_CAB[0] / DDR0_MA[13]	DDR0_MA[13]	DDR0_CAB[0]	DDR0_MA[13]			-8102.6	6453.89
BL1	VSS						9310.37	6631.69
BL10	GPP_A0 / RCIN#						7085.58	6776.47
BL12	I2S1_SFRM						6441.44	6776.47
BL15	HDA_SDI0/ I2S0_RXD						5797.3	6776.47
BL17	HDA_SDI1 / I2S1_RXD						5153.15	6776.47
BL19	HDA_RST# /I2S1_SCLK						4509.01	6776.47
BL21	DDR1_DQ[47] / DDR1_DQ[31]				DDR1_DQ[47]	DDR1_DQ[31]	3864.86	6776.47
BL23	DDR1_DQ[44] / DDR1_DQ[28]				DDR1_DQ[44]	DDR1_DQ[28]	3220.72	6776.47
BL25	DDR1_DQ[35] / DDR1_DQ[19]				DDR1_DQ[35]	DDR1_DQ[19]	2576.58	6776.47
BL27	DDR1_DQ[37] / DDR1_DQ[21]				DDR1_DQ[37]	DDR1_DQ[21]	1932.43	6776.47
BL29	VSS						1288.29	6776.47
BL3	GPP_A21 / ISH_GP3						8881.11	6682.49
BL31	VSS						644.14	6776.47
BL33	VSS						0	6776.47
BL35	VSS						-644.14	6776.47
BL37	DDR1_MA[8] / DDR1_CAA[3] / DDR1_MA[8]	DDR1_MA[8]	DDR1_CAA[3]	DDR1_MA[8]			-1288.29	6776.47
BL39	DDR0_DQ[62] / DDR1_DQ[46]				DDR0_DQ[62]	DDR1_DQ[46]	-1932.43	6776.47
BL4	GPP_A17 / SD_PWR_EN# / ISH_GP7						8451.85	6682.49
BL41	DDR0_DQ[61] / DDR1_DQ[45]				DDR0_DQ[61]	DDR1_DQ[45]	-2576.58	6776.47
BL43	DDR0_DQ[50] / DDR1_DQ[34]				DDR0_DQ[50]	DDR1_DQ[34]	-3220.72	6776.47
BL45	DDR0_DQ[53] / DDR1_DQ[37]				DDR0_DQ[53]	DDR1_DQ[37]	-3864.86	6776.47



Table 10-1. Y-Processor Ball List (Sheet 25 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
BL47	VSS						-4509.01	6776.47
BL49	DDR1_DQ[26] / DDR0_DQ[58]				DDR1_DQ[26]	DDR0_DQ[58]	-5153.15	6776.47
BL51	DDR1_DQ[24] / DDR0_DQ[56]				DDR1_DQ[24]	DDR0_DQ[56]	-5797.3	6776.47
BL53	DDR1_DQ[19] / DDR0_DQ[51]				DDR1_DQ[19]	DDR0_DQ[51]	-6441.44	6776.47
BL55	DDR1_DQ[17] / DDR0_DQ[49]				DDR1_DQ[17]	DDR0_DQ[49]	-7085.58	6776.47
BL57	DDR0_MA[4]						-7729.73	6768.85
BL6	GPP_A13 / SUSWARN# / SUSPWRDNACK						8022.59	6682.49
BL61	DDR0_BA[1] / DDR0_CAB[6] / DDR0_BA[1]	DDR0_BA[1]	DDR0_CAB[6]	DDR0_BA[1]			-8451.85	6682.49
BL62	DDR0_CAS# / DDR0_CAB[1] / DDR0_MA[15]	DDR0_CAS#	DDR0_CAB[1]	DDR0_MA[15]			-8881.11	6682.49
BL64	RSVD_TP						-9310.37	6631.69
BL8	VSS						7593.33	6682.49
BM11	VSS						6763.51	7022.85
BM14	VSS						6119.37	7022.85
BM16	VSS						5475.22	7022.85
BM18	VSS						4831.08	7022.85
BM20	VSS						4186.94	7022.85
BM22	DDR1_DQSN[5] / DDR1_DQSN[3]				DDR1_DQSN[5]	DDR1_DQSN[3]	3542.79	7022.85
BM24	DDR1_DQ[40] / DDR1_DQ[24]				DDR1_DQ[40]	DDR1_DQ[24]	2898.65	7022.85
BM26	DDR1_DQSP[4] / DDR1_DQSP[2]				DDR1_DQSP[4]	DDR1_DQSP[2]	2254.5	7022.85
BM28	DDR1_DQ[32] / DDR1_DQ[16]				DDR1_DQ[32]	DDR1_DQ[16]	1610.36	7022.85
BM30	DDR1_CS#[0]						966.22	7022.85
BM32	DDR1_MA[6] / DDR1_CAA[2] / DDR1_MA[6]	DDR1_MA[6]	DDR1_CAA[2]	DDR1_MA[6]			322.07	7022.85
BM34	DDR1_MA[15] / DDR1_CAA[8] / DDR1_ACT#	DDR1_MA[15]	DDR1_CAA[8]	DDR1_ACT#			-322.07	7022.85
BM36	DDR1_CKP[0]						-966.22	7022.85
BM38	VSS						-1610.36	7022.85
BM40	DDR0_DQSN[7] / DDR1_DQSN[5]				DDR0_DQSN[7]	DDR1_DQSN[5]	-2254.5	7022.85
BM42	DDR0_DQ[56] / DDR1_DQ[40]				DDR0_DQ[56]	DDR1_DQ[40]	-2898.65	7022.85
BM44	DDR0_DQSP[6] / DDR1_DQSP[4]				DDR0_DQSP[6]	DDR1_DQSP[4]	-3542.79	7022.85
BM46	DDR0_DQ[49] / DDR1_DQ[33]				DDR0_DQ[49]	DDR1_DQ[33]	-4186.94	7022.85



Table 10-1. Y-Processor Ball List (Sheet 26 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
BM48	DDR1_DQ[31] / DDR0_DQ[63]				DDR1_DQ[31]	DDR0_DQ[63]	-4831.08	7022.85
BM50	DDR1_DQSP[3] / DDR0_DQSP[7]				DDR1_DQSP[3]	DDR0_DQSP[7]	-5475.22	7022.85
BM52	DDR1_DQ[22] / DDR0_DQ[54]				DDR1_DQ[22]	DDR0_DQ[54]	-6119.37	7022.85
BM54	DDR1_DQSN[2] / DDR0_DQSN[6]				DDR1_DQSN[2]	DDR0_DQSN[6]	-6763.51	7022.85
BM56	DDR0_PAR						-7407.66	7022.85
BM59	DDR0_MA[10] / DDR0_CAB[7]/ DDR0_MA[10]	DDR0_MA[10]	DDR0_CAB[7]	DDR0_MA[10]			-8098.79	6923.28
BN1	TP4						9310.37	7086.35
BN10	SLP_SUS#						7085.58	7269.23
BN12	RTCRST#						6441.44	7269.23
BN15	DSW_PWROK						5797.3	7269.23
BN17	PROC_POPIRCOMP						5153.15	7269.23
BN19	RTCX1						4509.01	7269.23
BN21	DDR1_DQ[42] / DDR1_DQ[26]				DDR1_DQ[42]	DDR1_DQ[26]	3864.86	7269.23
BN23	DDR1_DQ[45] / DDR1_DQ[29]				DDR1_DQ[45]	DDR1_DQ[29]	3220.72	7269.23
BN25	DDR1_DQ[36] / DDR1_DQ[20]				DDR1_DQ[36]	DDR1_DQ[20]	2576.58	7269.23
BN27	DDR1_DQ[33] / DDR1_DQ[17]				DDR1_DQ[33]	DDR1_DQ[17]	1932.43	7269.23
BN29	VSS						1288.29	7269.23
BN3	RSVD						8881.11	7111.75
BN31	DDR1_MA[9] / DDR1_CAA[1] / DDR1_MA[9]	DDR1_MA[9]	DDR1_CAA[1]	DDR1_MA[9]			644.14	7269.23
BN33	DDR1_CKE[0]						0	7269.23
BN35	DDR1_MA[14] / DDR1_CAA[9]/ DDR1_BG[1]	DDR1_MA[14]	DDR1_CAA[9]	DDR1_BG[1]			-644.14	7269.23
BN37	DDR1_BA[2] / DDR1_CAA[5]/ DDR1_BG[0]	DDR1_BA[2]	DDR1_CAA[5]	DDR1_BG[0]			-1288.29	7269.23
BN39	DDR0_DQ[59] / DDR1_DQ[43]				DDR0_DQ[59]	DDR1_DQ[43]	-1932.43	7269.23
BN4	GPP_A16 / SD_1P8_SEL						8451.85	7111.75
BN41	DDR0_DQ[57] / DDR1_DQ[41]				DDR0_DQ[57]	DDR1_DQ[41]	-2576.58	7269.23
BN43	DDR0_DQ[52] / DDR1_DQ[36]				DDR0_DQ[52]	DDR1_DQ[36]	-3220.72	7269.23
BN45	DDR0_DQ[48] / DDR1_DQ[32]				DDR0_DQ[48]	DDR1_DQ[32]	-3864.86	7269.23
BN47	DDR_VTT_CNTL						-4509.01	7269.23
BN49	DDR1_DQ[28] / DDR0_DQ[60]				DDR1_DQ[28]	DDR0_DQ[60]	-5153.15	7269.23



Table 10-1. Y-Processor Ball List (Sheet 27 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
BN51	DDR1_DQ[29] / DDR0_DQ[61]				DDR1_DQ[29]	DDR0_DQ[61]	-5797.3	7269.23
BN53	DDR1_DQ[21] / DDR0_DQ[53]				DDR1_DQ[21]	DDR0_DQ[53]	-6441.44	7269.23
BN55	DDR1_DQ[20] / DDR0_DQ[52]				DDR1_DQ[20]	DDR0_DQ[52]	-7085.58	7269.23
BN58	DDR0_MA[1] / DDR0_CAB[8] / DDR0_MA[1]	DDR0_MA[1]	DDR0_CAB[8]	DDR0_MA[1]			-7777.48	7178.04
BN6	VSS						8022.59	7111.75
BN61	DDR0_ODT[0]						-8451.85	7111.75
BN62	DDR0_BA[0] / DDR0_CAB[4] / DDR0_BA[0]	DDR0_BA[0]	DDR0_CAB[4]	DDR0_BA[0]			-8881.11	7111.75
BN64	VDDQ						-9310.37	7086.35
BN8	GPP_A6 / SERIRQ						7593.33	7111.75
BP1	VSS						9310.37	7541.01
BP11	SLP_LAN#						6763.51	7541.01
BP14	PCH_PWROK						6119.37	7541.01
BP16	PCH_OPIRCOMP						5475.22	7541.01
BP18	RTCX2						4831.08	7541.01
BP20	DRAM_RESET#						4186.94	7541.01
BP22	VSS						3542.79	7541.01
BP24	VDDQ						2898.65	7541.01
BP26	VDDQ						2254.5	7541.01
BP28	VSS						1610.36	7541.01
BP3	RSVD						8855.71	7541.01
BP30	VSS						966.22	7541.01
BP32	VDDQ						322.07	7541.01
BP34	VDDQ						-322.07	7541.01
BP36	VSS						-966.22	7541.01
BP38	VSS						-1610.36	7541.01
BP40	VDDQ						-2254.5	7541.01
BP42	VDDQ						-2898.65	7541.01
BP44	VSS						-3542.79	7541.01
BP46	VSS						-4186.94	7541.01
BP48	VDDQ						-4831.08	7541.01
BP5	GPP_A4 / LAD3 / ESPI_IO3						8401.05	7541.01
BP50	VDDQ						-5475.22	7541.01
BP52	VSS						-6119.37	7541.01
BP54	VSS						-6763.51	7541.01
BP56	VDDQ						-7407.66	7541.01
BP58	VDDQ						-7946.39	7541.01
BP60	VSS						-8401.05	7541.01
BP62	VSS						-8855.71	7541.01



Table 10-1. Y-Processor Ball List (Sheet 28 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
BP64	VDDQ						-9310.37	7541.01
BP7	GPP_A5 / LFRAME# / ESPI_CS#						7946.39	7541.01
BP9	WAKE#						7407.66	7541.01
C11	GPP_E13 / DDPB_HP0						6763.51	-7022.85
C14	VSS						6119.37	-7022.85
C16	USB3_1_RXN						5475.22	-7022.85
C18	USB3_3_RXN						4831.08	-7022.85
C20	PCIE1_RXN / USB3_5_RXN						4186.94	-7022.85
C22	PCIE3_RXN						3542.79	-7022.85
C24	PCIE5_RXN						2898.65	-7022.85
C26	PCIE7_RXN / SATA0_RXN						2254.5	-7022.85
C28	PCIE9_RXN						1610.36	-7022.85
C30	CSI2_DN6						966.22	-7022.85
C32	CSI2_DN5						322.07	-7022.85
C34	CSI2_CLKN2						-322.07	-7022.85
C36	CSI2_DN9						-966.22	-7022.85
C38	CSI2_DN11						-1610.36	-7022.85
C40	VSS						-2254.5	-7022.85
C42	DDI2_TXP[0]						-2898.65	-7022.85
C44	DDI2_TXP[1]						-3542.79	-7022.85
C46	DDI1_TXP[0]						-4186.94	-7022.85
C48	DDI1_TXN[1]						-4831.08	-7022.85
C50	PCH_JTAG_TDI						-5475.22	-7022.85
C52	PCH_TRST#						-6119.37	-7022.85
C54	PROC_TDI						-6763.51	-7022.85
C56	CFG[6]						-7403.09	-7022.85
C59	PROC_TMS						-8110.22	-6918.2
D1	VSS						9310.37	-6631.69
D10	VSS						7085.58	-6776.47
D12	CL_DATA						6441.44	-6776.47
D15	USB3_2_RXP / SSIC_RXP						5797.3	-6776.47
D17	USB3_4_RXP						5153.15	-6776.47
D19	PCIE2_RXP / USB3_6_RXP						4509.01	-6776.47
D21	PCIE4_RXP						3864.86	-6776.47
D23	PCIE6_RXP						3220.72	-6776.47
D25	PCIE8_RXP / SATA1A_RXP						2576.58	-6776.47
D27	PCIE10_RXP						1932.43	-6776.47
D29	CSI2_DN4						1288.29	-6776.47
D3	eDP_VDDEN						8881.11	-6682.49
D31	CSI2_CLKN1						644.14	-6776.47
D33	CSI2_DN7						0	-6776.47
D35	CSI2_DN8						-644.14	-6776.47



Table 10-1. Y-Processor Ball List (Sheet 29 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
D37	CSI2_DN10						-1288.29	-6776.47
D39	CSI2_CLKN3						-1932.43	-6776.47
D4	eDP_BKLEN						8451.85	-6682.49
D41	DDI2_TXP[2]						-2576.58	-6776.47
D43	DDI2_TXP[3]						-3220.72	-6776.47
D45	DDI1_TXP[2]						-3864.86	-6776.47
D47	DDI1_TXP[3]						-4509.01	-6776.47
D49	RSVD						-5153.15	-6776.47
D51	PROC_PRDY#						-5797.3	-6776.47
D53	PROC_TCK						-6441.44	-6776.47
D55	CFG[5]						-7149.08	-6687.57
D57	CFG[10]						-7724.65	-6756.15
D6	VSS						8022.59	-6682.49
D61	CFG[8]						-8451.85	-6682.49
D62	VSS						-8881.11	-6682.49
D64	VCC						-9310.37	-6631.69
D8	VSS						7593.33	-6682.49
E11	GPP_E3 / CPU_GP0						6763.51	-6530.09
E14	VSS						6119.37	-6530.09
E16	VSS						5475.22	-6530.09
E18	VSS						4831.08	-6530.09
E20	VSS						4186.94	-6530.09
E22	VSS						3542.79	-6530.09
E24	VSS						2898.65	-6530.09
E26	VSS						2254.5	-6530.09
E28	VSS						1610.36	-6530.09
E30	VSS						966.22	-6530.09
E32	VSS						322.07	-6530.09
E34	VSS						-322.07	-6530.09
E36	VSS						-966.22	-6530.09
E38	VSS						-1610.36	-6530.09
E40	VSS						-2254.5	-6530.09
E42	VSS						-2898.65	-6530.09
E44	VSS						-3542.79	-6530.09
E46	VSS						-4186.94	-6530.09
E48	VSS						-4831.08	-6530.09
E50	VSS						-5475.22	-6530.09
E52	VSS						-6119.37	-6530.09
E54	VSS						-6763.51	-6530.09
E56	VSS						-7509.26	-6403.09
E59	VSS						-8088.88	-6413.25
F1	RSVD						9310.37	-6177.03



Table 10-1. Y-Processor Ball List (Sheet 30 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
F10	GPP_E4 / DEVSLP0						7085.58	-6283.71
F12	CL_CLK						6441.44	-6283.71
F15	USB3_2_TXN / SSIC_TXN						5797.3	-6283.71
F17	USB3_4_TXN						5153.15	-6283.71
F19	PCIE2_TXN / USB3_6_TXN						4509.01	-6283.71
F21	PCIE4_TXN						3864.86	-6283.71
F23	PCIE6_TXN						3220.72	-6283.71
F25	PCIE8_TXN / SATA1A_TXN						2576.58	-6283.71
F27	PCIE10_TXN						1932.43	-6283.71
F29	CSI2_DP0						1288.29	-6283.71
F3	RSVD						8881.11	-6253.23
F31	CSI2_CLKP0						644.14	-6283.71
F33	CSI2_DN1						0	-6283.71
F35	CLKOUT_PCIE_P1						-644.14	-6283.71
F37	CLKOUT_PCIE_P4						-1288.29	-6283.71
F39	CLKOUT_PCIE_P5						-1932.43	-6283.71
F4	GPP_E21 / DDPC_CTRLDATA						8451.85	-6253.23
F41	DDI1_AUXP						-2576.58	-6283.71
F43	EDP_TXP[3]						-3220.72	-6283.71
F45	EDP_TXP[0]						-3864.86	-6283.71
F47	PROC_TRST#						-4509.01	-6283.71
F49	PECI						-5153.15	-6283.71
F51	BPM#[2]						-5797.3	-6283.71
F53	CFG[1]						-6441.44	-6283.71
F55	CFG[7]						-7085.58	-6283.71
F6	GPP_E16 / DDPE_HPD3						8022.59	-6253.23
F61	CFG[11]						-8477.25	-6253.23
F62	VSS						-8881.11	-6253.23
F64	VCC						-9310.37	-6171.03
F8	GPP_E11 / USB2_OC2#						7593.33	-6253.23
G11	GPP_E0 / SATAXPICIE0 / SATAGPO						6763.51	-6037.33
G14	VSS						6119.37	-6037.33
G16	USB3_1_TXN						5475.22	-6037.33
G18	USB3_3_TXN						4831.08	-6037.33
G20	PCIE1_TXN / USB3_5_TXN						4186.94	-6037.33
G22	PCIE3_TXN						3542.79	-6037.33
G24	PCIE5_TXN						2898.65	-6037.33
G26	PCIE7_TXN / SATA0_TXN						2254.5	-6037.33
G28	PCIE9_TXN						1610.36	-6037.33
G30	CSI2_DP2						966.22	-6037.33
G32	CSI2_DP3						322.07	-6037.33



Table 10-1. Y-Processor Ball List (Sheet 31 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
G34	CLKOUT_ITPXD_P						-322.07	-6037.33
G36	CLKOUT_PCIE_P2						-966.22	-6037.33
G38	CLKOUT_PCIE_P3						-1610.36	-6037.33
G40	DDI2_AUXP						-2254.5	-6037.33
G42	EDP_AUXP						-2898.65	-6037.33
G44	EDP_TXP[1]						-3542.79	-6037.33
G46	EDP_TXP[2]						-4186.94	-6037.33
G48	PROC_TDO						-4831.08	-6037.33
G50	BPM#[3]						-5475.22	-6037.33
G52	CFG[0]						-6119.37	-6037.33
G54	CFG[17]						-6763.51	-6037.33
G56	CFG[18]						-7417.82	-6010.66
G58	CFG[9]						-7818.63	-6095.75
H10	GPP_E5 / DEVSLP1						7170.42	-5890.26
H12	RSVD						6441.44	-5790.95
H15	USB3_2_TXP / SSIC_TXP						5797.3	-5790.95
H17	USB3_4_TXP						5153.15	-5790.95
H19	PCIE2_TXP / USB3_6_TXP						4509.01	-5790.95
H2	SYS_RESET#						9038.59	-5797.3
H21	PCIE4_TXP						3864.86	-5790.95
H23	PCIE6_TXP						3220.72	-5790.95
H25	PCIE8_TXP / SATA1A_TXP						2576.58	-5790.95
H27	PCIE10_TXP						1932.43	-5790.95
H29	CSI2_DN0						1288.29	-5790.95
H31	CSI2_CLKN0						644.14	-5790.95
H33	CSI2_DP1						0	-5790.95
H35	CLKOUT_PCIE_N1						-644.14	-5790.95
H37	CLKOUT_PCIE_N4						-1288.29	-5790.95
H39	CLKOUT_PCIE_N5						-1932.43	-5790.95
H4	GPP_E20 / DDPC_CTRLCLK						8545.83	-5797.3
H41	DDI1_AUXN						-2576.58	-5790.95
H43	EDP_TXN[3]						-3220.72	-5790.95
H45	EDP_TXN[0]						-3864.86	-5790.95
H47	THERMTRIP#						-4509.01	-5790.95
H49	CATERR#						-5153.15	-5790.95
H51	BPM#[0]						-5797.3	-5790.95
H53	CFG[3]						-6441.44	-5790.95
H55	CFG[4]						-7085.58	-5783.33
H59	CFG[15]						-8130.79	-5839.21
H6	GPP_E19 / DDPB_CTRLDATA						8053.07	-5797.3
H61	CFG[14]						-8545.83	-5797.3
H63	VCC						-9038.59	-5797.3



Table 10-1. Y-Processor Ball List (Sheet 32 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
H8	GPP_E8 / SATALED#						7560.31	-5797.3
J1	SYS_PWROK						9310.37	-5475.22
J11	GPP_E1 / SATAXPCIE1 / SATAGP1						6763.51	-5544.57
J14	VSS						6119.37	-5544.57
J16	USB3_1_TXP						5475.22	-5544.57
J18	USB3_3_TXP						4831.08	-5544.57
J20	PCIE1_TXP / USB3_5_TXP						4186.94	-5544.57
J22	PCIE3_TXP						3542.79	-5544.57
J24	PCIE5_TXP						2898.65	-5544.57
J26	PCIE7_TXP / SATA0_TXP						2254.5	-5544.57
J28	PCIE9_TXP						1610.36	-5544.57
J3	VSS						8792.21	-5475.22
J30	CSI2_DN2						966.22	-5544.57
J32	CSI2_DN3						322.07	-5544.57
J34	CLKOUT_ITPXDP_N						-322.07	-5544.57
J36	CLKOUT_PCIE_N2						-966.22	-5544.57
J38	CLKOUT_PCIE_N3						-1610.36	-5544.57
J40	DDI2_AUXN						-2254.5	-5544.57
J42	EDP_AUXN						-2898.65	-5544.57
J44	EDP_TXN[1]						-3542.79	-5544.57
J46	EDP_TXN[2]						-4186.94	-5544.57
J48	PROCHOT#						-4831.08	-5544.57
J5	VSS						8299.45	-5475.22
J50	BPM#[1]						-5475.22	-5544.57
J52	CFG[2]						-6119.37	-5544.57
J54	CFG[16]						-6763.51	-5544.57
J56	CFG[19]						-7407.66	-5544.57
J58	CFG[13]						-7805.93	-5605.53
J60	CFG[12]						-8299.45	-5475.22
J62	VSS						-8792.21	-5475.22
J64	VCC						-9310.37	-5475.22
J7	VSS						7806.69	-5475.22
J9	VSS						7313.93	-5475.22
K12	RSVD						6441.44	-5298.19
K15	VSS						5797.3	-5298.19
K17	VSS						5153.15	-5298.19
K19	VSS						4509.01	-5298.19
K21	VSS						3864.86	-5298.19
K23	VSS						3220.72	-5298.19
K25	VSS						2576.58	-5298.19
K27	VSS						1932.43	-5298.19
K29	VSS						1288.29	-5298.19



Table 10-1. Y-Processor Ball List (Sheet 33 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
K31	VSS						644.14	-5298.19
K33	VSS						0	-5298.19
K35	VSS						-644.14	-5298.19
K37	VSS						-1288.29	-5298.19
K39	VSS						-1932.43	-5298.19
K41	VSS						-2576.58	-5298.19
K43	VSS						-3220.72	-5298.19
K45	VSS						-3864.86	-5298.19
K47	VSS						-4509.01	-5298.19
K49	VSS						-5153.15	-5298.19
K51	VSS						-5797.3	-5298.19
K53	VSS						-6441.44	-5298.19
K55	VSS						-7085.58	-5298.19
L10	GPP_E14 / DDPC_HPD1						7067.55	-5153.15
L14	VSS						6119.37	-5051.81
L16	RSVD						5475.22	-5051.81
L18	RSVD						4831.08	-5051.81
L2	XTAL24_OUT						9038.59	-5153.15
L20	RSVD						4186.94	-5051.81
L22	RSVD						3542.79	-5051.81
L24	RSVD						2898.65	-5051.81
L26	RSVD						2254.5	-5051.81
L28	RSVD						1610.36	-5051.81
L30	VCCSA						966.22	-5051.81
L32	VSS_SENSE						322.07	-5051.81
L34	VCC_SENSE						-322.07	-5051.81
L36	RSVD						-966.22	-5051.81
L38	RSVD						-1610.36	-5051.81
L4	GPP_E23						8545.83	-5153.15
L40	VCC						-2254.5	-5051.81
L42	VCC						-2898.65	-5051.81
L44	VCC						-3542.79	-5051.81
L46	VCC						-4186.94	-5051.81
L48	VCC						-4831.08	-5051.81
L50	VCC						-5475.22	-5051.81
L52	VCC						-6119.37	-5051.81
L54	VCC						-6763.51	-5051.81
L57	VSS						-7660.64	-5232.4
L59	VSS						-8053.07	-5153.15
L6	GPP_E18 / DDPB_CTRLCLK						8053.07	-5153.15
L61	VSS						-8545.83	-5153.15
L63	VCC						-9038.59	-5153.15



Table 10-1. Y-Processor Ball List (Sheet 34 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
L8	GPP_E6 / DEVSLP2						7560.31	-5153.15
M1	XTAL24_IN						9310.37	-4831.08
M11	GPP_E10 / USB2_OC1#						6821.17	-4831.08
M15	RSVD						5797.3	-4805.43
M17	RSVD						5153.15	-4805.43
M19	RSVD						4509.01	-4805.43
M21	RSVD						3864.86	-4805.43
M23	RSVD						3220.72	-4805.43
M25	RSVD						2576.58	-4805.43
M27	RSVD						1932.43	-4805.43
M29	VCCSA_SENSE						1288.29	-4805.43
M3	VSS						8792.21	-4831.08
M31	VCCSA						644.14	-4805.43
M33	VCC						0	-4805.43
M35	VCC						-644.14	-4805.43
M37	VCC						-1288.29	-4805.43
M39	VCC						-1932.43	-4805.43
M41	VCC						-2576.58	-4805.43
M43	VCC						-3220.72	-4805.43
M45	VCC						-3864.86	-4805.43
M47	VCC						-4509.01	-4805.43
M49	VCC						-5153.15	-4805.43
M5	GPP_E22						8299.45	-4831.08
M51	VCC						-5797.3	-4805.43
M53	VCC						-6441.44	-4805.43
M56	VCC						-7341.87	-4989.83
M58	VCC						-7806.69	-4831.08
M60	VCC						-8299.45	-4831.08
M62	VCC						-8792.21	-4831.08
M64	VCC						-9310.37	-4831.08
M7	GPP_E15 / DDPD_HPD2						7806.69	-4831.08
M9	GPP_E7 / CPU_GP1						7313.93	-4831.08
N10	GPP_E2 / SATAXPICIE2 / SATAGP2						7067.55	-4509.01
N12	GPP_E9 / USB2_OC0#						6574.79	-4509.01
N14	VSS						6119.37	-4559.05
N16	VSS						5475.22	-4559.05
N18	VSS						4831.08	-4559.05
N2	USB2_COMP						9038.59	-4509.01
N20	VSS						4186.94	-4559.05
N22	VSS						3542.79	-4559.05
N24	VSS						2898.65	-4559.05
N26	VSS						2254.5	-4559.05



Table 10-1. Y-Processor Ball List (Sheet 35 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
N28	VSSSA_SENSE						1610.36	-4559.05
N30	VCCSA						966.22	-4559.05
N32	VCC						322.07	-4559.05
N34	VCC						-322.07	-4559.05
N36	VCC						-966.22	-4559.05
N38	VCC						-1610.36	-4559.05
N4	GPP_D4 / FLASHTRIG						8545.83	-4509.01
N40	VCC						-2254.5	-4559.05
N42	VCC						-2898.65	-4559.05
N44	VCCGT						-3542.79	-4559.05
N46	VCCGT						-4186.94	-4559.05
N48	VCCGT						-4831.08	-4559.05
N50	VCCGT						-5475.22	-4559.05
N52	VCCGT_SENSE						-6119.37	-4559.05
N54	VCC						-6777.48	-4586.99
N55	VCC						-7176.77	-4625.34
N57	VCC						-7560.31	-4509.01
N59	VCC						-8053.07	-4509.01
N6	GPP_D0						8053.07	-4509.01
N61	VCC						-8545.83	-4509.01
N63	VCC						-9038.59	-4509.01
N8	GPP_D2						7560.31	-4509.01
P1	XCLK_BIASREF						9310.37	-4186.94
P11	GPP_D9						6821.17	-4186.94
P13	RSVD						6328.41	-4181.86
P3	GPP_D3						8792.21	-4186.94
P5	GPP_D6 / ISH_I2C0_SCL						8299.45	-4186.94
P52	VSSGT_SENSE						-6423.66	-4277.36
P54	VSS						-6821.17	-4186.94
P56	VCC						-7313.93	-4186.94
P58	VCC						-7806.69	-4186.94
P60	VCC						-8299.45	-4186.94
P62	VCC						-8792.21	-4186.94
P64	VCC						-9310.37	-4186.94
P7	GPP_D5 / ISH_I2C0_SDA						7806.69	-4186.94
P9	GPP_D1						7313.93	-4186.94
R10	VSS						7067.55	-3864.86
R12	RSVD						6574.79	-3864.86
R15	VCCAPLLEBB_1P0						5846.1	-4104.91
R16	VCCAPLLEBB_1P0						5350.8	-4104.91
R18	VSS						4855.5	-4104.91
R19	VCCCLK6						4360.2	-4104.91



Table 10-1. Y-Processor Ball List (Sheet 36 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
R2	VSS						9038.59	-3864.86
R21	VCCCLK5						3864.9	-4104.91
R23	VCCCLK5						3369.6	-4104.91
R24	VSS						2874.3	-4104.91
R26	VCCSTG						2379	-4104.91
R27	VCCPLL						1883.7	-4104.91
R29	VCCSA						1388.4	-4104.91
R30	VSS						893.1	-4104.91
R32	VCC						397.8	-4104.91
R33	VSS						-97.5	-4104.91
R35	VCCG0						-592.8	-4104.91
R36	VSS						-1088.1	-4104.91
R38	VCCG0						-1583.4	-4104.91
R4	VSS						8545.83	-3864.86
R40	VSS						-2078.7	-4104.91
R41	VCC						-2574	-4104.91
R43	VSS						-3069.3	-4104.91
R44	VSS						-3564.6	-4104.91
R46	VSS						-4059.9	-4104.91
R47	VSS						-4555.2	-4104.91
R49	VSS						-5050.5	-4104.91
R50	VSS						-5545.8	-4104.91
R51	VCCGT						-6041.1	-4104.91
R53	VCCGT						-6574.79	-3864.86
R55	VSS						-7067.55	-3864.86
R57	VCC						-7560.31	-3864.86
R59	VCC						-8053.07	-3864.86
R6	VSS						8053.07	-3864.86
R61	VCC						-8545.83	-3864.86
R63	VCC						-9038.59	-3864.86
R8	VSS						7560.31	-3864.86
T1	VCCMPHYGT_1P0						9310.37	-3542.79
T11	GPP_D12						6821.17	-3542.79
T13	VSS						6328.41	-3537.71
T15	VCCMPHYGT_1P0						5846.1	-3546.11
T16	VCCMPHYGT_1P0						5350.8	-3546.11
T18	VSS						4855.5	-3546.11
T19	VCCCLK6						4360.2	-3546.11
T21	VSS						3864.9	-3546.11
T23	VSS						3369.6	-3546.11
T24	VSS						2874.3	-3546.11
T26	VCCSTG						2379	-3546.11



Table 10-1. Y-Processor Ball List (Sheet 37 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
T27	VCCPLL						1883.7	-3546.11
T29	VCCSA						1388.4	-3546.11
T3	GPP_D8 / ISH_I2C1_SCL						8792.21	-3542.79
T30	VCCSA						893.1	-3546.11
T32	VCC						397.8	-3546.11
T33	VSS						-97.5	-3546.11
T35	VCCG0						-592.8	-3546.11
T36	VSS						-1088.1	-3546.11
T38	VCCG0						-1583.4	-3546.11
T40	VSS						-2078.7	-3546.11
T41	VCC						-2574	-3546.11
T43	VCCGT						-3069.3	-3546.11
T44	VCCGT						-3564.6	-3546.11
T46	VCCGT						-4059.9	-3546.11
T47	VCCGT						-4555.2	-3546.11
T49	VCCGT						-5050.5	-3546.11
T5	GPP_D11						8299.45	-3542.79
T50	VCCGT						-5545.8	-3546.11
T51	VCCGT						-6041.1	-3546.11
T54	VCCGT						-6821.17	-3542.79
T56	VSS						-7313.93	-3542.79
T58	VSS						-7806.69	-3542.79
T60	VSS						-8299.45	-3542.79
T62	VSS						-8792.21	-3542.79
T64	VSS						-9310.37	-3542.79
T7	GPP_D10						7806.69	-3542.79
T9	GPP_D7 / ISH_I2C1_SDA						7313.93	-3542.79
U10	GPP_D13 / ISH_UART0_RXD / SML0BDATA						7067.55	-3220.72
U12	GPP_D17 / DMIC_CLK1						6574.79	-3220.72
U2	VCCMPHYGT_1P0						9038.59	-3220.72
U4	GPP_D14 / ISH_UART0_TXD / SML0BCLK						8545.83	-3220.72
U53	VCCGT						-6574.79	-3220.72
U55	VCCGT						-7067.55	-3220.72
U57	VCCGT						-7560.31	-3220.72
U59	VCCGT						-8053.07	-3220.72
U6	GPP_D15 / ISH_UART0_RTS#						8053.07	-3220.72
U61	VCCGT						-8545.83	-3220.72
U63	VCCGT						-9038.59	-3220.72
U8	GPP_D18 / DMIC_DATA1						7560.31	-3220.72



Table 10-1. Y-Processor Ball List (Sheet 38 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
V1	VCCMPHYAON_1P0						9310.37	-2898.65
V11	GPP_D20 / DMIC_DATA0						6821.17	-2898.65
V13	VSS						6328.41	-2893.57
V15	VCCAMPHYPLL_1P0						5846.1	-2987.31
V16	VCCAMPHYPLL_1P0						5350.8	-2987.31
V18	VCCCLK1						4855.5	-2987.31
V19	VCCCLK2						4360.2	-2987.31
V21	VCCCLK4						3864.9	-2987.31
V23	VCCCLK3						3369.6	-2987.31
V24	VSS						2874.3	-2987.31
V26	VCCST						2379	-2987.31
V27	VSS						1883.7	-2987.31
V29	VCCSA						1388.4	-2987.31
V3	GPP_D19 / DMIC_CLK0						8792.21	-2898.65
V30	VSS						893.1	-2987.31
V32	VCC						397.8	-2987.31
V33	VSS						-97.5	-2987.31
V35	VCCG0						-592.8	-2987.31
V36	VSS						-1088.1	-2987.31
V38	VCCG0						-1583.4	-2987.31
V40	VSS						-2078.7	-2987.31
V41	VCC						-2574	-2987.31
V43	VSS						-3069.3	-2987.31
V44	VSS						-3564.6	-2987.31
V46	VSS						-4059.9	-2987.31
V47	VSS						-4555.2	-2987.31
V49	VSS						-5050.5	-2987.31
V5	GPP_D23 / I2S_MCLK						8299.45	-2898.65
V50	VSS						-5545.8	-2987.31
V51	VSS						-6041.1	-2987.31
V54	VCCGT						-6821.17	-2898.65
V56	VCCGT						-7313.93	-2898.65
V58	VCCGT						-7806.69	-2898.65
V60	VCCGT						-8299.45	-2898.65
V62	VCCGT						-8792.21	-2898.65
V64	VCCGT						-9310.37	-2898.65
V7	GPP_D22						7806.69	-2898.65
V9	GPP_D16 / ISH_UART0_CTS# / SML0BALERT#						7313.93	-2898.65
W10	GPP_C7 / SML1DATA						7067.55	-2576.58
W12	GPP_D21						6574.79	-2576.58
W2	VCCMPHYAON_1P0						9038.59	-2576.58



Table 10-1. Y-Processor Ball List (Sheet 39 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
W4	GPP_C3 / SML0CLK						8545.83	-2576.58
W53	VCCGT						-6574.79	-2576.58
W55	VCCGT						-7067.55	-2576.58
W57	VCCGT						-7560.31	-2576.58
W59	VCCGT						-8053.07	-2576.58
W6	GPP_C1 / SMBDATA						8053.07	-2576.58
W61	VCCGT						-8545.83	-2576.58
W63	VCCGT						-9038.59	-2576.58
W8	GPP_C2 / SMBALERT#						7560.31	-2576.58
Y1	VSS						9310.37	-2254.5
Y11	VSS						6821.17	-2254.5
Y13	VSS						6328.41	-2249.42
Y15	VSS						5846.1	-2428.51
Y16	VSS						5350.8	-2428.51
Y18	VCCCLK1						4855.5	-2428.51
Y19	VCCCLK2						4360.2	-2428.51
Y21	VCCCLK4						3864.9	-2428.51
Y23	VCCCLK3						3369.6	-2428.51
Y24	VSS						2874.3	-2428.51
Y26	VCCST						2379	-2428.51
Y27	VSS						1883.7	-2428.51
Y29	VCCSA						1388.4	-2428.51
Y3	VSS						8792.21	-2254.5
Y30	VCCSA						893.1	-2428.51
Y32	VCC						397.8	-2428.51
Y33	VSS						-97.5	-2428.51
Y35	VCCG0						-592.8	-2428.51
Y36	VSS						-1088.1	-2428.51
Y38	VCCG0						-1583.4	-2428.51
Y40	VSS						-2078.7	-2428.51
Y41	VCC						-2574	-2428.51
Y43	VCCGT						-3069.3	-2428.51
Y44	VCCGT						-3564.6	-2428.51
Y46	VCCGT						-4059.9	-2428.51
Y47	VCCGT						-4555.2	-2428.51
Y49	VCCGT						-5050.5	-2428.51
Y5	VSS						8299.45	-2254.5
Y50	VCCGT						-5545.8	-2428.51
Y51	VCCGT						-6041.1	-2428.51
Y54	VCCGT						-6821.17	-2254.5
Y56	VCCGT						-7313.93	-2254.5
Y58	VCCGT						-7806.69	-2254.5



Table 10-1. Y-Processor Ball List (Sheet 40 of 40)

Ball #	Ball Name	DDR3	LPDDR3	DDR4	Interleaved (IL)	Non-interleaved (NIL)	X [um]	Y [um]
Y60	VCCGT						-8299.45	-2254.5
Y62	VCCGT						-8792.21	-2254.5
Y64	VCCGT						-9310.37	-2254.5
Y7	VSS						7806.69	-2254.5
Y9	VSS						7313.93	-2254.5

§ §

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for CPU - Central Processing Units category:

Click to view products by Intel manufacturer:

Other Similar products are found below :

[AT80612003090AAS LBWJ](#) [B4860NSE7QUMD](#) [NPIXP2855AB-S-LA88](#) [IVPX7225-RTM-1](#) [96MPI5-2.9-6M10T](#) [2SC4646D-AN](#)
[SMBV1061LT1G](#) [2SC4646E-AN](#) [2SJ268-DL-E](#) [CP80617003981AHS LBTQ](#) [MATXM-CORE-411-HTSNK](#) [TEC0193BPF](#) [TND516SS-TL-E](#)
[BGSF 1717MN26 E6327](#) [D8086-2](#) [LF80538GF0282M-S-L8VY](#) [CM8063401293902S R1A4](#) [CM8063501521302S R1B8](#)
[CM8066201919901 SR2L0](#) [CM8066201928505 SR2HT](#) [CPH5855-TL-E](#) [CM8063501293200S R1A0](#) [AV8063801129600S R10F](#) [EMS36-02-](#)
[2H-MDT](#) [EMM04-MDT](#) [NG80386DX33](#) [NHIXP432AC](#) [NK80530MZ866256S-L7XH](#) [P1021NXE2HFB](#) [R0K5ML001SS00BR](#)
[LC87F2608A](#) [LC87FBK08A](#) [PRIXP425BC](#) [PRIXP423BB](#) [CM8066201921712S R2LF](#) [CM8064601467102S R152](#) [CM8063501375800S](#)
[R1AX](#) [CM8063501293506S R1A2](#) [CM8063401293802S R1A3](#) [CM8062107185405S R0KM](#) [LC87F0G08A](#) [CM8067702867061S R374](#) [PB-](#)
[8SMB](#) [COMX-300-HSP](#) [RTM-ATCA-7360](#) [96MPI7-3.4-8M11T](#) [CM8066002023801S R2J1](#) [96MPP-2.3-3M10T](#) [96MPI7-3.4-8M11T1](#)
[96MPXE-2.0-15M20T](#)