SEMICONDUCTOR

January 1990 Revised September 2000 74ACQ646 • 74ACTQ646 Quiet Series™ Octal Transceiver/Register with 3-STATE Outputs

74ACQ646 • 74ACTQ646 Quiet Series™ Octal Transceiver/Register with 3-STATE Outputs

General Description

The ACQ/ACTQ646 consist of registered bus transceiver circuits, with outputs, D-type flip-flops, and control circuitry providing multiplexed transmission of data directly from the input bus or from the internal storage registers. Data on the A or B bus will be loaded into the respective registers on the LOW-to-HIGH transition of the appropriate clock pin (CPAB or CPBA). The four fundamental handling functions available are illustrated in Figure 1, Figure 2, Figure 3 and Figure 4.

The ACQ/ACTQ utilizes Fairchild Quiet Series[™] technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series[™] features GTO[™] output control and undershoot corrector in addition to a split ground bus for superior performance.

Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Independent registers for A and B busses
- Multiplexed real-time and stored data transfers
- 300 mil slim dual-in-line package
- Outputs source/sink 24 mA
- Faster prop delays than the standard AC/ACT646

Ordering Code:

Order Number	Package Number	Package Description
74ACQ646SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACQ646ASPC	N24	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
74ACTQ646SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74ACTQ646ASPC	N24	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram

			_	
		\cup		
CPAB —	1	-	24	-v _{cc}
SAB —	2		23	— СРВА
DIR —	3		22	— SBA
A ₀ —	4		21	— Ē
A1-	5		20	— в _о
A2 -	6		19	— B ₁
Α3 —	7		18	— в ₂
A4	8		17	— в ₃
A ₅ —	9		16	— B₄
A ₆ —	10		15	— В ₅
A7 -	11		14	— ^в 6
GND —	12		13	— В ₇

Pin Descriptions

Pin Names	Descriptions
A ₀ -A ₇	Data Register A Inputs
	Data Register A Outputs
B ₀ -B ₇	Data Register B Inputs
	Data Register B Outputs
CPAB, CPBA	Clock Pulse Inputs
SAB, SBA	Transmit/Receive Inputs
G	Output Enable Input
DIR	Direction Control Input

FACT™, Quiet Series™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation

© 2000 Fairchild Semiconductor Corporation DS010635

74ACQ646 • 74ACTQ646





Function Table

		Inp	uts			Data I/O	(Note 1)	Function
G	DIR	CPAB	CPBA	SAB	SBA	$A_0 - A_7$	B ₀ –B ₇	Function
Н	Х	H or L	H or L	Х	Х			Isolation
Н	Х	~	Х	Х	Х	Input	Input	Clock A _n Data into A Register
Н	Х	Х	~	Х	Х			Clock B _n Data into B Register
L	Н	Х	Х	L	Х			A _n to B _n —Real Time (Transparent Mode)
L	н	~	Х	L	Х	Input	Output	Clock A _n Data into A Register
L	н	H or L	х	н	Х			A Register to B _n (Stored Mode)
L	н	~	х	Н	Х			Clock A_n Data into A Register and Output to B_n
L	L	Х	Х	Х	L			B _n to A _n —Real Time (Transparent Mode)
L	L	Х	~	Х	L	Output	Input	Clock B _n Data into B Register
L	L	Х	H or L	Х	н			B Register to A _n (Stored Mode)
L	L	Х	~	Х	Н			Clock ${\rm B_n}$ Data into B Register and Output to ${\rm A_n}$

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the appropriate clock inputs.



Absolute Maximum Ratings(Note 2)

Recommended Operating Conditions

Supply Voltage (V	0.5\/ to +7.0\/	Conditions	
Supply voltage (v_{CC})	-0.50 10 +7.00		
Do input Diode Current (IIK)		Supply voltage (V _{CC})	
$V_{I} = -0.5V$	–20 mA	ACQ	2.0V to 6.0V
$V_{I} = V_{CC} + 0.5V$	+20 mA	ACTQ	4.5V to 5.5V
DC Input Voltage (VI)	–0.5V to V_{CC} + 0.5V	Input Voltage (V _I)	0V to V _{CC}
DC Output Diode Current (I _{OK})		Output Voltage (V _O)	0V to V _{CC}
$V_{O} = -0.5V$	–20 mA	Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
$V_O = V_{CC} + 0.5V$	+20 mA	Minimum Input Edge Rate $\Delta V/\Delta t$	
DC Output Voltage (V _O)	$-0.5V$ to $V_{CC} + 0.5V$	ACQ Devices	
DC Output Source		V_{IN} from 30% to 70% of V_{CC}	
or Sink Current (I _O)	±50 mA	V _{CC} @ 3.0V, 4.5V, 5.5V	125 mV/ns
DC V_{CC} or Ground Current		Minimum Input Edge Rate $\Delta V/\Delta t$	
per Output Pin (I _{CC} or I _{GND})	±50 mA	ACTQ Devices	
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$	V _{IN} from 0.8V to 2.0V	
DC Latch-Up Source		V _{CC} @ 4.5V, 5.5V	125 mV/ns
or Sink Current	±300 mA	Note 2: Absolute maximum ratings are those va	lues beyond which damage
Junction Temperature (T _J)		to the device may occur. The databook specific out exception, to ensure that the system design	ations should be met, with- n is reliable over its power
PDIP	140°C	supply, temperature, and output/input loading v recommend operation of FACT™ circuits outside	ariables. Fairchild does not adatabook specifications.

DC Electrical Characteristics for ACQ

Symbol	Parameter	V _{cc}	T _A = -	+ 25°C	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Unito	Conditions
Symbol	Faidilielei	(V)	Тур	Gu	aranteed Limits	Units	Conditions
V _{IH}	Minimum HIGH Level	3.0	1.5	2.1	2.1		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	3.15	3.15	V	or $V_{CC} - 0.1V$
		5.5	2.75	3.85	3.85		
V _{IL}	Maximum LOW Level	3.0	1.5	0.9	0.9		$V_{OUT} = 0.1V$
	Input Voltage	4.5	2.25	1.35	1.35	V	or $V_{CC} - 0.1V$
		5.5	2.75	1.65	1.65		
V _{OH}	Minimum HIGH Level	3.0	2.99	2.9	2.9		
	Output Voltage	4.5	4.49	4.4	4.4	V	$I_{OUT} = -50 \ \mu A$
		5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		2.56	2.46		$I_{OH} = -12 \text{ mA}$
		4.5		3.86	3.76	V	$I_{OH} = -24 \text{ mA}$
		5.5		4.85	4.76		I _{OH} = -24 mA (Note 3)
V _{OL}	Maximum LOW Level	3.0	0.002	0.1	0.1		
	Output Voltage	4.5	0.001	0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
		5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		3.0		0.36	0.44		$I_{OL} = 12 \text{ mA}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 3)
IIN (Note 5)	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	μA	$V_I = V_{CC}, GND$
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 4)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent	55		8.0	80.0	ıιΔ	Viu – Vias or GND
(Note 5)	Supply Current	0.0		0.0	00.0	μΛ	VIN - VCC OF GIVE
I _{OZT}	Maximum I/O						$V_{I}(OE) = V_{IL}, V_{IH}$
	Leakage Current	5.5		±0.6	±6.0	μΑ	$V_I = V_{CC}, GND$
	(A _n , B _n Inputs)						$V_{O} = V_{CC}, GND$
V _{OLP}	Quiet Output	5.0	11	15		V	Figures 5, 6
	Maximum Dynamic V _{OL}	5.0	1.1	1.5		v	(Note 6)(Note 7)
	•						

DC Electrical Characteristics for ACQ (Continued)

Symbol	Parameter	V _{CC}	V_{CC} $T_A = +25^{\circ}C$ (V)TypGua		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Unite	Conditions
Gymbol		(V)			Guaranteed Limits		Contaitions
V _{OLV}	Quiet Output	5.0	0.6	1.2		V	Figures 5, 6
	Minimum Dynamic V _{OL}	5.0	-0.0	-1.2		v	(Note 6)(Note 7)
V _{IHD}	Minimum HIGH Level	5.0	2.1	2.5		V	(Noto 6)(Noto 9)
	Dynamic Input Voltage	5.0	3.1	3.5		v	
V _{ILD}	Maximum LOW Level	5.0	10	4.5		V	(Nata C)(Nata R)
	Dynamic Input Voltage	5.0	1.9	1.5		v	

Note 3: Maximum of 8 outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

Note 6: Plastic DIP package.

Note 7: Max number of outputs defined as (n). Data inputs are driven 0V to 5V. One output @ GND.

Note 8: Max number of Data Inputs (n) switching. (n – 1) inputs switching 0V to 5V (ACQ). Input-under-test switching 5V to threshold (V_{ILD}), 0V to threshold (V_{ILD}) f = 1 MHz.

DC Electrical Characteristics for ACTQ

0h.el	Demonster	V _{CC}	T _A =	+25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Unite	Conditions
Symbol	Parameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions
VIH	Minimum HIGH Level	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or $V_{CC} - 0.1V$
VIL	Maximum LOW Level	4.5	1.5	0.8	0.8	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	0.8	0.8	v	or $V_{CC} - 0.1V$
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	L 50 ·· A
	Output Voltage	5.5	5.49	5.4	5.4	v	I _{OUT} = -50 μA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	I _{OH} = -24 mA
		5.5		4.86	4.76		I _{OH} = -24 mA (Note 9)
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	L _ 50 ···A
	Output Voltage	5.5	0.001	0.1	0.1	v	10UT = 30 μA
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	$I_{OL} = 24 \text{ mA}$
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 9)
I _{IN}	Maximum Input Leakage Current	5.5		±0.1	±1.0	μΑ	$V_I = V_{CC}, GND$
I _{OZT}	Maximum I/O Leakage Current	E E		+0.6	+6.0		$V_I = V_{IL}, V_{IH}$
	(A _n , B _n Inputs)	5.5		±0.0	±0.0	μΑ	$V_O = V_{CC}$, GND
ICCT	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_{I} = V_{CC} - 2.1V$
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 10)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent	5.5		8.0	80.0		$V_{IN} = V_{CC}$
	Supply Current	5.5		0.0	80.0	μΛ	or GND
V _{OLP}	Quiet Output	5.0	1.1	1 5		V	Figures 5, 6
	Maximum Dynamic V _{OL}	5.0	1.1	1.5		v	(Note 11)(Note 12)
V _{OLV}	Quiet Output	5.0	0.6	1.2		V	Figures 5, 6
	Minimum Dynamic V _{OL}	5.0	-0.6	-1.2		v	(Note 11)(Note 12)
V _{IHD}	Minimum HIGH Level	5.0	17	2.0		V	(Note 11)(Note 12)
	Dynamic Input Voltage	5.0	1.7	2.0		v	
V _{ILD}	Maximum LOW Level	5.0	1.2	0.0		V	(Note 11)/Note 12)
	Dynamic Input Voltage	5.0	1.2	0.8		v	(NOLE IT)(NOLE IS)

Note 9: All outputs loaded; thresholds on input associated with output under test.

Note 10: Maximum test duration 2.0 ms, one output loaded at a time.

Note 11: Plastic DIP Package.

Note 12: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 13: Max number of data inputs (n) switching. (n – 1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{ILD}), f = 1 MHz.

5

		V _{CC}		$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	
Symbol	Parameter	(V)		$C_L = 50 \ pF$		C _L =	50 pF	Unit
		(Note 14)	Min	Тур	Max	Min	Max	
t _{PLH}	Propagation Delay	3.3	3.5	9.0	12.0	3.5	13.0	
	Bus to Bus	5.0	2.5	6.5	9.0	2.5	9.5	118
t _{PHL}	Propagation Delay	3.3	3.5	9.0	12.0	3.5	13.0	
	Bus to Bus	5.0	2.5	6.5	9.0	2.5	9.5	112
t _{PLH}	Propagation Delay	3.3	3.5	10.0	13.0	3.5	14.0	
	Clock to Bus	5.0	2.5	7.0	9.5	2.5	10.5	ns
t _{PHL}	Propagation Delay	3.3	3.5	10.0	13.0	3.5	14.0	
	Clock to Bus	5.0	2.5	7.0	9.5	2.5	10.5	n
t _{PLH}	Propagation Delay	3.3	3.5	9.5	12.5	3.5	13.5	
	SBA or SAB to An or Bn	5.0	2.5	6.5	9.0	2.5	10.0	n
	(w/A _n or B _n HIGH or LOW)							
t _{PHL}	Propagation Delay	3.3	3.5	9.5	12.5	3.5	13.5	
	SBA or SAB to An or Bn	5.0	2.5	6.5	9.0	2.5	10.0	n
	(w/A _n or B _n HIGH or LOW)							
t _{PZH}	Enable Time	3.3	3.5	10.5	14.5	3.5	15.5	ns
	G to A _n or B _n	5.0	2.5	8.0	10.5	2.5	11.5	
t _{PZL}	Enable Time	3.3	3.5	10.5	14.5	3.5	15.5	
	G to A _n or B _n	5.0	2.5	8.0	10.5	2.5	11.5	n
t _{PHZ}	Disable Time	3.3	2.5	8.0	11.0	2.5	12.0	
	G to A _n or B _n	5.0	1.5	5.0	7.5	1.5	8.0	n
t _{PLZ}	Disable Time	3.3	2.5	8.0	11.0	2.5	12.0	
	G to A _n or B _n	5.0	1.5	5.0	7.5	1.5	8.0	n
t _{PZH}	Enable Time	3.3	4.5	11.0	15.5	4.5	17.0	
	DIR to A _n or B _n	5.0	3.0	8.5	11.0	3.0	11.5	n
t _{PZL}	Enable Time	3.3	4.5	11.0	15.5	4.5	17.0	
	DIR to A _n or B _n	5.0	3.0	8.5	11.0	3.0	11.5	n
t _{PHZ}	Disable Time	3.3	1.5	8.0	11.0	1.5	12.0	ns
	DIR to A _n or B _n	5.0	1.0	5.0	7.5	1.0	8.0	
t _{PLZ}	Disable Time	3.3	1.5	8.0	11.0	1.5	12.0	
	DIR to A _n or B _n	5.0	1.0	5.0	7.5	1.0	8.0	ns
tos	Output to Output Skew (Note 15)	3.3		1.0	1.5		1.5	
		5.0		0.5	1.0		1.0	ns

Note 14: Voltage Range 3.3 is 3.3V \pm 0.3V. Voltage Range 5.0 is 5.0V \pm 0.5V

Note 15: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design. Not tested.

AC Operating Requirements for ACQ

Symbol	Parameter	v _{cc}	T _A = +25°C		$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Unite
Symbol	Farameter	(Note 16)	Typ Gua		ranteed Minimum	Onits
t _S	Setup Time, HIGH or LOW	3.3		3.0	3.0	22
	Bus to Clock	5.0		3.0	3.0	ns
t _H	Hold Time, HIGH or LOW	3.3		1.5	1.5	20
	Bus to Clock	5.0		1.5	1.5	115
t _W	Clock Pulse Width	3.3		4.0	4.0	22
	HIGH or LOW	5.0		4.0	4.0	115

Note 16: Voltage Range 5.0 is $5.0V\pm0.5V$

Voltage Range 3.3 is 3.3V \pm 0.3V

		V _{cc}		$T_A = +25^{\circ}C$		$T_A = -40^\circ$	C to +85°C	
Symbol	Parameter	(V)	C _L = 50 pF			C _L =	Units	
		(Note 17)	Min	Тур	Max	Min	Max	
t _{PLH} t _{PHL}	Propagation Delay Clock to Bus	5.0	2.5	8.5	10.5	2.5	11.0	ns
t _{PLH}	Propagation Delay Bus to Bus	5.0	2.0	8.0	10.0	2.0	10.5	ns
t _{PLH} t _{PHL}	Propagation Delay SBA or SAB to A _n or B _n (w/A _n or B _n HIGH or LOW)	5.0	2.5	8.5	10.5	2.5	11.0	ns
t _{PZH} t _{PZL}	Enable Time G to A _n or B _n	5.0	2.5	10.0	12.0	2.5	12.5	ns
t _{PHZ} t _{PLZ}	Disable Time \overline{G} to A_n or B_n	5.0	1.0	7.0	8.5	1.0	9.0	ns
t _{PZH} t _{PZL}	Enable Time DIR to A _n or B _n	5.0	2.5	10.0	12.0	2.5	12.5	ns
t _{PHZ} t _{PLZ}	Disable Time DIR to A _n or B _n	5.0	1.0	7.0	8.5	1.0	9.0	ns
t _{OSHL}	Output to Output Skew (Note 18) Select to Bus or Clock to Bus	5.0		0.5	1.0		1.0	ns
t _{OSHL} t _{OSLH}	Output to Output Skew (Note 18) Bus to Bus	5.0		1.0	1.5		1.5	ns

74ACQ646 • 74ACTQ646

Note 17: Voltage Range 5.0 is $5.0V\pm0.5V$

Note 18: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design. Not tested.

AC Operating Requirements for ACTQ

Symbol Parameter				-25°C $T_A = -40°C$ to +85 50 pF $C_L = 50 pF$		Units	
		(Note 19)	Тур	Guar	anteed Minimum		
t _S	Setup Time, HIGH or LOW	5.0		3.0	3.0	ns	
	Bus to Clock	5.0		0.0	0.0	113	
t _H	Hold Time, HIGH or LOW	5.0		1.5	1 5	nc	
	Bus to Clock	5.0		1.5	1.0	113	
t _W	Clock Pulse Width	5.0		4.0	4.0	ns	
	HIGH or LOW	5.0		4.0	4.0	115	
Note 19: Volta	ge Range 5.0 is 5.0V ± 0.5V						

Capacitance

Symbol	Parameter	Тур	Units	Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{I/O}	Input/Output Capacitance	15.0	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	90.0	pF	$V_{CC} = 5.0V$

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

- Hewlett Packard Model 8180A Word Generator
- PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, $500 \Omega.$
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



FIGURE 5. Quiet Output Noise Voltage Waveforms

Note 20: V_{OHV} and V_{OLP} are measured with respect to ground reference. **Note 21:** Input pulses have the following characteristics: f = 1 MHz, $t_r = 3 \text{ ns}$, $t_r = 3 \text{ ns}$, skew < 150 ps. V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV}:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

V_{ILD} and V_{IHD}:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL},until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.







FAIRCHILD

SEMICONDUCTOR

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™ Current Transfer Logic™ DEUXPEED® Dual Cool™ EcoSPARK[®] EfficientMax™ R Fairchild® Fairchild Semiconductor® FACT Quiet Series™

FRFET[®] Global Power Resource SM Green FPS™ Green FPS™ e-Series™ G*max*™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Motion-SPM™ OptoHiT™ **OPTOLOGIC[®] OPTOPLANAR[®]** PDP SPM™ Power-SPM™

PowerTrench[®] PowerXS™ Programmable Active Droop™ QFET QS™ Quiet Series™ RapidConfigure[™] Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™ SyncFET™ Sync-Lock™

The Power Franchise[®]

puwer

Franchise TinyBoost™ TinyBuck™ TinyCalc™ TinyCogic® TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TriFault Detect™ TRUECURRENT™* µSerDes™

UHC[®] Ultra FRFET™ UniFET™ VCX™ VisualMax™ XS™

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FACT[®] FAST[®]

FPS™

F-PFS™

FastvCore™

FETBench™

FlashWriter®

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

SYSTEM®

GENERAL

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Datasheet Identification	Product Status	Definition		
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed Full Production		Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.		

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Bus Transceivers category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :

 74LS645N
 DS8838
 FXL4TD245UMX
 IDT74CBTLV3257PGG
 74LVT245BBT20-13
 5962-8683401DA
 PCA9617ADMR2G
 5962

 8953501KA
 5962-86834012A
 5962-7802301Q2A
 5962-7802002MFA
 5962-7802001MFA
 74VHCV245FT(BJ)
 NCV7349D13R2G

 TC74VCX164245(EL,F
 MC74LCX245MNTWG
 TC7WPB8306L8X,LF(S
 TC7WPB9307FC(TE85L
 74FCT16245CTPVG8

 74FCT16543CTPVG
 74FCT245CTPYG8
 MM74HC245AMTCX
 74LVCH16245APVG
 74LVX245MTC
 5962-9221405M2A
 NTS0102DP

 Q100H
 74ALVC16245MTDX
 74ALVCH32245BF
 74FCT163245APVG
 74FCT245CTQG
 74FCT3245AQG

 74LCXR162245MTX
 74VHC245M
 TC7WPB9306FC(TE85L
 TC7WPB9306FK(T5L,F
 JM38510/65553BRA
 ST3384EBDR

 74LVC1T45GF,132
 74AVC4TD245BQ,115
 PQJ7980AHN/C0JL,51
 MC100EP16VBDG
 FXL2TD245L10X
 74LVC1T45GM,115

 TC74AC245P(F)
 PSB21150F S LLHR
 SNJ54AHC245J
 SNJ54AHC245J KNJ54AHC245J
 SNJ54AHC245J