

March 2007

# 74AC109, 74ACT109 Dual JK Positive Edge-Triggered Flip-Flop

## **Features**

- I<sub>CC</sub> reduced by 50%
- Outputs source/sink 24mA
- ACT109 has TTL-compatible inputs

## **General Description**

The AC/ACT109 consists of two high-speed completely independent transition clocked  $J\overline{K}$  flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The  $J\overline{K}$  design allows operation as a D-Type flip-flop (refer to AC/ACT74 data sheet) by connecting the J and  $\overline{K}$  inputs together.

## Asynchronous Inputs:


- LOW input to SD (Set) sets Q to HIGH level
- LOW input to  $\overline{C}_D$  (Clear) sets Q to LOW level
- Clear and Set are independent of clock
- Simultaneous LOW on  $\overline{C}_D$  and  $\overline{S}_D$  makes both Q and  $\overline{Q}$  HIGH

## **Ordering Information**

Order Number	Package Number	Package Description
74AC109SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74AC109SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC109MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT109SC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74AC109MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74ACT109PC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.

# **Connection Diagram**




## **Pin Descriptions**

Description
Data Inputs
Clock Pulse Inputs
Direct Clear Inputs
Direct Set Inputs
Outputs

FACT™ is a trademark of Fairchild Semiconductor Corporation.

# **Logic Symbols**



## **Truth Table**

Each half.

	Inputs					puts	
$\overline{S}_{D}$		СР	J	K	Q	Q	
L	Н	Х	X	Х	Н	L	
Н	L	Х	Х	Х	L	Н	
L	L	Х	Х	Х	Н	Н	
Н	Н	_	L	L	L	Н	
Н	Н	_	Н	L	Toggle		
Н	Н	_	L	Н	$Q_0$	$\overline{Q}_0$	
Н	Н	_	Н	Н	Н	L	
Н	Н	L	Х	Х	$Q_0$	$\overline{Q}_0$	

H = HIGH Voltage Level

L = LOW Voltage Level


∠ = LOW-to-HIGH Transition

X = Immaterial

 $Q_0(\overline{Q}_0)$  = Previous  $Q_0(\overline{Q}_0)$  before LOW-to-HIGH Transition of Clock

## **Logic Diagram**

One half shown.



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
I <sub>IK</sub>	DC Input Diode Current	
	$V_{I} = -0.5V$	–20mA
	$V_I = V_{CC} + 0.5V$	+20mA
VI	DC Input Voltage	-0.5V to V <sub>CC</sub> + 0.5V
I <sub>OK</sub>	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_{O} = V_{CC} + 0.5V$	+20mA
Vo	DC Output Voltage	-0.5V to V <sub>CC</sub> + 0.5V
Io	DC Output Source or Sink Current	±50mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current per Output Pin	±50mA
T <sub>STG</sub>	Storage Temperature	–65°C to +150°C
T <sub>J</sub>	Junction Temperature	140°C

## **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	
	AC	2.0V to 6.0V
	ACT	4.5V to 5.5V
VI	Input Voltage	0V to V <sub>CC</sub>
V <sub>O</sub>	Output Voltage	0V to V <sub>CC</sub>
T <sub>A</sub>	Operating Temperature	-40°C to +85°C
ΔV / Δt	Minimum Input Edge Rate, AC Devices:	125mV/ns
	$V_{IN}$ from 30% to 70% of $V_{CC}$ , $V_{CC}$ @ 3.3V, 4.5V, 5.5V	
ΔV / Δt	Minimum Input Edge Rate, ACT Devices:	125mV/ns
	$V_{IN}$ from 0.8V to 2.0V, $V_{CC}$ @ 4.5V, 5.5V	

## **DC Electrical Characteristics for AC**

		V <sub>CC</sub>		T <sub>A</sub> = -	+25°C	T <sub>A</sub> = -40°C to +85°C	
Symbol	Parameter	(V)	Conditions	Тур.	G	uaranteed Limits	Units
V <sub>IH</sub>	Minimum HIGH	3.0	$V_{OUT} = 0.1V$	1.5	2.1	2.1	V
	Level Input Voltage	4.5	or V <sub>CC</sub> – 0.1V	2.25	3.15	3.15	
		5.5		2.75	3.85	3.85	
V <sub>IL</sub>	Maximum LOW	3.0	$V_{OUT} = 0.1V$	1.5	0.9	0.9	V
	Level Input Voltage	4.5	or V <sub>CC</sub> – 0.1V	2.25	1.35	1.35	
		5.5		2.75	1.65	1.65	
V <sub>OH</sub>	Minimum HIGH	3.0	$I_{OUT} = -50\mu A$	2.99	2.9	2.9	V
	Level Output Voltage	4.5		4.49	4.4	4.4	
		5.5		5.49	5.4	5.4	
			$V_{IN} = V_{IL} \text{ or } V_{IH}$ :				
		3.0	$I_{OH} = -12mA$		2.56	2.46	
		4.5	I <sub>OH</sub> = -24mA		3.86	3.76	
		5.5	$I_{OH} = -24 \text{mA}^{(1)}$		4.86	4.76	
V <sub>OL</sub>	Maximum LOW	3.0	$I_{OUT} = 50\mu A$	0.002	0.1	0.1	V
	Level Output Voltage	4.5		0.001	0.1	0.1	
		5.5		0.001	0.1	0.1	
			$V_{IN} = V_{IL} \text{ or } V_{IH}$ :				
		3.0	$I_{OL} = 12mA$		0.36	0.44	
		4.5	I <sub>OL</sub> = 24mA		0.36	0.44	
		5.5	$I_{OL} = 24 \text{mA}^{(1)}$		0.36	0.44	
I <sub>IN</sub> <sup>(3)</sup>	Maximum Input Leakage Current	5.5	$V_I = V_{CC}$ , GND		±0.1	±1.0	μA
I <sub>OLD</sub>	Minimum Dynamic	5.5	V <sub>OLD</sub> = 1.65V Max.			75	mA
I <sub>OHD</sub>	Output Current <sup>(2)</sup>		V <sub>OHD</sub> = 3.85V Min.			<b>–</b> 75	mA
I <sub>CC</sub> <sup>(3)</sup>	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		2.0	20.0	μA

## Notes:

- 1. All outputs loaded; thresholds on input associated with output under test.
- 2. Maximum test duration 2.0ms, one output loaded at a time.
- 3.  $I_{\text{IN}}$  and  $I_{\text{CC}}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{\text{CC}}$ .

# **DC Electrical Characteristics for ACT**

		V <sub>CC</sub>		T <sub>A</sub> = +	-25°C	T <sub>A</sub> = -40°C to +85°C	
Symbol	Parameter	(V)	Conditions	Тур.	G	uaranteed Limits	Units
V <sub>IH</sub>	Minimum HIGH	4.5	$V_{OUT} = 0.1V$ or	1.5	2.0	2.0	V
	Level Input Voltage	5.5	V <sub>CC</sub> – 0.1V	1.5	2.0	2.0	
V <sub>IL</sub>	Maximum LOW	4.5	$V_{OUT} = 0.1V$ or	1.5	0.8	0.8	V
	Level Input Voltage	5.5	V <sub>CC</sub> – 0.1V	1.5	0.8	0.8	
V <sub>OH</sub>	Minimum HIGH	4.5	$I_{OUT} = -50\mu A$	4.49	4.4	4.4	V
	Level Output Voltage	5.5		5.49	5.4	5.4	
	voitage		$V_{IN} = V_{IL}$ or $V_{IH}$ :				
		4.5	$I_{OH} = -24mA$		3.86	3.76	
		5.5	$I_{OH} = -24 \text{mA}^{(4)}$		4.86	4.76	
V <sub>OL</sub>	Maximum LOW	4.5	I <sub>OUT</sub> = 50μA	0.001	0.1	0.1	V
	Level Output Voltage	5.5		0.001	0.1	0.1	
	voitage		$V_{IN} = V_{IL}$ or $V_{IH}$ :				
		4.5	I <sub>OL</sub> = 24mA		0.36	0.44	
		5.5	$I_{OL} = 24 \text{mA}^{(4)}$		0.36	0.44	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	$V_I = V_{CC}$ , GND		±0.1	± 1.0	μΑ
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	$V_I = V_{CC} - 2.1V$	0.6		1.5	mA
I <sub>OLD</sub>	Minimum Dynamic	5.5	V <sub>OLD</sub> = 1.65V Max.			75	mA
I <sub>OHD</sub>	Output Current <sup>(5)</sup>		V <sub>OHD</sub> = 3.85V Min.			<b>–</b> 75	mA
Icc	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		2.0	20.0	μА

## Notes:

- 4. All outputs loaded; thresholds on input associated with output under test.
- 5. Maximum test duration 2.0ms, one output loaded at a time.

# **AC Electrical Characteristics for AC**

			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		T <sub>A</sub> = -40°C C <sub>L</sub> =			
Symbol	Parameter	$V_{CC}(V)^{(6)}$	Min.	Тур.	Max.	Min.	Max.	Units
f <sub>MAX</sub>	Maximum Clock Frequency	3.3	125	150		100		MHz
		5.0	150	175		125		
t <sub>PLH</sub>	Propagation Delay,	3.3	4.0	8.0	13.5	3.5	16.0	ns
	$CP_n$ to $Q_n$ or $\overline{Q}_n$	5.0	2.5	6.0	10.0	2.0	10.5	
t <sub>PHL</sub>	Propagation Delay,	3.3	3.0	8.0	14.0	3.0	14.5	ns
	$CP_n$ to $Q_n$ or $\overline{Q}_n$	5.0	2.0	6.0	10.0	1.5	10.5	
t <sub>PLH</sub>	Propagation Delay,	3.3	3.0	8.0	12.0	2.5	13.0	ns
	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	5.0	2.5	6.0	9.0	2.0	10.0	
t <sub>PHL</sub>	Propagation Delay,	3.3	3.0	10.0	12.0	3.0	13.5	ns
	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$	5.0	2.0	7.5	9.5	2.0	10.5	

#### Note:

6. Voltage range 3.3 is  $3.3V \pm 0.3V$ . Voltage range 5.0 is  $5.0V \pm 0.5V$ .

# **AC Operating Requirements for AC**

			$T_A = +25$ °C, $C_L = 50$ pF		$T_A = -40$ °C to +85°C, $C_L = 50 \text{ pF}$	
Symbol	Parameter	$V_{CC}(V)^{(7)}$	Тур.	Gua	ranteed Minimum	Units
t <sub>S</sub>	Setup_Time, HIGH or LOW,	3.3	3.5	6.5	7.5	ns
	$J_n$ or $\overline{K}_n$ to $CP_n$	5.0	2.0	4.5	5.0	
t <sub>H</sub>	Hold Time, HIGH or LOW,	3.3	-1.5	0	0	ns
	$J_n$ or $\overline{K}_n$ to $CP_n$	5.0	-0.5	0.5	0.5	
t <sub>W</sub>	Pulse Width, $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$	3.3	2.0	7.0	7.5	ns
		5.0	2.0	4.5	5.0	
t <sub>REC</sub>	Recovery Time,	3.3	-2.5	0	0	ns
	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $CP_n$	5.0	-1.5	0	0	

#### Note

7. Voltage range 3.3 is 3.3V  $\pm$  0.3V. Voltage range 5.0 is 5.0V  $\pm$  0.5V

# **AC Electrical Characteristics for ACT**

			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		$T_A = -40$ °C to +85°C, $C_L = 50$ pF			
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(8)</sup>	Min.	Тур.	Max.	Min.	Max.	Units
f <sub>MAX</sub>	Maximum Clock Frequency	5.0	145	210		125		MHz
t <sub>PLH</sub>	Propagation Delay, $\operatorname{CP}_n$ to $\operatorname{Q}_n$ or $\overline{\operatorname{Q}}_n$	5.0	4.0	7.0	11.0	3.5	13.0	ns
t <sub>PHL</sub>	Propagation Delay, $\operatorname{CP}_n$ to $\operatorname{Q}_n$ or $\overline{\operatorname{Q}}_n$	5.0	3.0	6.0	10.0	2.5	11.5	ns
t <sub>PLH</sub>	Propagation Delay, $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $\overline{Q}_{n}$ or $\overline{\overline{Q}}_{n}$	5.0	2.5	5.5	9.5	2.0	10.5	ns
t <sub>PHL</sub>	Propagation Delay	5.0	2.5	6.0	10.0	2.0	11.5	ns
	$\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $Q_n$ or $\overline{Q}_n$							

## Note:

8. Voltage range 5.0 is  $5.0V \pm 0.5V$ 

# **AC Operating Requirements for ACT**

			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		$T_A = -40$ °C to +85°C, $C_L = 50$ pF	
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(9)</sup>	Тур.	Gua	ranteed Minimum	Units
t <sub>S</sub>	Setup Time, HIGH or LOW, $J_n$ or $\overline{K}_n$ to $CP_n$	5.0	0.5	2.0	2.5	ns
t <sub>H</sub>	Hold Time, HIGH or LOW, $J_n$ or $\overline{K}_n$ to $CP_n$	5.0	0	2.0	2.0	ns
t <sub>W</sub>	Pulse Width, CP <sub>n</sub> or $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$	5.0	3.0	5.0	6.0	ns
t <sub>rec</sub>	Recovery Time, $\overline{C}_{Dn}$ or $\overline{S}_{Dn}$ to $CP_n$	5.0	-2.5	0	0	ns

## Note:


9. Voltage range 5.0 is  $5.0V \pm 0.5V$ 


# Capacitance

Symbol	Parameter	Conditions	Тур.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = OPEN	4.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 5.0V$	35.0	pF

# **Physical Dimensions**

Dimensions are in millimeters unless otherwise noted.










Figure 1. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A

M16AREVK


# Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.





## LAND PATTERN RECOMMENDATION






## DIMENSIONS ARE IN MILLIMETERS

## NOTES:

- A CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
  B. DIMENSIONS ARE IN MILLIMETERS.
  C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.



M16DREVC

Figure 2. 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D

# Physical Dimensions (Continued) Dimensions are in millimeters unless otherwise noted. 5.00±0.10 4.55 5.90 4.45 7.35 В 6.4 0.65 4.4±0.1 1.45 3.2 O.2 CBA ALL LEAD TIPS 5.00 PIN #1 IDENT. LAND PATTERN RECOMMENDATION (F) 0.11-SEE DETAIL A ALL LEAD TIPS 1.1 MAX (0.90) ○ 0.1 C 0.09-0.20 -C-0.10±0.05 0.65 0.19 - 0.30TOP AND BOTTOM **♦ 0.10** A B C C S GAGE PLANE

## NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB,
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1994
- E. DRAWING FILE NAME: MTC16REV4
- F. LAND PATTERN RECOMMENDATION PER IPC7351 ID# TSOP65P640X110-16N

MTC16rev4

Figure 3. 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

0°-8°

0.6±0.1

**DETAIL** A

0.25

SEATING PLANE

# Physical Dimensions (Continued)

Dimensions are in inches (millimeters) unless otherwise noted.




Figure 4. 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E





#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx® TinyLogic<sup>®</sup> HiSeC™ Programmable Active Droop™ Across the board. Around the world.™ QFĔT<sup>®</sup> TINYOPTO™ i-Lo™ ActiveArray™ ImpliedDisconnect™  $\mathsf{Q}\mathsf{S}^{\scriptscriptstyle\mathsf{TM}}$ TinyPower™ TinyWire™ Bottomless™ IntelliMAX™ QT Optoelectronics™ Build it Now™ Quiet Series™ TruTranslation™ ISOPLANAR™ μSerDes™ CoolFET™ MICROCOUPLER™ RapidConfigure™ CROSSVOLT™ RapidConnect™ **UHC**<sup>®</sup> MicroPak™ CTL™ UniFET™ MICROWIRE™ ScalarPump™ Current Transfer Logic™ VCX™ SMART START™  $MSX^{\text{TM}}$ DOME™ SPM® Wire™ MSXPro™

E<sup>2</sup>CMOS™  $\mathsf{STEALTH}^{\mathsf{TM}}$  $OCX^{TM}$ EcoSPARK® SuperFET™ OCXPro™ EnSigna™ OPTOLOGIC® SuperSOT™-3 FACT Quiet Series™ **OPTOPLANAR®** SuperSOT™-6 FACT<sup>®</sup> SuperSOT™-8 PACMAN™  $\mathsf{FAST}^{^{\circledR}}$ SyncFET™ РОР™ FASTr™ ТСМ™ Power220®

FPS™ Power247® The Power Franchise®

FRFET® PowerEdge™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## **PRODUCT STATUS DEFINITIONS**

## **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I24

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip Flops category:

Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below:

5962-8955201EA MC74HC11ADTG MC10EP29MNG MC74HC11ADTR2G NLV14013BDTR2G NLV14027BDG NLX1G74MUTCG
703557B 746431H 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA M38510/07106BFA M38510/06101B2A NLV74HC74ADR2G TC4013BP(N,F) NLV14013BDG NLV74AC32DR2G NLV74AC74DR2G MC74HC73ADG
CY74FCT16374CTPACT MC74HC11ADR2G 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM 74ALVCH162374PAG
TC7WZ74FK,LJ(CT CD54HCT273F HMC853LC3TR HMC723LC3CTR MM74HCT574MTCX MM74HCT273WM SN74LVC74APW
SN74LVC74AD MC74HC73ADTR2G MC74HC11ADG SN74ALVTH16374GR M74HCT273B1R M74HC377RM13TR
M74HC374RM13TR M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER 74AUP1G74DC,125
74VHC374FT(BJ) 74VHC9273FT(BJ) NLV14013BCPG