## 74AC109，74ACT109 <br> Dual JK Positive Edge－Triggered Flip－Flop

## Features

－ICC reduced by $50 \%$
－Outputs source／sink 24 mA
－ACT109 has TTL－compatible inputs

## General Description

The AC／ACT109 consists of two high－speed completely independent transition clocked JK flip－flops．The clocking operation is independent of rise and fall times of the clock waveform．The $\mathrm{J} \overline{\mathrm{K}}$ design allows operation as a D－Type flip－flop（refer to AC／ACT74 data sheet）by connecting the J and $\overline{\mathrm{K}}$ inputs together．

Asynchronous Inputs：
－LOW input to $\bar{S}_{D}$（Set）sets $Q$ to HIGH level
－LOW input to $\bar{C}_{D}$（Clear）sets $Q$ to LOW level
－Clear and Set are independent of clock
－Simultaneous LOW on $\bar{C}_{D}$ and $\bar{S}_{D}$ makes both $Q$ and $\overline{Q H I G H}$

Ordering Information

| Order <br> Number | Package <br> Number | Package Description |
| :--- | :---: | :--- |
| 74AC109SC | M16A | 16－Lead Small Outline Integrated Circuit（SOIC），JEDEC MS－012，0．150＂Narrow |
| 74AC109SJ | M16D | 16－Lead Small Outline Package（SOP），EIAJ TYPE II，5．3mm Wide |
| 74AC109MTC | MTC16 | 16－Lead Thin Shrink Small Outline Package（TSSOP），JEDEC MO－153，4．4mm <br> Wide |
| 74ACT109SC | M16A | 16－Lead Small Outline Integrated Circuit（SOIC），JEDEC MS－012，0．150＂Narrow |
| 74AC109MTC | MTC16 | 16－Lead Thin Shrink Small Outline Package（TSSOP），JEDEC MO－153，4．4mm <br> Wide |
| 74ACT109PC | N16E | 16－Lead Plastic Dual－In－Line Package（PDIP），JEDEC MS－001，0．300＂Wide |

Device also available in Tape and Reel．Specify by appending suffix letter＂$X$＂to the ordering number．

## Connection Diagram



Pin Descriptions

| Pin Names | Description |
| :--- | :--- |
| $J_{1}, J_{2}, \bar{K}_{1}, \bar{K}_{2}$ | Data Inputs |
| $\mathrm{CP}_{1}, C P_{2}$ | Clock Pulse Inputs |
| $\overline{\mathrm{C}}_{\mathrm{D} 1}, \overline{\mathrm{C}}_{\mathrm{D} 2}$ | Direct Clear Inputs |
| $\bar{S}_{\mathrm{D} 1}, \bar{S}_{\mathrm{D} 2}$ | Direct Set Inputs |
| $\mathrm{Q}_{1}, \mathrm{Q}_{2}, \bar{Q}_{1}, \bar{Q}_{2}$ | Outputs |

FACT ${ }^{\text {TM }}$ is a trademark of Fairchild Semiconductor Corporation．

## Logic Symbols



Truth Table
Each half.

| Inputs |  |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\bar{S}_{D}$ | $\bar{C}_{\text {D }}$ | CP | $J$ | K | Q | Q |
| L | H | X | X | X | H | L |
| H | L | X | X | X | L | H |
| L | L | X | X | X | H | H |
| H | H | $\Omega$ | L | L | L | H |
| H | H | $\Omega$ | H | L |  |  |
| H | H | $\Omega$ | L | H | $\mathrm{Q}_{0}$ | $\bar{Q}_{0}$ |
| H | H | $\Omega$ | H | H | H | L |
| H | H | L | X | X | $\mathrm{Q}_{0}$ | $\bar{Q}_{0}$ |

$\mathrm{H}=$ HIGH Voltage Level
$\mathrm{L}=$ LOW Voltage Level
$\widetilde{x}=$ LOW-to-HIGH Transition
$\mathrm{X}=$ Immaterial
$\mathrm{Q}_{0}\left(\overline{\mathrm{Q}}_{0}\right)=$ Previous $\mathrm{Q}_{0}\left(\overline{\mathrm{Q}}_{0}\right)$ before LOW-to-HIGH Transition of Clock

## Logic Diagram

One half shown.


Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Rating |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 V to +7.0 V |
| $\mathrm{I}_{\text {IK }}$ | DC Input Diode Current $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=-0.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -20 \mathrm{~mA} \\ & +20 \mathrm{~mA} \end{aligned}$ |
| $V_{1}$ | DC Input Voltage | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| $\mathrm{I}_{\mathrm{OK}}$ | DC Output Diode Current $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=-0.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -20 \mathrm{~mA} \\ & +20 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{O}}$ | DC Output Voltage | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| $\mathrm{I}_{0}$ | DC Output Source or Sink Current | $\pm 50 \mathrm{~mA}$ |
| $\mathrm{I}_{\text {CC }}$ or $\mathrm{I}_{\text {GND }}$ | DC $\mathrm{V}_{\text {CC }}$ or Ground Current per Output Pin | $\pm 50 \mathrm{~mA}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{J}$ | Junction Temperature | $140^{\circ} \mathrm{C}$ |

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Rating |
| :---: | :--- | ---: |
| $V_{\text {CC }}$ | Supply Voltage <br>  <br>  <br> AC <br> ACT | 2.0 V to 6.0 V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | 4.5 V to 5.5 V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| $\Delta \mathrm{V} / \Delta \mathrm{t}$ | Minimum Input Edge Rate, AC Devices: <br> $V_{\text {IN }}$ from 30\% to $70 \%$ of $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}} @ 3.3 \mathrm{~V}, 4.5 \mathrm{~V}, 5.5 \mathrm{~V}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{V} / \Delta \mathrm{t}$ | Minimum Input Edge Rate, ACT Devices: <br> $V_{\text {IN }}$ from 0.8 V to $2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} @ 4.5 \mathrm{~V}, 5.5 \mathrm{~V}$ | $125 \mathrm{mV} / \mathrm{ns}$ |

DC Electrical Characteristics for AC

| Symbol | Parameter | $V_{C c}$ <br> (V) | Conditions | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. |  | uaranteed Limits |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum HIGH Level Input Voltage | 3.0 | $\begin{aligned} & V_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ | 1.5 | 2.1 | 2.1 | V |
|  |  | 4.5 |  | 2.25 | 3.15 | 3.15 |  |
|  |  | 5.5 |  | 2.75 | 3.85 | 3.85 |  |
| $\mathrm{V}_{\text {IL }}$ | Maximum LOW Level Input Voltage | 3.0 | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ | 1.5 | 0.9 | 0.9 | V |
|  |  | 4.5 |  | 2.25 | 1.35 | 1.35 |  |
|  |  | 5.5 |  | 2.75 | 1.65 | 1.65 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum HIGH Level Output Voltage | 3.0 | $\mathrm{I}_{\text {OUT }}=-50 \mu \mathrm{~A}$ | 2.99 | 2.9 | 2.9 | V |
|  |  | 4.5 |  | 4.49 | 4.4 | 4.4 |  |
|  |  | 5.5 |  | 5.49 | 5.4 | 5.4 |  |
|  |  | 3.0 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}}: \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \end{aligned}$ |  | 2.56 | 2.46 |  |
|  |  | 4.5 | $\mathrm{IOH}=-24 \mathrm{~mA}$ |  | 3.86 | 3.76 |  |
|  |  | 5.5 | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}^{(1)}$ |  | 4.86 | 4.76 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Maximum LOW Level Output Voltage | 3.0 | $\mathrm{I}_{\text {OUT }}=50 \mu \mathrm{~A}$ | 0.002 | 0.1 | 0.1 | V |
|  |  | 4.5 |  | 0.001 | 0.1 | 0.1 |  |
|  |  | 5.5 |  | 0.001 | 0.1 | 0.1 |  |
|  |  | 3.0 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}}: \\ & \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA} \end{aligned}$ |  | 0.36 | 0.44 |  |
|  |  | 4.5 | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ |  | 0.36 | 0.44 |  |
|  |  | 5.5 | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}^{(1)}$ |  | 0.36 | 0.44 |  |
| $\mathrm{I}^{(3)}$ | Maximum Input Leakage Current | 5.5 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| IOLD | Minimum Dynamic Output Current ${ }^{(2)}$ | 5.5 | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max. |  |  | 75 | mA |
| IOHD |  |  | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min. |  |  | -75 | mA |
| $\mathrm{ICC}^{(3)}$ | Maximum Quiescent Supply Current | 5.5 | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 2.0 | 20.0 | $\mu \mathrm{A}$ |

Notes:

1. All outputs loaded; thresholds on input associated with output under test.
2. Maximum test duration 2.0 ms , one output loaded at a time.
3. $\mathrm{I}_{\mathrm{IN}}$ and $\mathrm{I}_{\mathrm{CC}} @ 3.0 \mathrm{~V}$ are guaranteed to be less than or equal to the respective limit @ $5.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$.

DC Electrical Characteristics for ACT

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}$ <br> (V) | Conditions | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. | Guaranteed Limits |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum HIGH Level Input Voltage | 4.5 | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ | 1.5 | 2.0 | 2.0 | V |
|  |  | 5.5 |  | 1.5 | 2.0 | 2.0 |  |
| $\mathrm{V}_{\text {IL }}$ | Maximum LOW Level Input Voltage | 4.5 | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ | 1.5 | 0.8 | 0.8 | V |
|  |  | 5.5 |  | 1.5 | 0.8 | 0.8 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum HIGH Level Output Voltage | 4.5 | $\mathrm{I}_{\text {OUT }}=-50 \mu \mathrm{~A}$ | 4.49 | 4.4 | 4.4 | V |
|  |  | 5.5 |  | 5.49 | 5.4 | 5.4 |  |
|  |  | 4.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \end{aligned}$ |  | 3.86 | 3.76 |  |
|  |  | 5.5 | $\mathrm{I}_{\mathrm{OH}}=-24 m A^{(4)}$ |  | 4.86 | 4.76 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Maximum LOW Level Output Voltage | 4.5 | $\mathrm{I}_{\text {OUT }}=50 \mu \mathrm{~A}$ | 0.001 | 0.1 | 0.1 | V |
|  |  | 5.5 |  | 0.001 | 0.1 | 0.1 |  |
|  |  | 4.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}}: \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \end{aligned}$ |  | 0.36 | 0.44 |  |
|  |  | 5.5 | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}^{(4)}$ |  | 0.36 | 0.44 |  |
| $\mathrm{I}_{\mathrm{IN}}$ | Maximum Input Leakage Current | 5.5 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CCT }}$ | Maximum I ${ }_{\text {CC }}$ /Input | 5.5 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-2.1 \mathrm{~V}$ | 0.6 |  | 1.5 | mA |
| IOLD | Minimum Dynamic Output Current ${ }^{(5)}$ | 5.5 | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max. |  |  | 75 | mA |
| IOHD |  |  | $\mathrm{V}_{\mathrm{OHD}}=3.85 \mathrm{~V}$ Min. |  |  | -75 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Maximum <br> Quiescent Supply <br> Current | 5.5 | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  | 2.0 | 20.0 | $\mu \mathrm{A}$ |

## Notes:

4. All outputs loaded; thresholds on input associated with output under test.
5. Maximum test duration 2.0 ms , one output loaded at a time.

AC Electrical Characteristics for AC

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}(\mathrm{V})^{(6)}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Max. |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | 3.3 | 125 | 150 |  | 100 |  | MHz |
|  |  | 5.0 | 150 | 175 |  | 125 |  |  |
| $t_{\text {PLH }}$ | Propagation Delay, $C P_{n}$ to $Q_{n}$ or $\bar{Q}_{n}$ | 3.3 | 4.0 | 8.0 | 13.5 | 3.5 | 16.0 | ns |
|  |  | 5.0 | 2.5 | 6.0 | 10.0 | 2.0 | 10.5 |  |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay, $C P_{n}$ to $Q_{n}$ or $\bar{Q}_{n}$ | 3.3 | 3.0 | 8.0 | 14.0 | 3.0 | 14.5 | ns |
|  |  | 5.0 | 2.0 | 6.0 | 10.0 | 1.5 | 10.5 |  |
| $t_{\text {PLH }}$ | Propagation Delay, $\overline{\mathrm{C}}_{\mathrm{Dn}}$ or $\overline{\mathrm{S}}_{\mathrm{Dn}}$ to $\mathrm{Q}_{\mathrm{n}}$ or $\bar{Q}_{\mathrm{n}}$ | 3.3 | 3.0 | 8.0 | 12.0 | 2.5 | 13.0 | ns |
|  |  | 5.0 | 2.5 | 6.0 | 9.0 | 2.0 | 10.0 |  |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay, $\bar{C}_{D n}$ or $\bar{S}_{D n}$ to $Q_{n}$ or $\bar{Q}_{n}$ | 3.3 | 3.0 | 10.0 | 12.0 | 3.0 | 13.5 | ns |
|  |  | 5.0 | 2.0 | 7.5 | 9.5 | 2.0 | 10.5 |  |

## Note:

6. Voltage range 3.3 is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$. Voltage range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.

AC Operating Requirements for AC

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}(\mathrm{V})^{(7)}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ. |  | ranteed Minimum |  |
| $\mathrm{t}_{\mathrm{s}}$ | Setup Time, HIGH or LOW, $J_{n}$ or $\bar{K}_{n}$ to $C P_{n}$ | 3.3 | 3.5 | 6.5 | 7.5 | ns |
|  |  | 5.0 | 2.0 | 4.5 | 5.0 |  |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time, HIGH or LOW, $J_{n}$ or $\bar{K}_{n}$ to $\mathrm{CP}_{\mathrm{n}}$ | 3.3 | -1.5 | 0 | 0 | ns |
|  |  | 5.0 | -0.5 | 0.5 | 0.5 |  |
| tw | Pulse Width, $\overline{\mathrm{C}}_{\mathrm{Dn}}$ or $\overline{\mathrm{S}}_{\mathrm{Dn}}$ | 3.3 | 2.0 | 7.0 | 7.5 | ns |
|  |  | 5.0 | 2.0 | 4.5 | 5.0 |  |
| $t_{\text {REC }}$ | Recovery Time, $\overline{\mathrm{C}}_{\mathrm{Dn}}$ or $\overline{\mathrm{S}}_{\mathrm{Dn}}$ to $\mathrm{CP}_{\mathrm{n}}$ | 3.3 | -2.5 | 0 | 0 | ns |
|  |  | 5.0 | -1.5 | 0 | 0 |  |

## Note:

7. Voltage range 3.3 is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$. Voltage range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

AC Electrical Characteristics for ACT

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}(\mathrm{V})^{(8)}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Max. |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | 5.0 | 145 | 210 |  | 125 |  | MHz |
| $t_{\text {PLH }}$ | Propagation Delay, $C P_{n} \text { to } Q_{n} \text { or } \bar{Q}_{n}$ | 5.0 | 4.0 | 7.0 | 11.0 | 3.5 | 13.0 | ns |
| $t_{\text {PHL }}$ | Propagation Delay, $C P_{n}$ to $Q_{n}$ or $\bar{Q}_{n}$ | 5.0 | 3.0 | 6.0 | 10.0 | 2.5 | 11.5 | ns |
| $\mathrm{t}_{\text {PLH }}$ | Propagation Delay, $\bar{C}_{D n}$ or $\bar{S}_{D n}$ to $Q_{n}$ or $\bar{Q}_{n}$ | 5.0 | 2.5 | 5.5 | 9.5 | 2.0 | 10.5 | ns |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay | 5.0 | 2.5 | 6.0 | 10.0 | 2.0 | 11.5 | ns |
|  | $\overline{\mathrm{C}}_{\text {Dn }}$ or $\bar{S}_{\text {Dn }}$ to $\mathrm{Q}_{\mathrm{n}}$ or $\overline{\mathrm{Q}}_{\mathrm{n}}$ |  |  |  |  |  |  |  |

Note:
8. Voltage range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

AC Operating Requirements for ACT

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}(\mathrm{V})^{(9)}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ. | Guaranteed Minimum |  |  |
| $\mathrm{t}_{\mathrm{s}}$ | Setup Time, HIGH or LOW, $J_{n}$ or $\bar{K}_{n}$ to $C P_{n}$ | 5.0 | 0.5 | 2.0 | 2.5 | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time, HIGH or LOW, $J_{n}$ or $\bar{K}_{n}$ to $C P_{n}$ | 5.0 | 0 | 2.0 | 2.0 | ns |
| $\mathrm{t}_{\text {w }}$ | Pulse Width, $\mathrm{CP}_{\mathrm{n}} \text { or } \overline{\mathrm{C}}_{\mathrm{Dn}} \text { or } \overline{\mathrm{S}}_{\mathrm{Dn}}$ | 5.0 | 3.0 | 5.0 | 6.0 | ns |
| $\mathrm{t}_{\text {rec }}$ | Recovery Time, $\overline{\mathrm{C}}_{\mathrm{Dn}}$ or $\overline{\mathrm{S}}_{\mathrm{D}}$ to $\mathrm{CP}_{\mathrm{n}}$ | 5.0 | -2.5 | 0 | 0 | ns |

Note:
9. Voltage range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

Capacitance

| Symbol | Parameter | Conditions | Typ. | Units |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=$ OPEN | 4.5 | pF |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 35.0 | pF |

## Physical Dimensions

Dimensions are in millimeters unless otherwise noted.


M16AREVK

Figure 1. 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A

Physical Dimensions (Continued)
Dimensions are in millimeters unless otherwise noted.


LAND PATTERN RECOMMENDATION


DIMENSIONS ARE IN MILLIMETERS

NOTES:
A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
B. DIMENSIONS ARE IN MILLIMETERS.
B. DIMENSIONS ARE IN MLLLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS


DETAIL A
M16DREVC

Figure 2. 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D

Physical Dimensions (Continued)
Dimensions are in millimeters unless otherwise noted.


MTC16rev4

Figure 3. 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

## Physical Dimensions (Continued)

Dimensions are in inches (millimeters) unless otherwise noted.


Figure 4. 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

## FAIRCHILD

SEMICONDUCTOR*

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx ${ }^{\text {® }}$ | HiSeC ${ }^{\text {™ }}$ | Programmable Active Droop ${ }^{\text {TM }}$ | TinyLogic ${ }^{\text {® }}$ |
| :---: | :---: | :---: | :---: |
| Across the board. Around the world. ${ }^{\text {TM }}$ | $i$-Lo ${ }^{\text {TM }}$ | QFET ${ }^{\text {® }}$ | TINYOPTOTM |
| ActiveArray ${ }^{\text {™ }}$ | ImpliedDisconnect ${ }^{\text {TM }}$ | QS ${ }^{\text {TM }}$ | TinyPower ${ }^{\text {TM }}$ |
| Bottomless ${ }^{\text {™ }}$ | IntelliMAX ${ }^{\text {TM }}$ | QT Optoelectronics ${ }^{\text {TM }}$ | TinyWire ${ }^{\text {™ }}$ |
| Build it Now ${ }^{\text {TM }}$ | ISOPLANAR ${ }^{\text {TM }}$ | Quiet Series ${ }^{\text {™ }}$ | TruTranslation ${ }^{\text {TM }}$ |
| CoolFET ${ }^{\text {™ }}$ | MICROCOUPLER ${ }^{\text {TM }}$ | RapidConfigure ${ }^{\text {TM }}$ | $\mu$ SerDes ${ }^{\text {™ }}$ |
| CROSSVOLT ${ }^{\text {TM }}$ | MicroPak ${ }^{\text {TM }}$ | RapidConnect ${ }^{\text {TM }}$ | UHC ${ }^{\text {® }}$ |
| CTL ${ }^{\text {TM }}$ | MICROWIRE ${ }^{\text {TM }}$ | ScalarPump ${ }^{\text {TM }}$ | UniFET ${ }^{\text {TM }}$ |
| Current Transfer Logic ${ }^{\text {TM }}$ | MSX ${ }^{\text {TM }}$ | SMART START ${ }^{\text {TM }}$ | VCX ${ }^{\text {™ }}$ |
| DOME ${ }^{\text {TM }}$ | MSXProtm | SPM ${ }^{\text {® }}$ | Wire ${ }^{\text {™ }}$ |
| $\mathrm{E}^{2} \mathrm{CMOS}^{\text {™ }}$ | OCX ${ }^{\text {™ }}$ | STEALTH ${ }^{\text {™ }}$ |  |
| EcoSPARK ${ }^{\text {® }}$ | OCXProtm | SuperFET ${ }^{\text {TM }}$ |  |
| EnSigna ${ }^{\text {™ }}$ | OPTOLOGIC ${ }^{\text {® }}$ | SuperSOT ${ }^{\text {TM }}$ - 3 |  |
| FACT Quiet Series ${ }^{\text {TM }}$ | OPTOPLANAR ${ }^{\circledR}$ | SuperSOT ${ }^{\text {TM }}$-6 |  |
| $\mathrm{FACT}^{\text {® }}$ | PACMAN ${ }^{\text {™ }}$ | SuperSOT ${ }^{\text {TM- }}$ 8 |  |
| FAST ${ }^{\text {® }}$ | РОРтм | SyncFET ${ }^{\text {TM }}$ |  |
| FASTr ${ }^{\text {TM }}$ | Power220 ${ }^{\text {® }}$ | TCM $^{\text {™ }}$ |  |
| FPS ${ }^{\text {TM }}$ | Power247 ${ }^{\text {® }}$ | The Power Franchise ${ }^{\text {® }}$ |  |
| FRFET ${ }^{\text {® }}$ | PowerEdge ${ }^{\text {TM }}$ | (1) ${ }^{\text {TM }}$ |  |
| GlobalOptoisolator ${ }^{\text {TM }}$ | PowerSaver ${ }^{\text {TM }}$ | TinyBoost ${ }^{\text {TM }}$ |  |
| GTO ${ }^{\text {™ }}$ | PowerTrench ${ }^{\text {® }}$ | TinyBuck ${ }^{\text {TM }}$ |  |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product <br> development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be <br> published at a later date. Fairchild Semiconductor reserves the right to <br> make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor <br> reserves the right to make changes at any time without notice to improve <br> design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been <br> discontinued by Fairchild Semiconductor. The datasheet is printed for <br> reference information only. |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Flip Flops category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
5962-8955201EA MC74HC11ADTG MC10EP29MNG MC74HC11ADTR2G NLV14013BDTR2G NLV14027BDG NLX1G74MUTCG 703557B 746431H 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA M38510/07106BFA M38510/06102BFA M38510/06101B2A NLV74HC74ADR2G TC4013BP(N,F) NLV14013BDG NLV74AC32DR2G NLV74AC74DR2G MC74HC73ADG CY74FCT16374CTPACT MC74HC11ADR2G 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM 74ALVCH162374PAG TC7WZ74FK,LJ(CT CD54HCT273F HMC853LC3TR HMC723LC3CTR MM74HCT574MTCX MM74HCT273WM SN74LVC74APW SN74LVC74AD MC74HC73ADTR2G MC74HC11ADG SN74ALVTH16374GR M74HCT273B1R M74HC377RM13TR M74HC374RM13TR M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER 74AUP1G74DC,125 74VHC374FT(BJ) 74VHC9273FT(BJ) NLV14013BCPG

