## 74ACQ574，74ACTQ574 <br> Quiet Series ${ }^{\text {TM }}$ Octal D－Type Flip－Flop with 3－STATE Outputs

## Features

－ $\mathrm{I}_{\mathrm{CC}}$ and $\mathrm{I}_{\mathrm{OZ}}$ reduced by $50 \%$
■ Guaranteed simultaneous switching noise level and dynamic threshold performance
■ Guaranteed pin－to－pin skew AC performance
■ Inputs and outputs on opposite sides of the package allowing easy interface with microprocessors
■ Functionally identical to the ACQ／ACTQ374
－3－STATE outputs drive bus lines or buffer memory address registers
■ Outputs source／sink 24 mA
－Faster prop delays than the standard AC／ACT574

## General Description

The ACQ／ACTQ574 is a high－speed，low－power octal D－type flip－flop with a buffered Common Clock（CP）and a buffered common Output Enable（ $\overline{\mathrm{OE})}$ ．The information presented to the D inputs is stored in the flip－flops on the LOW－to－HIGH clock（CP）transition．

ACQ／ACTQ574 utilizes FACT Quiet Series ${ }^{\text {TM }}$ technology to guarantee quiet output switching and improve dynamic threshold performance．FACT Quiet Series fea－ tures GTO ${ }^{\text {TM }}$ output control and undershoot corrector in addition to a split ground bus for superior performance．
The ACQ／ACTQ574 is functionally identical to the ACTQ374 but with different pin－out．

Ordering Information

| Order Number | Package <br> Number | Package Description |
| :--- | :---: | :--- |
| 74ACQ574SC | M20B | 20－Lead Small Outline Integrated Circuit（SOIC），JEDEC MS－013，0．300＂ <br> Wide Body |
| 74ACQ574SJ | M20D | 20－Lead Small Outline Package（SOP），EIAJ TYPE II，5．3mm Wide |
| 74ACTQ574SC | M20B | 20－Lead Small Outline Integrated Circuit（SOIC），JEDEC MS－013，0．300＂ <br> Wide Body |
| 74ACTQ574SJ | M20D | 20－Lead Small Outline Package（SOP），EIAJ TYPE II，5．3mm Wide |

Device also available in Tape and Reel．Specify by appending suffix＂$X$＂to the ordering number．

## Connection Diagram



## Pin Descriptions

| Pin Names | Description |
| :--- | :--- |
| $D_{0}-D_{7}$ | Data Inputs |
| CP | Clock Pulse Input |
| $\overline{\mathrm{OE}}$ | 3－STATE Output Enable Input |
| $\mathrm{O}_{0}-\mathrm{O}_{7}$ | 3－STATE Outputs |

[^0]
## Logic Symbols



IEEEIIEC


## Functional Description

The ACQ/ACTQ574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable ( $\overline{\mathrm{OE}}$ ) LOW, the contents of the eight flip-flops are available at the outputs. When $\overline{\mathrm{OE}}$ is HIGH , the outputs go to the high impedance state. Operation of the $\overline{\mathrm{OE}}$ input does not affect the state of the flip-flops.

Function Table

| Inputs |  |  | Internal | Outputs | Function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\text { OE }}$ | CP | D | Q | $\mathrm{O}_{\mathrm{N}}$ |  |
| H | H | L | NC | Z | Hold |
| H | H | H | NC | Z | Hold |
| H | $\Omega$ | L | L | Z | Load |
| H | $\Omega$ | H | H | Z | Load |
| L | $\Omega$ | L | L | L | Data Available |
| L | $\Omega$ | H | H | H | Data Available |
| L | H | L | NC | NC | No Change in Data |
| L | H | H | NC | NC | No Change in Data |

$$
\begin{aligned}
& \mathrm{H}=\mathrm{HIGH} \text { Voltage Level } \\
& \mathrm{L}=\text { LOW Voltage Level } \\
& \mathrm{X}=\text { Immaterial } \\
& \mathrm{Z}=\text { High Impedance } \\
& \boldsymbol{\sim}=\text { LOW-to-HIGH Transition } \\
& \text { NC }=\text { No Change }
\end{aligned}
$$

## Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 1.

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Rating |
| :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.5 V to +7.0 V |
| $\mathrm{I}_{\text {IK }}$ | DC Input Diode Current $\begin{aligned} & V_{I}=-0.5 \mathrm{~V} \\ & V_{I}=V_{C C}+0.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -20 \mathrm{~mA} \\ & +20 \mathrm{~mA} \end{aligned}$ |
| $V_{1}$ | DC Input Voltage | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| $\mathrm{IOK}^{\text {l }}$ | DC Output Diode Current $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=-0.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & -20 \mathrm{~mA} \\ & +20 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{O}}$ | DC Output Voltage | -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ |
| $\mathrm{I}_{0}$ | DC Output Source or Sink Current | $\pm 50 \mathrm{~mA}$ |
| $\mathrm{I}_{\text {CC }}$ or $\mathrm{I}_{\text {GND }}$ | DC V ${ }_{\text {CC }}$ or Ground Current per Output Pin | $\pm 50 \mathrm{~mA}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  | DC Latch-Up Source or Sink Current | $\pm 300 \mathrm{~mA}$ |
| TJ | Junction Temperature | $140^{\circ} \mathrm{C}$ |

## Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol | Parameter | Rating |
| :---: | :--- | ---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage <br> ACQ <br> ACTQ | 2.0 V to 6.0 V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | 4.5 V to 5.5 V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature | 0 V to $\mathrm{V}_{\mathrm{CC}}$ |
| $\Delta \mathrm{V} / \Delta \mathrm{t}$ | Minimum Input Edge Rate, ACQ Devices: <br> $V_{\text {IN }}$ from 30\% to $70 \%$ of $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}} @ 3.0 \mathrm{~V}, 4.5 \mathrm{~V}, 5.5 \mathrm{~V}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| $\Delta \mathrm{V} / \Delta \mathrm{t}$ | Minimum Input Edge Rate, ACTQ Devices: <br> $V_{\text {IN }}$ from 0.8 V to $2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} @ 4.5 \mathrm{~V}, 5.5 \mathrm{~V}$ | $125 \mathrm{mV} / \mathrm{ns}$ |

DC Electrical Characteristics for ACQ

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | Conditions | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. |  | uaranteed Limits |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum HIGH Level Input Voltage | 3.0 | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ | 1.5 | 2.1 | 2.1 | V |
|  |  | 4.5 |  | 2.25 | 3.15 | 3.15 |  |
|  |  | 5.5 |  | 2.75 | 3.85 | 3.85 |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Maximum LOW Level Input Voltage | 3.0 | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ | 1.5 | 0.9 | 0.9 | V |
|  |  | 4.5 |  | 2.25 | 1.35 | 1.35 |  |
|  |  | 5.5 |  | 2.75 | 1.65 | 1.65 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum HIGH Level Output Voltage | 3.0 | $\mathrm{I}_{\text {OUT }}=-50 \mu \mathrm{~A}$ | 2.99 | 2.9 | 2.9 | V |
|  |  | 4.5 |  | 4.49 | 4.4 | 4.4 |  |
|  |  | 5.5 |  | 5.49 | 5.4 | 5.4 |  |
|  |  | 3.0 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \end{aligned}$ |  | 2.56 | 2.46 |  |
|  |  | 4.5 | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ |  | 3.86 | 3.76 |  |
|  |  | 5.5 | $\mathrm{I}_{\mathrm{OH}}=-24 m A^{(1)}$ |  | 4.86 | 4.76 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Maximum LOW Level Output Voltage | 3.0 | $\mathrm{I}_{\text {OUT }}=50 \mu \mathrm{~A}$ | 0.002 | 0.1 | 0.1 | V |
|  |  | 4.5 |  | 0.001 | 0.1 | 0.1 |  |
|  |  | 5.5 |  | 0.001 | 0.1 | 0.1 |  |
|  |  | 3.0 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}}: \\ & \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA} \end{aligned}$ |  | 0.36 | 0.44 |  |
|  |  | 4.5 | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}$ |  | 0.36 | 0.44 |  |
|  |  | 5.5 | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}{ }^{(1)}$ |  | 0.36 | 0.44 |  |
| $\mathrm{I}_{\mathrm{N}}{ }^{(3)}$ | Maximum Input Leakage Current | 5.5 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| IOLD | Minimum Dynamic Output Current ${ }^{(2)}$ | 5.5 | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max. |  |  | 75 | mA |
| $\mathrm{I}_{\text {OHD }}$ |  | 5.5 | $\mathrm{V}_{\mathrm{OHD}}=3.85 \mathrm{~V}$ Min. |  |  | -75 | mA |
| $\mathrm{I}_{\mathrm{CC}}{ }^{(3)}$ | Maximum Quiescent Supply Current | 5.5 | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 4.0 | 40.0 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Maximum 3-STATE Leakage Current | 5.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}(\mathrm{OE})=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IH}} ; \\ & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, G N D ; \\ & \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}, G \mathrm{GND} \end{aligned}$ |  | $\pm 0.25$ | $\pm 2.5$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output Maximum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | 5.0 | Figures 1 \& $2^{(4)}$ | 1.1 | 1.5 |  | V |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Minimum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | 5.0 | Figures 1 \& $2^{(4)}$ | -0.6 | -1.2 |  | V |
| $\mathrm{V}_{\text {IHD }}$ | Minimum HIGH Level Dynamic Input Voltage | 5.0 | (5) | 3.1 | 3.5 |  | V |
| VILD | Maximum LOW Level Dynamic Input Voltage | 5.0 | (5) | 1.9 | 1.5 |  | V |

## Notes:

1. All outputs loaded; thresholds on input associated with output under test.
2. Maximum test duration 2.0 ms , one output loaded at a time.
3. $\mathrm{I}_{\mathrm{IN}}$ and $\mathrm{I}_{\mathrm{CC}} @ 3.0 \mathrm{~V}$ are guaranteed to be less than or equal to the respective limit @ $5.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$.
4. Max number of outputs defined as (n). Data inputs are driven 0 V to 5 V . One output @ GND.
5. Max number of data inputs ( $n$ ) switching. ( $n-1$ ) inputs switching $0 V$ to 5 V (ACQ). Input-under-test switching: 5 V to threshold $\left(\mathrm{V}_{\mathrm{ILD}}\right)$, 0 V to threshold $\left(\mathrm{V}_{\mathrm{IHD}}\right), \mathrm{f}=1 \mathrm{MHz}$.

DC Electrical Characteristics for ACTQ

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})$ | Conditions | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Typ. |  | uaranteed Limits |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum HIGH Level Input Voltage | 4.5 | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ | 1.5 | 2.0 | 2.0 | V |
|  |  | 5.5 |  | 1.5 | 2.0 | 2.0 |  |
| $\mathrm{V}_{\mathrm{IL}}$ | Maximum LOW Level Input Voltage | 4.5 | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \text { or } \\ & \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ | 1.5 | 0.8 | 0.8 | V |
|  |  | 5.5 |  | 1.5 | 0.8 | 0.8 |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum HIGH Level Output Voltage | 4.5 | $\mathrm{I}_{\text {OUT }}=-50 \mu \mathrm{~A}$ | 4.49 | 4.4 | 4.4 | V |
|  |  | 5.5 |  | 5.49 | 5.4 | 5.4 |  |
|  |  | 4.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}}: \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \end{aligned}$ |  | 3.86 | 3.76 | V |
|  |  | 5.5 | $\mathrm{I}_{\mathrm{OH}}=-24 m A^{(6)}$ |  | 4.86 | 4.76 |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Maximum LOW Level Output Voltage | 4.5 | I OUT $=50 \mu \mathrm{~A}$ | 0.001 | 0.1 | 0.1 | V |
|  |  | 5.5 |  | 0.001 | 0.1 | 0.1 |  |
|  |  | 4.5 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}}: \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \end{aligned}$ |  | 0.36 | 0.44 |  |
|  |  | 5.5 | $\mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA}^{(6)}$ |  | 0.36 | 0.44 |  |
| $\mathrm{I}_{\mathrm{IN}}$ | Maximum Input Leakage Current | 5.5 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | Maximum 3-STATE <br> Leakage Current | 5.5 | $\begin{aligned} & V_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IH}} ; \\ & \mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND} \end{aligned}$ |  | $\pm 0.25$ | $\pm 2.5$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CCT }}$ | Maximum I ${ }_{\text {CC }} /$ Input | 5.5 | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-2.1 \mathrm{~V}$ | 0.6 |  | 1.5 | mA |
| IOLD | Minimum Dynamic Output Current ${ }^{(7)}$ | 5.5 | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max. |  |  | 75 | mA |
| IOHD |  |  | $\mathrm{V}_{\mathrm{OHD}}=3.85 \mathrm{~V}$ Min. |  |  | -75 | mA |
| $\mathrm{I}_{\mathrm{CC}}$ | Maximum Quiescent Supply Current | 5.5 | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |  | 4.0 | 40.0 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OLP }}$ | Quiet Output Maximum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | 5.0 | Figures 1 \& $2^{(8)}$ | 1.1 | 1.5 |  | V |
| $\mathrm{V}_{\text {OLV }}$ | Quiet Output Minimum Dynamic $\mathrm{V}_{\mathrm{OL}}$ | 5.0 | Figures 1 \& $2^{(8)}$ | -0.6 | -1.2 |  | V |
| $\mathrm{V}_{\text {IHD }}$ | Minimum HIGH Level Dynamic Input Voltage | 5.0 | (9) | 1.9 | 2.2 |  | V |
| $\mathrm{V}_{\text {ILD }}$ | Maximum LOW Level Dynamic Input Voltage | 5.0 | (9) | 1.2 | 0.8 |  | V |

## Notes:

6. All outputs loaded; thresholds on input associated with output under test.
7. Maximum test duration 2.0 ms , one output loaded at a time.
8. Max number of outputs defined as (n). Data inputs are driven OV to 3V. One output @ GND
9. Max number of data inputs ( n ) switching. ( $\mathrm{n}-1$ ) inputs switching 0 V to 3V (ACTQ). Input-under-test switching: 3 V to threshold $\left(\mathrm{V}_{\mathrm{ILD}}\right)$, 0 V to threshold $\left(\mathrm{V}_{\mathrm{IHD}}\right), \mathrm{f}=1 \mathrm{MHz}$.

AC Electrical Characteristics for ACQ

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}(\mathrm{V})^{(10)}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Max. |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | 3.3 | 75 |  |  | 70 |  | MHz |
|  |  | 5.0 | 90 |  |  | 85 |  |  |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Propagation Delay, CP to $\bar{O}_{n}$ | 3.3 | 3.0 | 9.5 | 13.0 | 3.0 | 13.5 | ns |
|  |  | 5.0 | 2.0 | 6.5 | 8.5 | 2.0 | 9.0 |  |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | Output Enable Time | 3.3 | 3.0 | 9.5 | 13.0 | 3.0 | 13.5 | ns |
|  |  | 5.0 | 2.0 | 6.5 | 8.5 | 2.0 | 9.0 |  |
| $\mathrm{t}_{\text {PHZ }}, \mathrm{t}_{\text {PLZ }}$ | Output Disable Time | 3.3 | 1.0 | 9.5 | 14.5 | 1.0 | 15.0 | ns |
|  |  | 5.0 | 1.0 | 8.0 | 9.5 | 1.0 | 10.0 |  |
| $\mathrm{t}_{\text {OSHL }}, \mathrm{t}_{\text {OSLH }}$ | Output to Output Skew, CP to $\overline{\mathrm{O}}_{\mathrm{n}}{ }^{(11)}$ | 3.3 |  | 1.0 | 1.5 |  | 1.5 | ns |
|  |  | 5.0 |  | 0.5 | 1.0 |  | 1.0 |  |

## Notes:

10. Voltage range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$. Voltage range 3.3 is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$.
11. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $\mathrm{t}_{\mathrm{OSHL}}$ ) or LOW-to-HIGH ( $\mathrm{t}_{\mathrm{OSLH}}$ ). Parameter guaranteed by design.

AC Operating Requirements for ACQ

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}(\mathrm{V})^{(12)}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ. | Guaranteed Minimum |  |  |
| $t_{s}$ | Setup Time, HIGH or LOW, $D_{n}$ to CP | 3.3 | 0 | 3.0 | 3.0 | ns |
|  |  | 5.0 | 0 | 3.0 | 3.0 |  |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time, HIGH or LOW, $\mathrm{D}_{\mathrm{n}}$ to CP | 3.3 | 0 | 1.5 | 1.5 | ns |
|  |  | 5.0 | 2.0 | 1.5 | 1.5 |  |
| $t_{\text {W }}$ | CP Pulse Width, HIGH or LOW | 3.3 | 2.0 | 4.0 | 4.0 | ns |
|  |  | 5.0 | 2.0 | 4.0 | 4.0 |  |

## Note:

12. Voltage range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$. Voltage range 3.3 is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$

AC Electrical Characteristics for ACTQ

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}(\mathrm{V})^{(13)}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. | Min. | Max. |  |
| $\mathrm{f}_{\text {MAX }}$ | Maximum Clock Frequency | 5.0 | 85 |  |  | 80 |  | MHz |
| $\mathrm{t}_{\text {PLH }}, \mathrm{t}_{\text {PHL }}$ | Propagation Delay, CP to $\overline{\mathrm{O}}_{\mathrm{n}}$ | 5.0 | 2.0 | 7.0 | 9.0 | 2.0 | 9.5 | ns |
| $\mathrm{t}_{\text {PZH }}, \mathrm{t}_{\text {PZL }}$ | Output Enable Time | 5.0 | 2.0 | 7.0 | 9.0 | 2.0 | 9.5 | ns |
| $\mathrm{t}_{\mathrm{PHZ}}, \mathrm{t}_{\text {PLZ }}$ | Output Disable Time | 5.0 | 1.0 | 8.0 | 10.0 | 1.0 | 10.5 | ns |
| $\mathrm{t}_{\text {OSHL }}$, $\mathrm{t}_{\text {OSLH }}$ | Output to Output Skew, CP to $\overline{\mathrm{O}}_{\mathrm{n}}{ }^{(14)}$ | 5.0 |  | 0.5 | 1.0 |  | 1.0 | ns |

## Notes:

13. Voltage range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.
14. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $\mathrm{t}_{\mathrm{OSLL}}$ ) or LOW-to-HIGH ( $\mathrm{t}_{\mathrm{OSLH}}$ ). Parameter guaranteed by design.

## AC Operating Requirements for ACTQ

| Symbol | Parameter | $\mathrm{V}_{\mathrm{CC}}(\mathrm{V})^{(15)}$ | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C}, \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ. | Guaranteed Minimum |  |  |
| $t_{s}$ | Setup Time, HIGH or LOW, $D_{n}$ to CP | 5.0 | 0 | 3.0 | 3.0 | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time, HIGH or LOW, $D_{n} \text { to } C P$ | 5.0 | 0 | 1.5 | 1.5 | ns |
| ${ }^{\text {w }}$ W | CP Pulse Width, HIGH or LOW | 5.0 | 2.0 | 4.0 | 4.0 | ns |

## Note:

15. Voltage range 5.0 is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## Capacitance

| Symbol | Parameter | Conditions | Typ. | Units |
| :---: | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=\mathrm{OPEN}$ | 4.5 | pF |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 40.0 | pF |

## FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

## Equipment:

Hewlett Packard Model 8180A Word Generator
PC-163A Test Fixture
Tektronics Model 7854 Oscilloscope

## Procedure:

1. Verify Test Fixture Loading: Standard Load 50 pF, $500 \Omega$.
2. Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
3. Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
4. Set the HFS generator to toggle all but one output at a frequency of 1 MHz . Greater frequencies will increase DUT heating and effect the results of the measurement.
5. Set the HFS generator input levels at 0 V LOW and 3 V HIGH for ACT devices and OV LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.


## Notes:

16. $\mathrm{V}_{\mathrm{OHV}}$ and $\mathrm{V}_{\text {OLP }}$ are measured with respect to ground reference
17. Input pulses have the following characteristics:
$\mathrm{f}=1 \mathrm{MHz}, \mathrm{t}_{\mathrm{r}}=3 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}}=3 \mathrm{~ns}$, skew $<150 \mathrm{ps}$.

Figure 2. Quiet Output Noise Voltage Waveforms
$\mathrm{V}_{\mathrm{OLP}} / \mathrm{V}_{\mathrm{OLV}}$ and $\mathrm{V}_{\mathrm{OHP}} / \mathrm{V}_{\mathrm{OHV}}$ :
■ Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a $50 \Omega$ coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
■ Measure $\mathrm{V}_{\text {OLP }}$ and $\mathrm{V}_{\text {OLV }}$ on the quiet output during the worst case for active and enable transition. Measure $\mathrm{V}_{\mathrm{OHP}}$ and $\mathrm{V}_{\mathrm{OHV}}$ on the quiet output during the worst case active and enable transition.
■ Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.
$\mathrm{V}_{\text {ILD }}$ and $\mathrm{V}_{\text {IHD }}$ :
■ Monitor one of the switching outputs using a $50 \Omega$ coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
■ First increase the input LOW voltage level, $\mathrm{V}_{\mathrm{IL}}$, until the output begins to oscillate or steps out a min of 2 ns . Oscillation is defined as noise on the output LOW level that exceeds $\mathrm{V}_{\text {IL }}$ limits, or on output HIGH levels that exceed $\mathrm{V}_{\mathrm{IH}}$ limits. The input LOW voltage level at which oscillation occurs is defined as $V_{\text {ILD }}$.
■ Next decrease the input HIGH voltage level, $\mathrm{V}_{\mathrm{IH}}$, until the output begins to oscillate or steps out a min of 2ns. Oscillation is defined as noise on the output LOW level that exceeds $\mathrm{V}_{\text {IL }}$ limits, or on output HIGH levels that exceed $\mathrm{V}_{I H}$ limits. The input HIGH voltage level at which oscillation occurs is defined as $\mathrm{V}_{\mathrm{IHD}}$.

- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.


Figure 3. Simultaneous Switching Test Circuit

## Physical Dimensions

Dimensions are in inches (millimeters) unless otherwise noted.


Figure 4. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B

Physical Dimensions (Continued)
Dimensions are in millimeters unless otherwise noted.


LAND PATTERN RECOMMENDATION


M20DREVC
Figure 5. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D

## TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| ACEx ${ }^{\text {® }}$ | HiSeC ${ }^{\text {™ }}$ | Programmable Active Droop ${ }^{\text {TM }}$ | TinyLogic ${ }^{\text {® }}$ |
| :---: | :---: | :---: | :---: |
| Across the board. Around the world. ${ }^{\text {TM }}$ | $i$-Lo ${ }^{\text {TM }}$ | QFET ${ }^{\text {® }}$ | TINYOPTOTM |
| ActiveArray ${ }^{\text {™ }}$ | ImpliedDisconnect ${ }^{\text {TM }}$ | QS ${ }^{\text {TM }}$ | TinyPower ${ }^{\text {TM }}$ |
| Bottomless ${ }^{\text {™ }}$ | IntelliMAX ${ }^{\text {TM }}$ | QT Optoelectronics ${ }^{\text {TM }}$ | TinyWire ${ }^{\text {™ }}$ |
| Build it Now ${ }^{\text {TM }}$ | ISOPLANAR ${ }^{\text {TM }}$ | Quiet Series ${ }^{\text {™ }}$ | TruTranslation ${ }^{\text {TM }}$ |
| CoolFET ${ }^{\text {™ }}$ | MICROCOUPLER ${ }^{\text {TM }}$ | RapidConfigure ${ }^{\text {TM }}$ | $\mu$ SerDes ${ }^{\text {™ }}$ |
| CROSSVOLT ${ }^{\text {TM }}$ | MicroPak ${ }^{\text {TM }}$ | RapidConnect ${ }^{\text {TM }}$ | UHC ${ }^{\text {® }}$ |
| CTL ${ }^{\text {TM }}$ | MICROWIRE ${ }^{\text {TM }}$ | ScalarPump ${ }^{\text {TM }}$ | UniFET ${ }^{\text {TM }}$ |
| Current Transfer Logic ${ }^{\text {TM }}$ | MSX ${ }^{\text {TM }}$ | SMART START ${ }^{\text {TM }}$ | VCX ${ }^{\text {™ }}$ |
| DOME ${ }^{\text {TM }}$ | MSXProtm | SPM ${ }^{\text {® }}$ | Wire ${ }^{\text {™ }}$ |
| $\mathrm{E}^{2} \mathrm{CMOS}^{\text {™ }}$ | OCX ${ }^{\text {™ }}$ | STEALTH ${ }^{\text {™ }}$ |  |
| EcoSPARK ${ }^{\text {® }}$ | OCXProtm | SuperFET ${ }^{\text {TM }}$ |  |
| EnSigna ${ }^{\text {™ }}$ | OPTOLOGIC ${ }^{\text {® }}$ | SuperSOT ${ }^{\text {TM }}$ - 3 |  |
| FACT Quiet Series ${ }^{\text {TM }}$ | OPTOPLANAR ${ }^{\circledR}$ | SuperSOT ${ }^{\text {TM }}$-6 |  |
| $\mathrm{FACT}^{\text {® }}$ | PACMAN ${ }^{\text {™ }}$ | SuperSOT ${ }^{\text {TM- }}$ 8 |  |
| FAST ${ }^{\text {® }}$ | РОРтм | SyncFET ${ }^{\text {TM }}$ |  |
| FASTr ${ }^{\text {TM }}$ | Power220 ${ }^{\text {® }}$ | TCM $^{\text {™ }}$ |  |
| FPS ${ }^{\text {TM }}$ | Power247 ${ }^{\text {® }}$ | The Power Franchise ${ }^{\text {® }}$ |  |
| FRFET ${ }^{\text {® }}$ | PowerEdge ${ }^{\text {TM }}$ | (1) ${ }^{\text {TM }}$ |  |
| GlobalOptoisolator ${ }^{\text {TM }}$ | PowerSaver ${ }^{\text {TM }}$ | TinyBoost ${ }^{\text {TM }}$ |  |
| GTO ${ }^{\text {™ }}$ | PowerTrench ${ }^{\text {® }}$ | TinyBuck ${ }^{\text {TM }}$ |  |

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product <br> development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be <br> published at a later date. Fairchild Semiconductor reserves the right to <br> make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor <br> reserves the right to make changes at any time without notice to improve <br> design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been <br> discontinued by Fairchild Semiconductor. The datasheet is printed for <br> reference information only. |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Flip Flops category:
Click to view products by ON Semiconductor manufacturer:
Other Similar products are found below :
5962-8955201EA MC74HC11ADTG MC10EP29MNG MC74HC11ADTR2G NLV14013BDTR2G NLV14027BDG NLX1G74MUTCG 703557B 746431H 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA M38510/07106BFA M38510/06102BFA M38510/06101B2A NLV74HC74ADR2G TC4013BP(N,F) NLV14013BDG NLV74AC32DR2G NLV74AC74DR2G MC74HC73ADG CY74FCT16374CTPACT MC74HC11ADR2G 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM 74ALVCH162374PAG TC7WZ74FK,LJ(CT CD54HCT273F HMC853LC3TR HMC723LC3CTR MM74HCT574MTCX MM74HCT273WM SN74LVC74APW SN74LVC74AD MC74HC73ADTR2G MC74HC11ADG SN74ALVTH16374GR M74HCT273B1R M74HC377RM13TR M74HC374RM13TR M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER 74AUP1G74DC,125 74VHC374FT(BJ) 74VHC9273FT(BJ) NLV14013BCPG


[^0]:    FACT $^{\text {TM }}$ ，Quiet Series ${ }^{T M}$ ，FACT Quiet Series ${ }^{T M}$ ，and GTO ${ }^{T M}$ are trademarks of Fairchild Semiconductor Corporation．

