



Contents

		Page
1.	Revision History	3
2.	General Specification	4
3.	Module Coding System	5
4.	Interface Pin Function	6
5.	Outline dimension	7
6.	Absolute Maximum Ratings	11
7.	Electrical Characteristics	11
8.	Optical Characteristics	12
9.	Function Description	13
10.	Instruction Description	28
11.	Backlight Information	36
12.	Reliability	37
13.	Inspection specification	38
14.	Precautions in use of LCD Modules	42
15.	Material List of Components for RoHs	43
16.	Rec <mark>ommendable</mark> storage	43

1. Revision History

DATE	VERSION	REVISED PAGE NO.	Note
2011/9/2	1		First issue
			-70,



2. General Specification

The Features of the Module is description as follow:

- Module dimension: 74.2 x 25.2 x 6.3 (max.) mm3
- View area: 61.0 x 15.1 mm2
- Active area: 58.5 x 9.8 mm2
- Number of Characters: 20 characters x 2 Lines
- Dot size: 0.45 x 0.54 mm2
- Dot pitch: 0.50x 0.59 mm2
- Character size: 2.45 x 4.67 mm2
- Character pitch: 2.95 x 5.17 mm2
- LCD type: STN Positive, Yellow Green Transflective
- Duty: 1/16 , 1/5 Bias
- View direction: 6 o'clock
- Backlight Type: LED, Yellow Green



Address: Midas Components Ltd, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, England, NR31 ODU Email:sales@midascomponents.co.uk Website:www.midascomponents.co.uk Tel:+44(0)1493 602602 Fax:+44(0)1493 665111

Midas LCD Part Number System


МС	COG	132033	8 A	*	6	w	*	*	_	S	N	т	L	w	*	*
1	2	3	4	5	6	7	8	9	-	10	11	12	13	14	15	16
1	=	MC: Mida	ıs Comp	onents												
2	=	Blank: CO	OB (chip	o on boa	rd) CO	G: chip	on glas	88								
3	=	No of dots	5	(e.g. 2	240064	= 240 x	: 64 dot	s)	(4	e.g. 216	05 = 2	x 16 5m	m C.H.)		
4	=	Series														
5	=	Series Va	riant:	A to Z	Z											
6	=	3: 3 o'cloo	ck	6: 6 o	clock	9) : 9 o'cl	lock	1	2 : 12 o'	clock					
7	=	S: Norma	S: Normal (0 to + 50 deg C) W: Wide temp. (-20 to + 70 deg C) X: Extended temp (-30 + 80 Deg C)													
8	=	Character	r Set													
9	=	Blank: St C: Chines CB: Chines H: Hebre K: Europ R: Cyrilli W: Europ U: Europ Bezel Hei Blank 2 3 4 5 6	e Simpli esse Big 5 w eean (std h/Japan pean (En c gean (En ean (En c ght (who Top of 9.5mm 7.8 mm 7.8 mm 7.8 mm	fied (Gr i (Graph) (Engli ese (spe glish/Sc glish/Sc ere appl Bezel to of PCB / not ble	aphic I sh/Gerr cial) candina reek) andina icable /	Displays on man/Fr wian/ vian/Ice / availal Con (via an Con Sep Con Sep Con Sep Con	ly) ench/G elandic ble) nmon pins 1 id 2) nmon narate nmon arate nmon	Arra or Eo Lit Arra Arra Arra Arra Arra Arra	lge t ay ay ay ay ay							
		7 8	7 mm 6.4 mm			Con	arate nmon	Arra Edg	ge							
		9 A	6.4 mm 5.5 mm				arate nmon	Edg Edg								
		В	5.5 mm	L		Sep	arate	Edg	ge							
		D E	6.0mm 5.0mm				arate arate	Edg Edd								
10	=	E T: TN S:			Blue G:	-		Edg FSTN I		FSTN						
11	=	P: Positiv	ve N: Ne	egative												
12	=	R: Reflec		-	issive	T: Tran	sflectiv	ve								
13	=	Backlight	t: Blank	: Reflec	tive L	: LED										
14	=	Backlight	t Colour:	Y: Ye	llow-G	reen W	: White	e B: Blu	e R:	Red A	: Ambe	er 0: 01	ange G	: Green	RGB: I	R.G.B.
15	=	Driver Ch	մթ։	Blank	: Stand	lard I	: I ² C									
16	=	Voltage V	ariant .	e.g. 3 =	3v											

16 = Voltage Variant: e.g. 3 = 3v

4. Interface Pin Function


Pin No.	Symbol	Level	Description
1	VOUT		DC/DC voltage converter. Connect a capacitor between this terminal and VIN when the built-in booster is used.
2	CAP1N		For voltage booster circuit(VDD-VSS)
3	CAP1P		External capacitor about 0.1u~4.7uf
4	VDD	3.0/5.0V	Power supply
5	VSS		GND
6	SDA		(In I2C interface DB7 (SDA) is input data. SDA and SCL must connect to I2C bus (I2C bus is to connect a resister between SDA/SCL and the power of
			I2C bus).
7	SCL	78	(In I2C interface DB6 (SCL) is clock input, SDA and SCL must connect to I2C bus (I2C bus is to connect a resister between SDA/SCL and the power of I2C bus).
8	RST		RESET

5. Outline Dimension



Application schematic

VDD=3.0V



VDD=5.0V

1	V <mark>OU</mark> T	
2	CAP1N	NC
3	CAP1P	NC
4	VDD	VDD
5	VSS	VSS
6	SDA	
7	SCL	
8	RST	

INITIALIZE: (3V)

MOV	I2C_CONTROL,#00H	;WRITE COMMAND
MOV	I2C_DATA,#38H	;Function Set
LCALL	WRITE_CODE	
MOV	I2C_CONTROL,#00H	;WRITE COMMAND
MOV	I2C_DATA,#39H	;Function Set
LCALL	WRITE_CODE	
MOV	I2C_DATA,#14H	;Internal OSC frequency
LCALL	WRITE_CODE	
MOV	I2C_DATA,#74H	;Contrast set
LCALL	WRITE_CODE	
MOV	I2C_DATA,#54H	;Power/ICON control/Contrast set
LCALL	WRITE_CODE	
MOV	I2C_DATA,#6FH	;Follower control
LCALL	WRITE_CODE	
MOV	I2 <mark>C_DA</mark> TA, <mark>#0</mark> CH	;Display ON/OFF
LCALL	WRITE_CODE	
MOV 🔰	I2C_DATA, <mark>#0</mark> 1H	;Clear Display
LCALL	WRITE_CODE	

INITIALIZE: (5V)

MOV	I2C_CONTROL,#00I	H;WRITE COMMAND
MOV	I2C_DATA,#38H	;Function Set
LCALL	WRITE_CODE	
MOV	I2C_CONTROL,#00I	H;WRITE COMMAND
MOV	I2C_DATA,#39H	;Function Set
LCALL	WRITE_CODE	
MOV	I2C_DATA,#14H	;Internal OSC frequency
LCALL	WRITE_CODE	
MOV	I2C_DATA,#79H	;Contrast set
LCALL	WRITE_CODE	
MOV	I2C_DATA,#50H	;Power/ICON control/Contrast set
LCALL	WRI <mark>TE_</mark> CODE	
MOV	I2 <mark>C_DAT</mark> A,# <mark>6</mark> CH	;Fo <mark>llo</mark> wer control
LCALL	WRITE_CODE	
MOV	I2C_DATA,#0CH	;Display ON/OFF
LCALL	WRITE_CODE	
MOV	I2C_DATA,#01H	;Clear Display
LCALL	WRITE_CODE	

6.Absolute Maximum Ratings

ltem	Symbol	Min	Тур	Max	Unit
Operating Temperature	T _{OP}	-20		+70	°C
Storage Temperature	T _{ST}	-30	_	+80	°C
Supply voltage for Logic	V _{DD}	-0.3		6.0	V
LCD Driver Voltage	V _{LCD}	7.0- V _{SS}		-0.3+ V _{SS}	V

7.Electrical Characteristics


ltem	Symbol	Condition	Min	Тур	Мах	Unit
Supply Voltage For Logic	V _{DD} -V _{SS}	2-1	3	3.3	5 (bon=1 <mark>max=3.5V</mark>)	V
Supply Voltage For LCD	V _{LCD}	Ta=-2 <mark>0℃</mark> Ta=25℃ Ta=70℃		- 4.5 _		V V V
Input High Volt.	V _{IH}	- 0.7 V _{DD}			V _{DD}	V
Input Low Volt.	V _{IL}	_	—		$0.2 V_{\text{DD}}$	V
Output High Volt.	V _{OH}	- 0.8 V _{DD}			V_{DD}	V
Output Low Volt.	V _{OL}	_	—	—	$0.2V_{DD}$	V
Supply Current(No include LED Backlight)	I _{DD}			0.2		mA

8.Optical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
	θ(V)	CR≧2	20		40	deg
View Angle	(H)φ	CR≧2	-30		30	deg
Contrast Ratio	CR	_	_	3		_
	T rise	—		250	400	ms
Response Time	T fall	—	_	100	250	ms


Definition of Operation Voltage (Vop)

Definition of Response Time (Tr , Tf)



Conditions :

Definition of viewing angle(CR \geq 2)



9.Function Description

System Interface

This chip has all four kinds of interface type with MPU: 4-bit bus, 8-bit bus, serial and fast I2C interface. 4-bit bus or 8-bit bus is selected by DL bit in the instruction register.

During read or write operation, two 8-bit registers are used. One is data register (DR), the other is instruction register(IR).

The data register(DR) is used as temporary data storage place for being written into or read from

DDRAM/CGRAM/ICON RAM, target RAM is selected by RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically. So to speak, after MPU reads DR data, the data in the next DDRAM/CGRAM/ICON RAM address is transferred into DR automatically. Also after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM/ICON RAM automatically.

The Instruction register(IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data.

To select register, use RS input pin in 4-bit/8-bit bus mode.

RS	R/W	Operation	
Γ	Γ	Instruction Write operation (MPU writes Instruction code into IR)	
L	Н	Read Busy Flag(DB7) and address counter (DB0 ~ DB6)	
Н	Γ	Dat <mark>a W</mark> rite operation (MPU writes data into DR)	
Н	Н	Data Read operation (MPU reads data from DR)	

Table 1. Various kinds of operations according to RS and R/W bits.

I2C interface

It just only could write Data or Instruction to ST7036 by the IIC Interface.

It could not read Data or Instruction from ST7036 (except Acknowledge signal).

SCL: serial clock input

SDA_IN: serial data input

SDA_OUT: acknowledge response output

Slaver address could set from "0111100" to "0111111".

The I2C interface send RAM data and executes the commands sent via the I2C Interface. It could send data in to the RAM.

The I2C Interface is two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

BIT TRANSFER

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse because changes in the data line at this time will be interpreted as a control signal. Bit transfer is illustrated in Fig.1.

START AND STOP CONDITIONS

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated in Fig.2.

SYSTEM CONFIGURATION

The system configuration is illustrated in Fig.3.

- \cdot Transmitter: the device, which sends the data to the bus
- \cdot Master: the device, which initiates a transfer, generates clock signals and terminates a transfer
- \cdot Slave: the device addressed by a master

 \cdot Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message

• Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted

· Synchronization: procedure to synchronize the clock signals of two or more devices.

ACKNOWLEDGE


Acknowledge signal (ACK) is not BF signal in parallel interface.


Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is

addressed must generate an acknowledge after the reception of each byte. A master receiver must also generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP

condition. Acknowledgement on the I2C Interface is illustrated in Fig.4.





I2C Interface protocol

The ST7036 supports command, data write addressed slaves on the bus.

Before any data is transmitted on the I2C Interface, the device, which should respond, is addressed first. Four 7-bit slave addresses (01111**00** to 01111**11**) are reserved for the ST7036. The R/W is assigned to 0 for Write only.


The I2C Interface protocol is illustrated in Fig.5.

The sequence is initiated with a START condition (S) from the I2C Interface master, which is followed by the slave address.

All slaves with the corresponding address acknowledge in parallel, all the others will ignore the I2C Interface transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves.

A command word consists of a control byte, which defines Co and RS, plus a data byte. The last control byte is tagged with a cleared most significant bit (i.e. the continuation bit Co). After a control byte with a cleared Co bit, only data bytes will follow. The state of the RS bit defines whether the data byte is interpreted as a command or as RAM data. All addressed slaves on the bus also acknowledge the control and data bytes. After the last control byte, depending on the RS bit setting; either a series of display data bytes or command data bytes may follow. If the RS bit is set to logic 1, these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is automatically updated and the data is directed to the intended ST7036i device. If the RS bit of the last control byte is set to logic 0, these command bytes will be decoded and the setting of the device will be changed according to the received commands. Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the I2C

INTERFACE-bus master issues a STOP condition (P).



During write operation, two 8-bit registers are used. One is data register (DR), the other is instruction

register(IR).

The data register(DR) is used as temporary data storage place for being written into DDRAM/CGRAM/ICON

RAM, target RAM is selected by RAM address setting instruction. Each internal operation,

writing into RAM, is done automatically. So to speak, after MPU writes data to DR, the data in DR is transferred into

DDRAM/CGRAM/ICON RAM automatically.

The Instruction register(IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data.

To select register, use RS bit input in IIC interface.

RS	R/W	Operation
L	L	Instruction Write operation (MPU writes Instruction code into IR)
Н	L	Data Write operation (MPU writes data into DR)

Table 2. Various kinds of operations according to RS and R/W bits.

Busy Flag (BF)

When BF = "High", it indicates that the internal operation is being processed. So during this time the next

instruction cannot be accepted. BF can be read, when RS = Low and R/W = High (Read Instruction Operation), through DB7 port. Before executing the next instruction, be sure that BF is not High.

• Address Counter (AC)

Address Counter(AC) stores DDRAM/CGRAM/ICON RAM address, transferred from IR. After writing into (reading from) DDRAM/CGRAM/ICON RAM, AC is automatically increased (decreased) by 1.

When RS = "Low" and R/W = "High", AC can be read through DB0 ~ DB6 ports.

• Display Data RAM (DDRAM)

Display data RAM (DDRAM) stores display data represented in 8-bit character codes. Its extended capacity is 80x 8 bits, or 80 characters. The area in display data RAM (DDRAM) that is not used for display can be used as general data RAM. See Figure 6 for the relationships between DDRAM addresses and positions on the liquid crystal display.

The DDRAM address (ADD) is set in the address counter (AC) as hexadecimal.

• 1-line display (N3=0,N = 0) (Figure 7)

When there are fewer than 80 display characters, the display begins at the head position. For example, if using only the ST7036, 20 characters are displayed. See Figure 7.

When the display shift operation is performed, the DDRAM address shifts. See Figure 8.

High	orde	bitş	↓	ow or	der bi	ts_	E	ampl	e : Dl	DRAN	/I Add	ress	4F
AC6	AC5	AC4	AC3	AC2	AC1	AC0	1	0	0	1	1	1	1

Fig. 6 DDRAM Address

Display Position (digit)								
	1	2	3	4	5	6	78	79	80
DDRAM Address	00	01	02	03	04	05	 4D	4E	4F

Fig. 7 1-Line Display




Fig. 8 1-Line by 20-Character Display Example

• 2-line display (N3=0,N = 1) (Figure 9)

Case 1: When the number of display characters is less than 40 x _2 lines, the two lines are displayed from the head. Note that the first line end address and the second line start address are not consecutive. For example, when just the ST7036 is used, 20 characters x _2 lines are displayed. See Figure 9.

When display shift operation is performed, the DDRAM address shifts. See Figure 10.

[)isplay	/ Posi	tion												
				1	2	3	4	5	6		38	39	40		
	DRA			00	01	02	03	04	05		25	26	27		
	hexad	-	al)	40	41	42	43	44	45		65	66	67		
						Fig. 9) 2-Li	ine Di	isplay	/					
Display Position	1	2	3	4	5	6	7	8				17	18	19	20
DDRAM	00	01	02	03	04	05	06	07				10	11	12	13
Address	40	41	42	43	44	45	46	47				50	51	52	53

14

54

12

52

	40	41	42	40	44	40	40	41	50	51	52
For Shift	01	02	03	04	05	06	07	08	 11	12	13
Left	41	42	43	44	45	46	47	48	 51	52	53
For Shift	27	00	01	02	03	04	05	06	 0F	10	11
Right	67	40	41	42	43	44	45	46	 4F	50	51

Fig. 10 2-Line by 20-Character Display Example

_ 3-line display (N3=1,N =1) (Figure 11)

Case 1: When the number of display characters is less than 16 x _3 lines, the tree lines are displayed from the head. For example, when just the ST7036 is used, 16 characters x _3 lines are displayed. See Figure 11. When display shift operation is performed, the DDRAM address shifts. See Figure 12.

Display Position										
	1	2	3	4	5	6		14	15	16
DDRAM Address	00	01	02	03	04	05		0D	0E	0F
(hexadecimal)	10	11	12	13	14	15		1D	1E	1F
	20	21	22	23	24	25		2D	2E	2F
		F	ig. 11	3-L	ine D	isplay	/			
Display Position										
Display Position	1	2	3	4	5	6		14	15	16
DDRAM	1	2 01	3 02	4	5 04	6 05		14 0D	15 0E	16 0F
	1 00 10					-				
DDRAM Address		01	02	03	04	05	······	0D	0E	0F
DDRAM Address	10	01 11	02 12	03 13	04 14	05 15	······	0D 1D	0E 1E	0F 1F

Address											1
(hexadecimal)	10	11	12	13	14	15		1D	1E	1F	
	20	21	22	23	24	25		2D	2E	2F	
	1	2	3	4	5	6		14	15	16	
	01	02	03	04	05	06		0E	0F	00	
For Shift Left	11	12	13	14	15	16		1E	1F	10	
	21	22	23	24	25	26		2E	2F	20	
									/		
	1	2	3	4	5	6		14	15	16	
_	0F	00	01	02	03	04		0C	0D	0E	
For Shift Right	1F	10	11	12	13	14		1 <mark>C</mark>	1D	1E	
	2F	20	21	22	23	24		2 <mark>C</mark>	2D	2E	
		F	ig. 12	2 3-L	ine D	isplay	y			4	_

• Character Generator ROM (CGROM)

The character generator ROM generates 5×8 dot character patterns from 8-bit character codes. It can generate

240/250/248/256 5 x 8 dot character patterns(select by OPR1/2 ITO pin). User-defined

character patterns are

also available by mask-programmed ROM.

• Character Generator RAM (CGRAM)

In the character generator RAM, the user can rewrite character patterns by program. For 5 x 8 dots, eight

character patterns can be written.

Write into DDRAM the character codes at the addresses shown as the left column of Table 5 to show the

character patterns stored in CGRAM.

See Table 5 for the relationship between CGRAM addresses and data and display patterns.

Areas that are not

used for display can be used as general data RAM.

• ICON RAM

In the ICON RAM, the user can rewrite icon pattern by program.

There are totally 80 dots for icon can be written.

See Table 6 for the relationship between ICON RAM address and data and the display patterns.

• Timing Generation Circuit

The timing generation circuit generates timing signals for the operation of internal circuits such as DDRAM, CGROM and CGRAM. RAM read timing for display and internal operation timing by MPU access are generated separately to avoid interfering with each other. Therefore, when writing data to DDRAM, for example, there will be no undesirable interference, such as flickering, in areas other than the display area.

• LCD Driver Circuit(N3=0)

LCD Driver circuit has 17 common and 100 segment signals for LCD driving. Data from CGRAM/CGROM/ICON is transferred to 100 bit segment latch serially, and then it is stored to 100 bit shift latch. When each common is selected by 17 bit common register, segment data also output through segment driver from 100 bit segment latch. In case of 1-line display mode, COM1 ~ COM8(with COMI) have 1/9 duty, and in 2-line mode, COM1 ~ COM16(with COMI) have 1/17 duty ratio.

• LCD Driver Circuit(N3=1)

LCD Driver circuit has 25 common and 80 segment signals for LCD driving. Data from CGRAM/CGROM/ICON is transferred to 80 bit segment latch serially, and then it is stored to 80 bit shift latch. When each common is selected by 25 bit common register, segment data also output through segment driver from 80 bit segment latch. In case of 3-line display mode, COM1 ~ COM24(with COMI) have 1/25 duty.

0011/3	LG Output	pins							
N3	COMI1	COM [1:8]	SEG [1:5]	SEG [6:10]	SEG [11:90]	SEG [91:96]	SEG [97:100]	COM [9:16]	COMI2
VSS	COMI1	COM [1:8]	SEG [1:5]	SEG [6:10]	SEG [11:90]	SEG [91:96]	SEG [97:100]	COM [9:16]	COMI2
VDD	NC	COM [5:12]	COM[4:1] + COMI1	NC	SEG [1:80]	NC	COM [13:16]	COM [17:24]	COMI2

COM/SEG Output pins

Table 3. COM/SEG output define


Cursor/Blink Control Circuit

It can generate the cursor or blink in the cursor/blink control circuit. The cursor or the blink appears in the digit at the display data RAM address set in the address counter.

ST7	036		(ITC) 0]	pti	on	OP	R1=	0,	OP	R2=	0)			
67-64 63-60	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000		R		8	80					É						
0001	R	Ŧ		1		Q			ü	22		R	ų.			
0010	Replaced	883		2	₿	R	b		é	Æ						
0011	d By C	ŋ								8				300 1		
0 100	GRAM															
0101	Patte	đ														
0110	з	Θ	8	6				Q.		ů		11				
0111		Å											33			
1000		Ξ		8			b	22								
1001	R	Π		9	I					Ũ						
1010	Replaced	Σ														
1011	By	P								8						
1100	GRAN	$\overline{\Phi}$								8					8	*
1101	CGRAM Pattern	Ψ					m									
1110	з	Ω														
1111		α							Å							

Table 3. Correspondence between Character Codes and Character Patterns

			act RA							CGF \dd						ara CG					5
b7	b6	b5	b4	b3	b2	b1	b0	b5	b4	b3	b2	b1	b0	b7	b6	b5	b4	b3	b2	b1	b0
					0	0	0				0	0	0				1	1	1	1	1
					0	0	0				0	0	1				0	0	1	0	0
					0	0	0				0	1	0				0	0	1	0	0
0	0	0	0	_	0	0	0	0	0	0	0	1	1	-	-	-	0	0	1	0	0
Ŭ	Ŭ	Ŭ	Ŭ		0	0	0	v	Ŭ	Ŭ	1	0	0				0	0	1	0	0
					0	0	0				1	0	1				0	0	1	0	0
					0	0	0				1	1	0				0	0	1	0	0
					0	0	0				1	1	1				0	0	0	0	0
					0	0	1				0	0	0				1	1	1	1	0
					0	0	1				0	0	1				1	0	0	0	1
					0	0	1				0	1	0				1	0	0	0	1
0	0	0	0	_	0	0	1	0	0	1	0	1	1	-	-	-	1	1	1	1	0
Ŭ	Ŭ	Ŭ	Ŭ		0	0	1	Ŭ	Ŭ	· ·	1	0	0				1	0	1	0	0
					0	0	1				1	0	1				1	0	0	1	0
					0	0	1				1	1	0				1	0	0	0	1
					0	0	1				1	1	1				0	0	0	0	0



Notes:

1. Character code bits 0 to 2 correspond to CGRAM address bits 3 to 5 (3 bits: 8 types).

2. CGRAM address bits 0 to 2 designate the character pattern line position. The 8th line is the cursor position

and its display is formed by a logical OR with the cursor. Maintain the 8th line data,

corresponding to the

cursor display position, at 0 as the cursor display. If the 8th line data is 1, 1 bits will light up the 8th line

regardless of the cursor presence.

3. Character pattern row positions correspond to CGRAM data bits 0 to 4 (bit 4 being at the left).

4. As shown Table 5, CGRAM character patterns are selected when character code bits 4 to 7 are all 0.

However, since character code bit 3 has no effect, the T display example above can be selected by either

character code 00H or 08H.

5. "1" for CGRAM data corresponds to display selection and "0" to non-selection, "-" Indicates no effect.

6. Different OPR1/2 ITO option can select different CGRAM size.

When ICON RAM data is filled the corresponding position displayed is described as the following table.

ICON					10	CON RAM	bits				
ICON Address	D7~D5	D	4	D	3	D	2	D	1	D0)
Address		N3 = 0	N3 = 1	N3 = 0	N3 = 1						
00H	-	S1/S81	S1	S2/S82	S2	S3/S83	S3	S4/S84	S4	S5/S85	S5
01H	-	S6/S86	S6	S7/S87	S7	S8/S88	S8	S9/S89	S9	S10/S90	S10
02H	-	S11/S91	S11	S12/S92	S12	S13/S93	S13	S14/S94	S14	S15/S95	S15
03H	-	S16/S96	S16	S17/S97	S17	S18/S98	S18	S19/S99	S19	S20/S100	S20
04H	-	S21	S21	S22	S22	S23	S23	S24	S24	S25	S25
05H	-	S26	S26	S27	S27	S28	S28	S29	S29	S30	S30
06H	-	S31	S31	S32	S32	\$33	S33	S34	S34	S35	S35
07H	-	S36	S36	S37	S37	S38	S38	S39	S39	S40	S40
08H	-	S41	S41	S42	S42	S43	S43	S44	S44	S45	S45
09H	-	S46	S46	S47	S47	S48	S48	S49	S49	S50	S50
0AH	-	S51	S51	S52	S52	S53	S53	S54	S54	S55	S55
0BH	-	S56	S56	S57	S57	S58	S58	S59	S59	S60	S60
0CH	-	S61	S61	S62	S62	S63	S63	S64	S64	S65	S65
0DH	-	S66	S66	S67	S67	S68	S68	S69	S69	S70	S70
0EH	-	S71	S71	S72	S72	S73	S73	S74	S74	S75	S75
0FH	-	S76	S76	S77	S77	S78	S78	S79	S79	S80	S80

When SHLS=1, ICON RAM map refer below table

When SHLS=0, ICON RAM map refer below table

			67. 5	1	I	CON RAM	bits		1		
ICON Address	D7~D5	D4	1	D	3	D	2	D	1	D	0
Address		N3 = 0	N3 = 1	N3 = 0	N3 = 1	N3 = 0	N3 = 1	N3 = 0	N3 = 1	N3 = 0	N3 = 1
00H	-	S100/S20	S80	S99/S19	S79	S98/S18	S78	S97/S17	S77	S96/S16	S76
01H	-	S95/S15	S75	S94/S14	S74	S93/S13	S73	S92S12	S72	S91/S11	S71
02H	-	S90/S10	S70	S89/S9	S69	S88/S8	S68	S87/S7	S67	S86/S6	S66
03H	-	S85/S5	S65	S84/S4	S64	S83/S3	S63	S82/S2	S62	S81/S1	S61
04H	-	S80	S60	S79	S59	S78	S58	S77	S57	S76	S56
05H	-	S75	S55	S74	S54	S73	S53	S72	S52	S71	S51
06H	-	S70	S50	S69	S49	S68	S48	S67	S47	S66	S46
07H	-	S65	S45	S64	S44	S63	S43	S62	S42	S61	S41
08H	-	S60	S40	S59	S39	S58	S38	S57	S37	S56	S36
09H	-	S55	S35	S54	S34	S53	S33	S52	S32	S51	S31
0AH	-	S50	S30	S49	S29	S48	S28	S47	S27	S46	S26
0BH	-	S45	S25	S44	S24	S43	S23	S42	S22	S41	S21
0CH	-	S40	S20	S39	S19	S38	S18	S37	S17	S36	S16
0DH	-	S35	S15	S34	S14	S33	S13	S32	S12	S31	S11
0EH	•	S30	S10	S29	S9	S28	S8	S27	S7	S26	S6
0FH	-	S25	S5	S24	S4	S23	S3	S22	S2	S21	S1

Table 6 ICON RAM map

Instructions

There are four categories of instructions that:

- Designate ST7036 functions, such as display format, data length, etc.
- Set internal RAM addresses
- Perform data transfer with internal RAM
- Others
- instruction table at "Normal mode"

(when "EXT" option pin connect to VDD, the instruction set follow below table)

Instruction			Ir	nstr	ucti	on	Cod	le			Description		nstructio ecution T	
mstruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description		OSC= 540kHz	OSC= 700kHz
Clear Display	о	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM. and set DDRAM address to "00H" from AC	1.08 ms	0.76 ms	0.59 ms
Return Home	o	o	0	0	0	o	0	0	1	×	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.08 ms	0.76 ms	0.59 ms
Entry Mode Set	o	0	0	0	0	0	0	1	I/D	s	Sets cursor move direction and specifies display shift. These operations are performed during data write and read.	26.3 µs	18.5 µs	14.3 µs
Display ON/OFF	0	0	0	0	0	0	1	D	с	в	D=1:entire display on C=1:cursor on B=1:cursor position on	26.3 µs	18.5 µs	14.3 µs
Cursor or Display Shift	o	o	0	0	o	1	s/c	R/L	×	×	S/C and R/L: Set cursor moving and display shift control bit, and the direction, without changing DDRAM data.	26.3 µs	18.5 µs	14.3 µs
Function Set	0	0	0	0	1	DL	Ν	×	x	×	DL: interface data is 8/4 bits N: number of line is 2/1	26.3 µs	18.5 µs	14.3 µs
Set CGRAM	0	0	o	1	AC5	AC4	AC3	AC2	AC1	ACD	Set CGRAM address in address counter	26.3 µs	18.5 µs	14.3 µs
Set DDRAM Address	ο	o	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter	26.3 µs	18.5 µs	14.3 µs
Read Busy Flag and Address	o	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	ACO	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0	0	0
Write Data to RAM	1	ο	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM)	26.3 µs	18.5 µs	14.3 µs
Read Data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM)	26.3 µs	18.5 µs	14.3 µs

Note:

Be sure the ST7036 is not in the busy state (BF = 0) before sending an instruction from the MPU to the ST7036.

If an instruction is sent without checking the busy flag, the time between the first instruction and next instruction

will take much longer than the instruction time itself. Refer to Instruction Table for the list of each instruction

execution time.

> instruction table at "Extension mode"

Instruction					ucti						Description		nstructio ecution T	
matuction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0 Write "20H" to DDRAM. and s			OSC= 540kHz	OSC= 700kHz
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM. and set DDRAM address to "00H" from AC	1.08 ms	0.76 ms	0.59 ms
Return Home	0	0	0	0	0	0	0	0	1	×	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.08 ms	0.76 ms	0.59 ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	Ś	Sets cursor move direction and specifies display shift. These operations are performed during data write and read.	26.3 µs	18.5 µs	14.3 µs
Display ON/OFF	0	0	0	0	0	0	1	D	с	в	D=1:entire display on C=1:cursor on B=1:cursor position on	26.3 µs	18.5 µs	14.3 µs
Function Set	0	0	0	0	1	DL	Z	DH	IS2	IS1	DL: interface data is 8/4 bits N: number of line is 2/1 DH: double height font IS[2:1]: instruction table select	26.3 µs	18.5 µs	14.3 µs
Set DDRAM Address	0	0	1	AC6	AC5	A <mark>C4</mark>	AC3	AC2	AC1	ACO	Set DDRAM address in address counter	26.3 µs	18.5 µs	14.3 µs
Read Busy Flag and Address	0	1	BF	AC <mark>6</mark>	AC5	A <mark>C4</mark>	AC3	AC2	AC1	ACD	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0	0	0
Write Data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0 Write data into internal RAM (DDRAM/CGRAM/ICONRAM)		26.3 µs	18.5 µs	14.3 µs
Read Data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM/ICONRAM)	26.3 µs	18.5 µs	14.3 µs

(when "EXT" option pin connect to VSS, the instruction set follow below table)

						Inst	truc	tior	ı ta	ble	0(IS[2:1]=[0,0])			
Cursor or Display Shift	0	0	0	0	0	1	s/c	R/L	х		S/C and R/L: Set cursor moving and display shift control bit, and the direction, without changing DDRAM data.	26.3 µs	18.5 µs	14.3 µs
Set CGRAM	0	0	0	1	AC5	AC4	AC3	AC2	AC1	ACO	Set CGRAM address in address counter	26.3 µs	18.5 µs	14.3 µs

						Inst	truc	tior	ו ta	ble	1(IS[2:1]=[0,1])			
Bias Set	0	O	0	0	0	1	BS	1	o	FX	BS=1:1/4 bias BS=0:1/5 bias FX: fixed on high in 3-line application and fixed on low in other applications.		18.5 µs	14.3 µs
Set ICON Address	0	0	0	1	0	0	AC3	AC2	AC1	ACO	Set ICON address in address counter.	26.3 µs	18.5 µs	14.3 µs
Power/ICON Control/ Contrast Set	0	0	0	1	0	1	lon	Bon	ъ		lon: ICON display on/off Bon: set booster circuit on/off C5,C4: Contrast set for internal follower mode.	26.3 µs	18.5 µs	14.3 µs
Follower Control	0	0	0	1	1	0	Fon	Rab 2	Rab 1	Rah	Fon: set follower circuit on/off Rab2~0: select follower amplified ratio.	26.3 µs	18.5 µs	14.3 µs
Contrast Set	0	0	0	1	1	1	C3	C2	C1	CO	Contrast set for internal follower mode.	26.3 µs	18.5 µs	14.3 µs

						Inst	truc	tio	n ta	ble	2 <mark>(IS</mark> [2:1]=[1,0])	\bigcirc		
Double Height Position Select	0	0	0	0	0	1	UD	x	x	x	UD: Double height position select	26.3 µs	18.5 µs	14.3 µs
Reserved	0	0	0	1	х	х	х	х	х	х	Do not use (reserved for test)	26.3 µs	18.5 µs	14.3 µs

Instruction table 3(IS[2:1]=[1,1]):Do not use (reserved for test)

10.Instruction Description

Clear Display

_	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	0	0	0	0	0	0	0	1


Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status, namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").

Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	Х

Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change.

Entry Mode Set



Set the moving direction of cursor and display.

> I/D : Increment / decrement of DDRAM address (cursor or blink)

When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.

When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

* CGRAM operates the same as DDRAM, when read from or write to CGRAM.

> S: Shift of entire display


When DDRAM read (CGRAM read/write) operation or S = "Low", shift of entire display is not performed. If

S = "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D =

"1" : shift left, I/D = "0" : shift right).

S	I/D	Description
Н	Н	Shift the display to the left
Н	L	Shift the display to the right

Display ON/OFF



Control display/cursor/blink ON/OFF 1 bit register.

 D : Display ON/OFF control bit When D = "High", entire display is turned on.

When D = "Low", display is turned off, but display data is remained in DDRAM.

C : Cursor ON/OFF control bit


When C = "High", cursor is turned on.

When C = "Low", cursor is disappeared in current display, but I/D register remains its data.

- B : Cursor Blink ON/OFF control bit
 - When B = "High", cursor blink is on, that performs alternate between all the high data and display

character at the cursor position.

When B = "Low", blink is off.



S/C: Screen/Cursor select bit

When S/C="High", Screen is controlled by R/L bit.

When S/C="Low", Cursor is controlled by R/L bit.

R/L: Right/Left

When R/L="High", set direction to right.

When R/L="Low", set direction to left.

Without writing or reading of display data, shift right/left cursor position or display. This instruction is used to correct or search display data. During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line. Note that display shift is performed simultaneously in all the line. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.

S/C	R/L	Description	AC Value
L	L	Shift cursor to the left	AC=AC-1
L	Н	Shift cursor to the right	AC=AC+1
Н	L	Shift display to the left. Cursor follows the display shift	AC=AC
Н	Н	Shift display to the right. Cursor follows the display shift	AC=AC

Function Set

RS F	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	Ν	DH	IS2	IS1

DL : Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select

8-bit or 4-bit bus mode.

When 4-bit bus mode, it needs to transfer 4-bit data by two times.

N : Display line number control bit

When N = "High", 2-line display mode is set.

When N = "Low", it means 1-line display mode.

When "N3" option pin connect to VDD, N must set "N=1".


DH : Double height font type control bit

When DH = "High " and N= "Low", display font is selected to double height mode(5x16 dot),RAM address can only use 00H~27H.

When DH= "High" and N= "High", it is forbidden.

When DH = " Low ", display font is normal (5x8 dot).

N	DH	EXT option p		EXT option pi			
N	Л	Dis <mark>play L</mark> ines	C <mark>har</mark> acter Font	<mark>Di</mark> splay <mark>Lines</mark>	Ch <mark>ar</mark> acter Font		
L	L	1	5x8	1	5x8		
L	Н	1	5x8	1	5x16		
Н	L	2	5x8	2	5x8		
Н	Н	2	5x8	Forbidden			



2 line mode normal display (DH=0/N=1)

1 line mode with double height font (DH=1/N=0)

IS[2:1]: instruction table select

When IS[2:1]=(0,0): normal instruction be selected(refer instruction table 0) When IS[2:1]=(0,1):extension instruction be selected(refer instruction table 1) When IS[2:1]=(1,0):extension instruction be selected(refer instruction table 2) When IS[2:1]=(1,1):Do not use (reserved for test)

Double height position set: IS[2:1]=(1,0)

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	UD	Х	Х	х

UD: Select double height font display position of screen.(N3=VDD)


When UD = "High", double height font is show on Com1~Com16.

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	0	0	AC3	AC2	AC1	AC0


When UD = "Low", double height font is show on Com9~Com24.

DH	UD	2 LINE <mark>S(</mark> N3=VSS)	3 LINES(N3=VDD)
н	н		Com1~Com16 Double Height Com17~Com24 Normal Display
Н	L		Com1~Com8 Normal Display Com9~Com24 Double Height
L	х	Normal Display	Normal Display

3 Line mode normal display (DH = 0 / N = 1 / UD = don't care)



COM1 ..8 is normal , COM9 .. 24 is a double height font (DH = 1 / N = 1 / UD = 0)



COM17 ...24 is normal, COM1 .. 16 is a double height font (DH = 1 / N = 1 / UD = 1)


Set CGRAM Address

RS	R/W	/	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0		0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

Set DDRAM Address



Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.


When 1-line display mode (N = 0), DDRAM address is from "00H" to "4FH".

In 2-line display mode (N = 1), DDRAM address in the 1st line is from "00H" to "27H", and

DDRAM address in the 2nd line is from "40H" to "67H".

In 3-line display mode (N3=1, N=1), DDRAM address in the 1st line is from "00H" to "OFH", DDRAM in the 2nd line is from "10H" to "1FH", and DDRAM in the 3rd line is from "20H" to "2FH".

Read Busy Flag and Address



When BF = "High", indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted.

The address Counter (AC) stores DDRAM/CGRAM addresses, transferred from IR.

After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1.

Write Data to CGRAM, DDRAM or ICON RAM



Write binary 8-bit data to CGRAM, DDRAM or ICON RAM

The selection of RAM from DDRAM, CGRAM or ICON RAM, is set by the previous address set instruction : DDRAM address set, CGRAM address set, ICON RAM address set. RAM set instruction can also determine the AC

direction to RAM.

After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

Read Data from CGRAM, DDRAM or ICON RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM./ICON RAM

The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data.

Bias Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	BS	1	0	FX

BS: bias selection

When BS<mark>="Hig</mark>h", the bi<mark>as will be 1/4</mark>

When BS<mark>="Low"</mark>, the bias will be 1/5

BS will be invalid when external bias resistors are used(OPF1=1,OPF2=1)

- FX: must be fixed on high in 3-line application and fixed on low in other applications.
- Set ICON RAM address

_	RS	R/W	 DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	0	1	0	0	AC3	AC2	AC1	AC0

Set ICON RAM address to AC.

This instruction makes ICON data available from MPU.

When IS=1 at Extension mode,

The ICON RAM address is from "00H" to "0FH".

Power/ICON control/Contrast set(high byte)

RS	R/W	 DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	0	1	Ion	Вол	C5	C4

lon: set ICON display on/off

When Ion = "High", ICON display on.

When Ion = "Low", ICON display off.

Bon: switch booster circuit

Bon can only be set when internal follower is used (OPF1=0,OPF2=0).

When Bon = "High", booster circuit is turn on.

When Bon = "Low", booster circuit is turn off.

C5,C4 : Contrast set(high byte)

C5,C4,C3,C2,C1,C0 can only be set when internal follower is used (OPF1=0,OPF2=0). They can more precisely adjust the input reference voltage of V0 generator. The details please refer to the supply voltage for LCD driver.

Follower control

	RS	R/W		DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
/	0	0	-	0	1	1	0	Fon	Rab 2	Rab 1	Rab 0	

Fon: switch follower circuit

Fon can only be set when internal follower is used (OPF1=0,OPF2=0). When Fon = "High", internal follower circuit is turn on.

When Fon = "Low", internal follower circuit is turn off.

Note that Fon must be set to "Low" if (OPF1, OPF2) is not (0,0).

Rab2,Rab1,Rab0 : V0 generator amplified ratio

Rab2,Rab1,Rab0 can only be set when internal follower is used (OPF1=0,OPF2=0).They can adjust the amplified ratio of V0 generator. The details please refer to the supply voltage for LCD driver.

Contrast set(low byte)

RS	R/W	 DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	1	1	C3	C2	C1	C0

C3,C2,C1,C0:Contrast set(low byte)

C5,C4,C3,C2,C1,C0 can only be set when internal follower is used (OPF1=0,OPF2=0). They can more precisely adjust the input reference voltage of V0 generator. The details please refer to the supply voltage for LCD driver.


11. Backlight Information

Specification

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	TEST CONDITION
Supply Current	ILED	28.8	32	50	mA	V=3.5V
Supply Voltage	V	3.4	3.5	3.6	V	
Reverse Voltage	VR	_	_	5	V	—
Luminous Intensity (Without LCD)	IV	464	580	_	CD/M ²	ILED=32mA
LED Life Time	_	_	50000	_	Hr.	ILED≦32mA
Color	Yellow Gr	een				

Note: The LED of B/L is drive by current only ; driving voltage is only for reference To make driving current in safety area (waste current between minimum and maximum).

Note1 :50K hours is only an estimate for reference.



12. Reliability

Content of Reliability Test (wide temperature, -20°C~70°C)

	Environmental Test		
Test Item	Content of Test	Condition	Note
High Temperature storage	Endurance test applying the high storage temperature for a long time.	80℃ 200hrs	2
Low Temperature storage	Endurance test applying the high storage temperature for a long time.	-30℃ 200hrs	1,2
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70℃ 200hrs	-
Low Temperature Operation		-20℃ 200hrs	1
High Temperature/ Humidity Operation	The module should be allowed to stand at $60^{\circ}C$,90%RH max For 96hrs under no-load condition excluding the polarizer, Then taking it out and drying it at normal temperature.	60℃,90%RH 96hrs	1,2
Thermal shock res <mark>istance</mark>	The sample should be allowed stand the following 10 cycles of operation $\begin{array}{cccccccccccccccccccccccccccccccccccc$	-20°C /70°C 10 cycles	-
Vibration test	Endurance test applying the vibration during transportation and using.	fixed amplitude: 15mm Vibration. Frequency: 10~55Hz. One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes	3
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=800V,RS= 1.5kΩ CS=100pF 1 time	

Note1: No dew condensation to be observed.


Note2: The function test shall be conducted after 4 hours storage at the normal temperature and humidity after remove from the test chamber.

Note3: Vibration test will be conducted to the product itself without putting it in a container.

13. Inspection specification

NO	Item	Criterion				AQL
01	Electrical Testing	 1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character, dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 LCD viewing angle defect. 1.7 Mixed product types. 1.8 Contrast defect. 				0.65
02	Black or white spots on LCD (display only)	 2.1 White and black spots on display ≤0.25mm, no more than three white or black spots present. 2.2 Densely spaced: No more than two spots or lines within 3mm 				
03	LCD black spots, white spots, contaminatio n (non-display)	 3.1 Round type : As following drawing Φ=(x + y) / 2 3.2 Line type : (As following drawing) 				
			Length L≦3.0 L≦2.5 	Width W \leq 0.02 0.02 < W \leq 0.03 0.03 < W \leq 0.05 0.05 < W	Acceptable Q TY Accept no dense 2 As round type	2.5
04	Polarizer bubbles	If bubbles are visible, judge using black spot specifications, not easy to find, must check in specify direction.		Size Φ Φ \leq 0.20 0.20<Φ \leq 0.50 0.50<Φ \leq 1.00 1.00<Φ	Acceptable Q TY Accept no dense 3 2 0 3	2.5

NO	Item	Criterion		AQL	
05	Scratches	Follow NO.3 LCD black spots, white spots, contamination			
05	Scratches	Symbols Define:	ip thickness CD side length een panels: x: Chip length $x \le 1/8a$ th of each chip. x: Chip length $x \le 1/8a$ $x \le 1/8a$	2.5	
		\odot in there are 2 or more chips, x is the total length of each chip.			



NO	Item	Criterion	AQL	
07	Cracked glass	The LCD with extensive crack is not acceptable.	2.5	
08	Backlight elements	 8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using LCD spot, lines and contamination standards. 8.3 Backlight doesn't light or color wrong. 		
09	Bezel	9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.9.2 Bezel must comply with job specifications.	2.5 0.65	
10	PCB \ COB	 10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, LED pad, zebra pad or screw hold pad, make sure it is smoothed down. 10.9 The Scraping testing standard for Copper Coating of PCB Y X * Y<=2mm² 	2.5 2.5 0.65 2.5 2.5 0.65 2.5 2.5 2.5	
11	Soldering	 11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icicle. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB. 	2.5 2.5 2.5 0.65	

NO	Item	Criterion	AQL
12	General	 12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP. 12.2 No cracks on interface pin (OLB) of TCP. 12.3 No contamination, solder residue or solder balls on product. 12.4 The IC on the TCP may not be damaged, circuits. 12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it causes the interface pin to sever. 12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color. 12.7 Sealant on top of the ITO circuit has not hardened. 12.8 Pin type must match type in specification sheet. 12.9 LCD pin loose or missing pins. 12.10 Product packaging must the same as specified on packaging specification sheet. 12.11 Product dimension and structure must conform to product specification sheet. 	2.5 0.65 2.5 2.5 2.5 2.5 2.5 2.5 0.65 0.65 0.65 0.65

14. Precautions in use of LCD Modules

- 1. Avoid applying excessive shocks to the module or making any alterations or modifications to it.
- 2. Don't make extra holes on the printed circuit board, modify its shape or change the components of LCD module.
- 3. Don't disassemble the LCM.
- 4. Don't operate it above the absolute maximum rating.
- 5. Don't drop, bend or twist LCM.
- 6. Soldering: only to the I/O terminals.
- 7. Storage: please storage in anti-static electricity container and clean environment.
- 8. Raystar have the right to change the passive components
 - (Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.)
- 9. Raystar have the right to change the PCB Rev.

15. Material List of Components for RoHs

 RAYSTAR Optronics Co., Ltd. hereby declares that all of or part of products, including, but not limited to, the LCM, accessories or packages, manufactured and/or delivered to your company (including your subsidiaries and affiliated company) directly or indirectly by our company (including our subsidiaries or affiliated companies) do not intentionally contain any of the substances listed in all applicable EU directives and regulations, including the following substances.

Exhibit A : The Harmful Material List

Material	(Cd)	(Pb)	(Hg)	(Cr6+)	PBBs	PBDEs
Limited Value	100 ррт	1000 ppm	1000 ppm	1000 ppm	1000 ppm	1000 ppm
Above limited value is set up according to RoHS.						

- 2. Process for RoHS requirement :
 - (1) Use the Sn/Ag/Cu soldering surface; the surface of Pb-free solder is rougher than we used before.
 - (2) Heat-resistance temp. :

Reflow : 250°C, 30 seconds Max. ;

Connector soldering wave or hand soldering : 320° C, 10 seconds max.

(3) Temp. curve of reflow, max. Temp. : 235 \pm 5°C ;

Recommended customer's soldering temp. of connector : 280°C, 3 seconds.

16. Recommendable storage

- 1. Place the panel or module in the temperature 25°C±5°C and the humidity below 65% RH
- 2. Do not place the module near organics solvents or corrosive gases.
- 3. Do not crush, shake, or jolt the module

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for midas manufacturer:

Other Similar products are found below :

MCT070LA12W1024600LML MCOT128064BY-WM MCOB21609AV-EWP MC42004A6W-SPTLY MC22008B6W-SPR MCT035G12W320240LML MC11605A6WR-SPTLY-V2 MC21605H6W-BNMLW-V2 MCOT048064A1V-YI MCT101E0CW1280800LMLIPS MCT104A0W1024768LML MCT070Z0W800480LML MCT0144C6W128128PML MCIB-16-LVDS-CABLE MC41605A6W-FPTLA-V2 MCOT128064UA1V-WM MCT101E0TW1280800LMLIPS MCT150B0W1024768LML MCT050HDMI-A-RTP MCT050HDMI-A-CTP MCT070Z0TW1W800480LML MCT050ACA0CW800480LML MC42008A6W-SPTLY MC42005A12W-VNMLY MC42005A12W-VNMLG MCT052A6W480128LML MC21605A6WK-BNMLW-V2 MCOT256064A1A-BM MCOT22005A1V-EYM MC20805A12W-VNMLG MC21605B6WD-BNMLW-V2 MC22405A6WK-BNMLW-V2 MC41605A6WK-FPTLW-V2 MCT101HDMI-A-RTP MCT024L6W240320PML MCCOG21605D6W-FPTLWI MC21605A6WD-SPTLY-V2 MC22005A6WK-BNMLW-V2 MC24005AA6W9-BNMLW-V2 MC42004A6WK-SPTLY-V2 MC11609A6W-SPTLY-V2 MC0T064048A1V-YM MCOT128064BY-BM MCCOG128064B12W-FPTLRGB MC11609A6W-SPR-V2 MC21605H6WK-BNMLW-V2 MC0T128064E1V-BM MCT070HDMI-B-RTP MDT5000C MCCOG42005A6W-BNMLWI