## Midas LCD Part Number System


$=\quad$ T: TN S: STN B: STN Blue G: STN Grey F: FSTN F2: FFSTN
$11=\quad$ P: Positive N: Negative
$12=$ R: Reflective M: Transmissive T: Transflective

13 = Backlight: Blank: Reflective L: LED
$=\quad$ Backlight Colour: Y: Yellow-Green W: White B: Blue R: Red A: Amber O: Orange G: Green RGB: R.G.B.
$=$ Driver Chip: Blank: Standard I: $\mathrm{I}^{2} \mathrm{C} \quad$ T: Toshiba T6963C A: Avant SAP1024B R: Raio RA8835

## 2. General Specification

The Features of the Module is description as follow:
■ Module dimension: $74.2 \times 25.2 \times 6.3$ (max.) mm3
■ View area: $61.0 \times 15.1 \mathrm{~mm} 2$
■ Active area: $56.2 \times 11.5 \mathrm{~mm} 2$
■ Number of Characters: 16 characters $\times 2$ Lines
■ Dot size: $0.55 \times 0.65 \mathrm{~mm} 2$
■ Dot pitch: $0.60 \times 0.70 \mathrm{~mm} 2$
■ Character size: $2.95 \times 5.55 \mathrm{~mm} 2$
■ Character pitch: $3.55 \times 5.95 \mathrm{~mm} 2$
■ LCD type: STN Positive, Yellow Green Transflective

- Duty: $1 / 16,1 / 5$ Bias

■ View direction: 6 o'clock

- Backlight Type: LED, White


## 4. Interface Pin Function

| Pin No. | Symbol | Level | Description |
| :---: | :---: | :---: | :--- |
| 1 | VOUT |  | DC/DC voltage converter. Connect a capacitor between <br> this <br> terminal and VIN when the built-in booster is used. |
| 2 | CAP1N |  | For voltage booster circuit(VDD-VSS) <br> External capacitor about 0.1u~4.7uf |
| 3 | CAP1P |  | (In I2C interface DB7 (SDA) is input data. <br> SDA and SCL must connect to I2C bus (I2C bus is to <br> connect a resister between SDA/SCL and the power of <br> I2C bus ). |
| 4 | VDD | $3.0 / 5.0 \mathrm{~V}$ | Power supply |
| 5 | VSS |  | SDA |
| 7 | SCL | GND <br> (In I2C interface DB6 (SCL) is clock input. <br> SDA and SCL must connect to I2C bus (I2C bus is to <br> connect a resister between SDA/SCL and the power of <br> I2C bus ). |  |
| 8 | RST |  | RESET * |

* Please note, if you do not wish to use Reset, it should be tied high


## 5.Outline dimension



## Application schematic

$\mathrm{VDD}=3.0 \mathrm{~V}$

$\mathrm{VDD}=5.0 \mathrm{~V}$

| 1 | VOUT |  |
| :---: | :---: | :---: |
| 2 | CAP1N | NC |
| 3 | CAP1P | NC |
| 4 | VDD | VDD |
| 5 | VSS | VSS |
| 6 | SDA |  |
| 7 | SCL |  |
| 8 | RST |  |

## INITIALIZE: (3V)

MOV I2C_CONTROL,\#OOH ;WRITE COMMAND
MOV I2C_DATA,\#38H ;Function Set
LCALL WRITE_CODE
MOV I2C_CONTROL,\#OOH ;WRITE COMMAND
MOV I2C_DATA,\#39H ;Function Set
LCALL WRITE_CODE
MOV I2C_DATA,\#14H ;Internal OSC frequency
LCALL WRITE_CODE
MOV I2C_DATA,\#74H ;Contrast set
LCALL WRITE_CODE
MOV I2C_DATA,\#54H ;Power/ICON control/Contrast set
LCALL WRITE_CODE
MOV I2C_DATA,\#6FH ;Follower control
LCALL WRITE_CODE
MOV I2C_DATA,\#OCH ;Display ON/OFF
LCALL WRITE_CODE
MOV I2C_DATA,\#01H ;Clear Display
LCALL WRITE_CODE

## INITIALIZE: (5V)

MOV I2C_CONTROL,\#OOH;WRITE COMMAND
MOV I2C_DATA,\#38H ;Function Set
LCALL WRITE_CODE
MOV I2C_CONTROL,\#OOH;WRITE COMMAND
MOV I2C_DATA,\#39H ;Function Set
LCALL WRITE_CODE
MOV I2C_DATA,\#14H ;Internal OSC frequency
LCALL WRITE_CODE
MOV I2C_DATA,\#79H ;Contrast set
LCALL WRITE_CODE
MOV I2C_DATA,\#50H ;Power/ICON control/Contrast set
LCALL WRITE_CODE
MOV I2C_DATA,\#6CH ;Follower control
LCALL WRITE_CODE
MOV I2C_DATA,\#OCH ;Display ON/OFF
LCALL WRITE_CODE
MOV I2C_DATA,\#01H ;Clear Display
LCALL WRITE_CODE

## 6. Function Description

## System Interface

This chip has all four kinds of interface type with MPU: 4-bit bus, 8-bit bus. 4 -bit bus or 8 -bit bus is selected by DL bit in the instruction register.

During read or write operation, two 8-bit registers are used. One is data register (DR); the other is instruction register (IR).
The data register (DR) is used as temporary data storage place for being written into or read from DDRAM/CGRAM/ICON RAM, target RAM is selected by RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically. So to speak, after MPU reads DR data, the data in the next DDRAM/CGRAM/ICON RAM address is transferred into DR automatically. Also after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM/ICON RAM automatically.

The Instruction register (IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data.
Using RS input pin to select command or data in 4-bit/8-bit bus mode.

| RS | R/W | Operation |  |
| :---: | :---: | :--- | :--- |
| L | L | Instruction Write operation (MPU writes Instruction code <br> into IR) |  |
| L | H | Read Busy Flag(DB7) and address counter (DB0 ~ DB6) |  |
| H | L | Data Write operation (MPU writes data into DR) |  |
| $H$ | H | Data Read operation (MPU reads data from DR) |  |

Table 1. Various kinds of operations according to RS and R/W bits.

## I2C interface

It just only could write Data or Instruction to ST7032 by the IIC Interface.
It could not read Data or Instruction from ST7032 (except Acknowledge signal).
SCL: serial clock input
SDA: serial data input

## Slaver address could only set to 0111110, no other slaver address could be set

The I2C interface send RAM data and executes the commands sent via the I2C Interface. It could send data bit to the RAM.

The I2C Interface is two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

## BIT TRANSFER

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse because changes in the data line at this time will be interpreted as a control signal. Bit transfer is illustrated in Fig. 1.
line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated in Fig.2.

## SYSTEM CONFIGURATION

The system configuration is illustrated in Fig. 3.

- Transmitter: the device, which sends the data to the bus
- Master: the device, which initiates a transfer, generates clock signals and terminates a transfer
- Slave: the device addressed by a master
- Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message
- Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted
- Synchronization: procedure to synchronize the clock signals of two or more devices.


## ACKNOWLEDGE

## Acknowledge is not Busy Flag in I2C interface.

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. A master receiver must also generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition. Acknowledgement on the I2C Interface is illustrated in Fig. 4.



Figure 2. Definition of START and STOP conditions


Figure 3. System configuration

## I2C Interface protocol

The ST7032 supports command, data write addressed slaves on the bus.
Before any data is transmitted on the I2C Interface, the device, which should respond, is addressed first. Only one 7-bit slave addresses (0111110) is reserved for the ST7032. The R/W is assigned to 0 for Write only.
The I2C Interface protocol is illustrated in Fig.5.
The sequence is initiated with a START condition (S) from the I2C Interface master, which is followed by the slave address.
All slaves with the corresponding address acknowledge in parallel, all the others will ignore the I2C Interface transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves.
A command word consists of a control byte, which defines Co and RS, plus a data byte. The last control byte is tagged with a cleared most significant bit (i.e. the continuation bit Co). After a control byte with a cleared Co bit, only data bytes will follow. The state of the RS bit defines whether the data byte is interpreted as a command or as RAM data. All addressed slaves on the bus also acknowledge the control and data bytes. After the last control byte, depending on the RS bit setting; either a series of display data bytes or command data bytes may follow. If the RS bit is set to logic 1 , these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is automatically updated and the data is directed to the intended ST7032i device. If the RS bit of the last control byte is set to logic 0 , these command bytes will be decoded and the setting of the device will be changed according to the received commands. Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the I2C INTERFACE-bus master issues a STOP condition (P).


Figure 5. 2-line Interface protocol

| Co | 0 | Last control byte to be sent. Only a stream of data bytes is allowed to follow. <br> This stream may only be terminated by a STOP condition. |
| :---: | :---: | :--- |
|  | 1 | Another control byte will follow the data byte unless a STOP condition is received. |

During write operation, two 8-bit registers are used. One is data register (DR), the other is instruction register
(IR).
The data register (DR) is used as temporary data storage place for being written into DDRAM/CGRAM/ICON

RAM, target RAM is selected by RAM address setting instruction. Each internal operation, writing into RAM, is
done automatically. So to speak, after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM/ICON RAM automatically.
The Instruction register (IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data.

To select register, use RS input in I2C interface.

| RS | R/W | Operation |
| :---: | :---: | :--- |
| L | L | Instruction Write operation (MPU writes Instruction code <br> into IR) |
| H | L | Data Write operation (MPU writes data into DR) |

## Table 2. Various kinds of operations according to RS and R/W bits.

## Busy Flag (BF)

When $\mathrm{BF}=$ "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when RS = Low and R/W = High (Read Instruction Operation), through DB7 port. Before executing the next instruction, be sure that BF is not High.

## Address Counter (AC)

Address Counter (AC) stores DDRAM/CGRAM/ICON RAM address, transferred from IR.
After writing into (reading from) DDRAM/CGRAM/ICON RAM, AC is automatically increased (decreased) by 1 .
When RS = "Low" and R/W = "High", AC can be read through DB0 ~ DB6 ports.

## Display Data RAM (DDRAM)

Display data RAM (DDRAM) stores display data represented in 8-bit character codes. Its extended capacity is 80
$x 8$ bits, or 80 characters. The area in display data RAM (DDRAM) that is not used for display can be used as
general data RAM. See Figure 7 for the relationships between DDRAM addresses and positions on the liquid
crystal display.
The DDRAM address (ADD ) is set in the address counter (AC) as hexadecimal.

## Ø 1-line display ( $\mathrm{N}=0$ ) (Figure 8)

When there are fewer than 80 display characters, the display begins at the head position. For example, if using only the ST7032, 16 characters are displayed. See Figure 8.

When the display shift operation is performed, the DDRAM address shifts. See Figure 9.


Figure 7. DDRAM Address

| Display Position (digit) |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 | 3 | 4 | 5 | 6 |  | 78 | 79 | 80 |
| DDRAM Address | 00 | 01 | 02 | 03 | 04 | 05 | ..... | 4D | 4E | 4F |

Figure 8. 1-Line Display


Figure 9. 1-Line by 16-Character Display Example

## $\varnothing$ 2-line display ( $\mathrm{N}=1$ ) (Figure 10)

Case 1: When the number of display characters is less than 402 lines, the two lines are displayed from the head. Note that the first line end address and the second line start address are not consecutive. See Fiaure 10.

| Display Position | 1 | 2 | 3 | 4 | 5 | 6 |  | 38 | 39 | 40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDRAM Address (hexadecimal) | 00 | 01 | 02 | 03 | 04 | 05 |  | 25 | 26 | 27 |
|  | 40 | 41 | 42 | 43 | 44 | 45 | ........ | 65 | 66 | 67 |

Figure 10. 2-Line Display

Case 2: For a 16-character 2-line display See Figure 11.
When display shift operation is performed, the DDRAM address shifts. See Figure 11.

| Display Position | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |  | 13 | 14 | 15 | 16 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | OB | OC | OD | OE | OF |
| dress | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4 F |
| Shift | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | 0A | OB | OC | OD | OE | OF | 10 |
|  | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E | 4 F | 50 |
| For Shift | 27 | 00 | 01 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | 0B | OC | OD | OE |
| Right | 67 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 4A | 4B | 4C | 4D | 4E |

Figure 11. 2-Line by 16-Character Display Example

## Character Generator ROM (CGROM)

The character generator ROM generates $5 \times 8$ dot character patterns from 8 -bit character codes. It can generate 240/250/248/256 $5 \times 8$ dot character patterns (select by OPR1/2 ITO pin). User-defined character patterns are also available by mask-programmed ROM.

## Character Generator RAM (CGRAM)

In the character generator RAM, the user can rewrite character patterns by program. For $5 \times 8$ dots, eight character patterns can be written.

Write into DDRAM the character codes at the addresses shown as the left column of Table 3 to show the character patterns stored in CGRAM.

See Table 4 for the relationship between CGRAM addresses and data and display patterns. Areas that are not used for display can be used as general data RAM.

## ICON RAM

In the ICON RAM, the user can rewrite icon pattern by program.
There are totally $\mathbf{8 0}$ dots for icon can be written.
See Table 5 for the relationship between ICON RAM address and data and the display patterns.

## Timing Generation Circuit

The timing generation circuit generates timing signals for the operation of internal circuits such as DDRAM, CGROM and CGRAM. RAM read timing for display and internal operation timing by MPU access are generated separately to avoid interfering with each other. Therefore, when writing data to DDRAM, for example, there will be no undesirable interference, such as flickering, in areas other than the display area.(In I2C interface the reading function is invalid.)

## LCD Driver Circuit

LCD Driver circuit has 17 common and 80 segment signals for LCD driving. Data from CGRAM/CGROM/ICON is transferred to 80 bit segment latch serially, and then it is stored to 80 bit shift latch. When each common is selected by 17 bit common register, segment data also output through segment driver from 80 bit segment latch.

## Cursor/Blink Control Circuit

It can generate the cursor or blink in the cursor/blink control circuit. The cursor or the blink appears in the digit at the display data RAM address set in the address counter.

Table 3. Correspondence between Character Codes and Character Patterns
ST7032-0D (ITO option OPR1=0, OPR2=0)

|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 㐫 |  | C | a | ] P | - |  | = | 5 | $\pm$ |  | - | 5 | 7 |  |  |
|  | T | ! | 1 | F |  | 0 | $=$ | 4 | 0 | * | m | F | 7 | + | $4 i$ |  |
|  | E | ! | - |  |  | - |  |  | $\pm$ | - |  |  |  |  |  |  |
|  |  |  | 2 |  |  | . | - |  | = |  |  |  |  | . | - |  |
| 0011 | - | 4 | 3 |  | - | 8 | - | $=$ | $\pm$ | \% | 1 | 7 | , | F |  |  |
|  | $\Gamma$ | * | . |  |  | 1 | 0 | . | = | 8 | . | I | 1 | . 1 | 4 |  |
|  |  | = |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  | $\triangle$ | A |  |  | $=1$ | - | = | $\cdots$ | = | - | * | 4 |  |  |  |  |
| 10 | E | 8 | 6 |  | , | J | I | - | - | \% | \% | 17 |  |  |  | 4 |
| 011 | A | * | 7 |  | 51 | 1 | = | w | $=$ | 4 | F | + | \% | 8 |  | X |
| 1000 | - | ¢ | S |  |  | ® | $\bigcirc$ | ¢ | $\pm$ | 9 | 1 | 7 | 4 | 4. | * | - |
|  | TI | ) | 9 |  | 1 | 7 | 1 | = | = | - | $\%$ | T 7 |  | 11 |  |  |
|  | Г | * | \% |  | 17 | z | 1 |  | $\pm$ | I | T | - |  |  | - | , |
|  | 7 | + |  |  |  | - | $\checkmark$ | \% | 7 | - |  | \% |  |  |  |  |
|  |  |  |  |  |  |  | 4 | * | 1. | H | $\pi$ | . |  |  |  |  |
| 1100 | $\Phi$ | , | ¢ |  | - | \% | 1. |  | 2 | $\cdots$ |  | 3 |  | 7 | 8 |  |
|  | 1 |  | = | 1 | 1 | 1 | $\square$ | ? | 2 | ¢ |  | Z |  | - | - |  |
|  | 0 |  |  |  |  |  | 0 | $\geqslant$ | $\pm$ | 9 | - | T |  | T | 2 |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 8 |  |


| Character Code (DDRAM Data) |  |  |  |  |  |  |  | CGRAM Address |  |  |  |  |  | Character Patterns (CGRAM Data) |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 | b5 | b4 | b3 | b2 | b1 | b0 | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 0 | 1 | 0 |  |  |  | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | - | - | - | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 0 | 0 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 0 | 1 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 0 |  |  |  | 0 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 1 |  |  |  | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 0 | 0 |  |  |  | 1 | 1 | 1 | 1 | 0 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 0 | 0 | 0 | 1 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 0 | 1 | 0 |  |  |  | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 0 |  | 0 | 0 | 1 | - | 0 | 1 | 0 | 1 | 1 |  | - |  | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 |  | 0 |  | 0 | 0 | 1 |  |  |  | 1 | 0 | 0 |  | - |  | 1 | 0 | 1 | 0 | 0 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 0 | 1 |  |  |  | 1 | 0 | 0 | 1 | 0 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 1 | 0 |  |  |  | 1 | 0 | 0 | 0 | 1 |
|  |  |  |  |  | 0 | 0 | 1 |  |  |  | 1 | 1 | 1 |  |  |  | 0 | 0 | 0 | 0 | 0 |

Table 4. Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character patterns (CGRAM Data)

Notes:

1. Character code bits 0 to 2 correspond to CGRAM address bits 3 to 5 ( 3 bits: 8 types).
2. CGRAM address bits 0 to 2 designate the character pattern line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line data, corresponding to the cursor display position, at 0 as the cursor display. If the 8 th line data is 1,1 bit will light up the 8th line regardless of the cursor presence.
3. Character pattern row positions correspond to CGRAM data bits 0 to 4 (bit 4 being at the left).
4. As shown Table 4, CGRAM character patterns are selected when character code bits 4 to 7 are all 0 . However, since character code bit 3 has no effect, the R display example above can be selected by either character code 00 H or 08 H .
5. " 1 " for CGRAM data corresponds to display selection and " 0 " to non-selection,"-" Indicates no effect.
6. Different OPR1/2 ITO option can select different CGRAM size.

When SHLS=1, ICON RAM map refer below table

| ICON address | ICON RAM bits |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 00H | - | - | - | S1 | S2 | S3 | S4 | S5 |
| 01H | - | - | - | S6 | S7 | S8 | S9 | S10 |
| 02H | - | - | - | S11 | S12 | S13 | S14 | S15 |
| 03H | - | - | - | S16 | S17 | S18 | S19 | S20 |
| 04H | - | - | - | S21 | S22 | S23 | S24 | S25 |
| 05H | - | - | - | S26 | S27 | S28 | S29 | S30 |
| 06H | - | - | - | S31 | S32 | S33 | S34 | S35 |
| 07H | - | - | - | S36 | S37 | S38 | S39 | S40 |
| 08H | - | - | - | S41 | S42 | S43 | S44 | S45 |
| 09H | - | - | - | S46 | S47 | S48 | S49 | S50 |
| 0AH | - | - | - | S51 | S52 | S53 | S54 | S55 |
| 0BH | - | - | - | S56 | S57 | S58 | S59 | S60 |
| 0 CH | - | - | - | S61 | S62 | S63 | S64 | S65 |
| 0DH | - | - | - | S66 | S67 | S68 | S69 | S70 |
| OEH | - | - | - | S71 | S72 | S73 | S74 | S75 |
| 0FH | - | - | - | S76 | S77 | S78 | S79 | S80 |

When SHLS=0, ICON RAM map refer below table

| ICON address |  |  | ICON RAM bits |  |  |  |  | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 |  |
| 00 H | - | - | - | S80 | S79 | S78 | S77 | S76 |
| 01H | - | - | - | S75 | S74 | S73 | S72 | S71 |
| 02H | - | - | - | S70 | S69 | S68 | S67 | S66 |
| 03H | - | - | - | S65 | S64 | S63 | S62 | S61 |
| 04H | - | - | - | S60 | S59 | S58 | S57 | S56 |
| 05H | - | - | - | S55 | S54 | S53 | S52 | S51 |
| 06H | - | - | - | S50 | S49 | S48 | S47 | S46 |
| 07H | - | - | - | S45 | S44 | S43 | S42 | S41 |
| 08H | - | - | - | S40 | S39 | S38 | S37 | S36 |
| 09H | - | - | - | S35 | S34 | S33 | S32 | S31 |
| 0AH | - | - | - | S30 | S29 | S28 | S27 | S26 |
| 0BH | - | - | - | S25 | S24 | S23 | S22 | S21 |
| 0 CH | - | - | - | S20 | S19 | S18 | S17 | S16 |
| 0DH | - | - | - | S15 | S14 | S13 | S12 | S11 |
| OEH | - | - | - | S10 | S9 | S8 | S7 | S6 |
| 0FH | - | - | - | S5 | S4 | S3 | S2 | S1 |

Table 5. ICON RAM map
When ICON RAM data is filled the corresponding position displayed is described as the following table.

## Instructions

There are four categories of instructions that:
Designate ST7032 functions, such as display format, data length, etc.
Set internal RAM addresses
Perform data transfer with internal RAM
Others

## instruction table at "Normal mode"

$\varnothing$ instruction table at "Extension mode"
(when "EXT" option pin connect to VSS, the instruction set follow below table)

| Instruction | Instruction Code |  |  |  |  |  |  |  |  |  | Description | Instruction Execution Time |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RS | R/W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  | $\begin{aligned} & \mathrm{OSC}= \\ & 380 \mathrm{KHz} \end{aligned}$ | $\begin{aligned} & \mathrm{OSC}= \\ & 540 \mathrm{kHz} \end{aligned}$ | $\begin{aligned} & \mathrm{OSC}= \\ & 700 \mathrm{KHz} \end{aligned}$ |
| Clear Display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Write " $20 \mathrm{H}^{\prime}$ to DDRAM. and set DDRAM address to " $00 \mathrm{H}^{\prime}$ from AC | $\begin{gathered} 1.08 \\ \mathrm{~ms} \end{gathered}$ | $\begin{gathered} 0.76 \\ \mathrm{~ms} \end{gathered}$ | 0.59 ms |
| Return Home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\times$ | Set DDRAM address to " $00 \mathrm{H}^{\prime}$ from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed. | $\begin{gathered} 1.08 \\ \mathrm{~ms} \end{gathered}$ | $\begin{gathered} 0.76 \\ \mathrm{~ms} \end{gathered}$ | 0.59 ms |
| Entry Mode Set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | U/D | S | Sets cursor move direction and specifies display shift. These operations are performed during data write and read. | 26.3 us | 18.5 us | 14.3 us |
| Display ON/OFF | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | c | B | $\begin{aligned} & D=1 \text { :entire display on } \\ & C=1 \text { :cursor on } \\ & B=1 \text { :cursor position on } \end{aligned}$ | 26.3 us | 18.5 us | 14.3 us |
| Function Set | 0 | 0 | 0 | 0 | 1 | DL | N | DH | *0 | IS | DL: interface data is $8 / 4$ bits N: number of line is $2 / 1$ DH: double height font IS: instruction table select | 26.3 us | 18.5 us | 14.3 us |
| Set DDRAM address | 0 | 0 | 1 | ACB | AC5 | AC4 | AC3 | AC2 | AC1 | ACO | Set DDRAM address in address counter | 26.3 us | 18.5 us | 14.3 us |
| Read Busy flag and address | 0 | 1 | BF | ACB | AC5 | AC4 | AC3 | AC2 | AC1 | ACO | Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read. | 0 | 0 | 0 |
| Write data to RAM | 1 | 0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Write data into internal RAM (DDRAM/CGRAM/ICONRAM) | 26.3 us | 18.5 us | 14.3 us |
| Read data from RAM | 1 | 1 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | DO | Read data from internal RAM ((DDRAM/CGRAM/ICONRAM) | 26.3 us | 18.5 us | 14.3 us |

Note *: this bit is for test command, and must always set to "0"

| Instruction table $0(1 \mathrm{~S}=0)$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cursor or Display Shift | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | x | x | S/C and R/L: <br> Set cursor moving and display shift control bit, and the direction, without changing DDRAM data. | 26.3 us | 18.5 us | 14.3 us |
| Set CGRAM | 0 | 0 | 0 | 1 | AC5 | AC4 | AC3 | AC2 | AC1 | ACO | Set CGRAM address in address counter | 26.3 us | 18.5 us | 14.3 us |


| Instruction table 1(IS=1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Internal OSC frequency | 0 | 0 | 0 | 0 | 0 | 1 | BS | F2 | F1 | FO | $\begin{aligned} & \mathrm{BS}=1: 1 / 4 \text { bias } \\ & \mathrm{BS}=0: 1 / 5 \text { bias } \\ & \mathrm{F} 2 \sim 0 \text { adjust internal } O S C \\ & \text { frequency for } F R \text { frequency. } \end{aligned}$ | 26.3 us | 18.5 us | 14.3 us |
| Set ICON address | 0 | 0 | 0 | 1 | 0 | 0 | AC3 | AC2 | AC1 | ACO | Set ICON address in address counter. | 26.3 us | 18.5 us | 14.3 us |
| Power/ICON control/Contr ast set | 0 | 0 | 0 | 1 | 0 | 1 | Ion | Bon | C5 | C4 | Ion: ICON display on/off Bon: set booster circuit on/off C5,C4: Contrast set for internal follower mode. | 26.3 us | 18.5 us | 14.3 us |
| Follower control | 0 | 0 | 0 | 1 | 1 | 0 | Fon | $\left\lvert\, \begin{gathered} \text { Rab } \\ 2 \end{gathered}\right.$ | $\begin{array}{\|c} R a b \\ 1 \end{array}$ | $\left\|\begin{array}{c} \mathrm{Rab} \\ 0 \end{array}\right\|$ | Fon: set follower circuit on/off Rab2~0: select follower amplified ratio. | 26.3 us | 18.5 us | 14.3 us |
| Contrast set | 0 | 0 | 0 | 1 | 1 | 1 | C3 | C2 | C1 | CO | Contrast set for internal follower mode. | 26.3 us | 18.5 us | 14.3 us |

## 7.Instruction Description

- Clear Display


Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to " OOH " into AC (address counter). Return cursor to the original status, namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").

- Return Home
RS R/W

| 0 | 0 |
| :--- | :--- | | 0 | 0 | 0 | 0 | 0 | 0 | 1 | x |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM do not change.

- Entry Mode Set


Set the moving direction of cursor and display.
$\varnothing$ I/D : Increment / decrement of DDRAM address (cursor or blink)
When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.
When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

* CGRAM operates the same as DDRAM, when read from or write to CGRAM.


## $\varnothing$ S: Shift of entire display

When DDRAM read (CGRAM read/write) operation or $S=$ "Low", shift of entire display is not performed. If
$S=$ "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D = "1": shift left, I/D = "0" : shift right).

| S | I/D | Description |
| :---: | :---: | :--- |
| H | H | Shift the display to the left |
| $H$ | L | Shift the display to the right |

- Display ON/OFF
RS $\mathrm{R} / \mathrm{W}$

| 0 | 0 |
| :---: | :---: |$\quad$| DB7 | DB6 DB5 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Control display/cursor/blink ON/OFF 1 bit register.
Ø D : Display ON/OFF control bit
When $D=$ "High", entire display is turned on.
When $\mathrm{D}=$ "Low", display is turned off, but display data is remained in DDRAM.

## Ø C : Cursor ON/OFF control bit

When C = "High", cursor is turned on.
When $\mathrm{C}=$ "Low", cursor is disappeared in current display, but I/D register remains its data.

## Ø B : Cursor Blink ON/OFF control bit

When $B=$ "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position.
When $B=$ "Low", blink is off.


- Cursor or Display Shift



## Ø SIC: Screen/Cursor select bit

When $S / C=$ "High", Screen is controlled by R/L bit.
When $\mathrm{S} / \mathrm{C}=$ "Low", Cursor is controlled by R/L bit.

## $\varnothing$ R/L: Right/Left

When R/L="High", set direction to right.
When $R / L=" L o w "$, set direction to left.
Without writing or reading of display data, shift right/left cursor position or display. This instruction is used to correct or search display data. During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1 st line. Note that display shift is performed simultaneously in all the line. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.

| S/C | R/L | Description | AC Value |
| :---: | :---: | :--- | :--- |
| L | L | Shift cursor to the left | AC=AC-1 |
| L | H | Shift cursor to the right | AC=AC+1 |
| H | L | Shift display to the left. Cursor follows the display shift | AC=AC |
| H | H | Shift display to the right. Cursor follows the display shift | AC=AC |

- Function Set

$\varnothing$ DL : Interface data length control bit
When DL = "High", it means 8-bit bus mode with MPU.
When DL = "Low", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select 8-bit or 4-bit bus mode.
When in 4-bit bus mode, it needs to transfer 4-bit data by two times.


## Ø N : Display line number control bit

When N = "High", 2-line display mode is set.
When $\mathrm{N}=$ "Low", it means 1-line display mode.

## Ø DH : Double height font type control bit

When DH = " High " and $N=$ "Low", display font is selected to double height mode( $5 \times 16$ dot),RAM address can only use $00 \mathrm{H} \sim 27 \mathrm{H}$.
When $\mathrm{DH}=$ "High" and $\mathrm{N}=$ "High", it is forbidden.
When $\mathrm{DH}=$ " Low ", display font is normal ( $5 \times 8$ dot).

| N | DH | EXT option pin connect to high |  | EXT option pin connect to low |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Display Lines | Character Font | Display Lines | Character Font |
| L | L | 1 | $5 \times 8$ | 1 | $5 \times 8$ |
| L | H | 1 | $5 \times 8$ | 1 | $5 \times 16$ |
| H | L | 2 | $5 \times 8$ | 2 | $5 \times 8$ |
| H | H | 2 | $5 \times 8$ | Forbidden |  |

## Ø IS : normal/extension instruction select

When IS=" High", extension instruction be selected (refer extension instruction table)
When IS=" Low", normal instruction be selected (refer normal instruction table)

- Set CGRAM Address


Set CGRAM address to AC.
This instruction makes CGRAM data available from MPU.

- Set DDRAM Address

RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0


Set DDRAM address to AC.
This instruction makes DDRAM data available from MPU.
When 1-line display mode $(\mathrm{N}=0)$, DDRAM address is from " 00 H " to "4FH".
In 2-line display mode ( $\mathrm{N}=1$ ), DDRAM address in the 1st line is from " 00 H " to " 27 H ", and DDRAM address in the 2nd line is from " 40 H " to " 67 H ".

- Read Busy Flag and Address


When BF = "High", indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted.

The address Counter (AC) stores DDRAM/CGRAM addresses, transferred from IR.
After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1.

- Write Data to CGRAM,DDRAM or ICON RAM



## Write binary 8-bit data to CGRAM, DDRAM or ICON RAM

The selection of RAM from DDRAM, CGRAM or ICON RAM, is set by the previous address set instruction
: DDRAM address set, CGRAM address set, ICON RAM address set. RAM set instruction can also determine the AC direction to RAM.

After write operation, the address is automatically increased/decreased by 1 , according to the entry mode.

- Read Data from CGRAM,DDRAM or ICON RAM


Read binary 8-bit data from DDRAM/CGRAM/ICON RAM
The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data.

## ※ Read data must be "set address" before this instruction.

- Bias selection/Internal OSC frequency adjust
RS R/W

| 0 | 0 |
| :---: | :---: |$\quad$| 0 | 0 | 0 | 1 | BS | F2 | F1 | F0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## $\varnothing$ BS: bias selection

When BS="High", the bias will be $1 / 4$
When BS="Low", the bias will be $1 / 5$
BS will be invalid when external bias resistors are used (OPF1=1, OPF2=1)
$\varnothing$ F2,F1,F0 : Internal OSC frequency adjust
When CLS connect to high, that instruction can adjust OSC and Frame frequency.

| Internal frequency adjust |  | Frame frequency (Hz ) <br> (2 line mode) |  |  |
| :---: | :---: | :---: | :---: | :---: |
| F2 | F1 | F0 | VDD $=3.0 \mathrm{~V}$ | VDD $=5.0 \mathrm{~V}$ |
| 0 | 0 | 0 | 122 | 120 |
| 0 | 0 | 1 | 131 | 133 |
| 0 | 1 | 0 | 144 | 149 |
| 0 | 1 | 1 | 161 | 167 |
| 1 | 0 | 0 | 183 | 192 |
| 1 | 0 | 1 | 221 | 227 |
| 1 | 1 | 0 | 274 | 277 |
| 1 | 1 | 1 | 347 | 347 |



- Set ICON RAM address


Set ICON RAM address to AC.
This instruction makes ICON data available from MPU.
When IS=1 at Extension mode,
The ICON RAM address is from " 00 H " to " 0 FH ".

- Power/ICON control/Contrast set(high byte)

$\varnothing$ lon: set ICON display on/off
When Ion = "High", ICON display on.
When Ion = "Low", ICON display off.


## $\varnothing$ Bon: switch booster circuit

Bon can only be set when internal follower is used (OPF1=0, OPF2=0).
When Bon = "High", booster circuit is turn on.
When Bon = "Low", booster circuit is turn off.

## $\varnothing$ C5,C4 : Contrast set(high byte)

$C 5, C 4, C 3, C 2, C 1, C 0$ can only be set when internal follower is used (OPF1 $=0, O P F 2=0$ ). They can more precisely adjust the input reference voltage of V 0 generator. The details please refer to the supply voltage for LCD driver.

- Follower control

$\varnothing$ Fon: switch follower circuit
Fon can only be set when internal follower is used (OPF1=0,OPF2=0).
When Fon = "High", internal follower circuit is turn on.
When Fon = "Low", internal follower circuit is turn off.


## Ø Rab2,Rab1,Rab0 : V0 generator amplified ratio

Rab2,Rab1,Rab0 can only be set when internal follower is used (OPF1=0,OPF2=0). They can adjust the amplified ratio of V0 generator. The details please refer to the supply voltage for LCD driver.

- Contrast set(low byte)



## $\varnothing$ C3,C2,C1,C0:Contrast set(low byte)

C5,C4,C3,C2,C1,C0 can only be set when internal follower is used (OPF1=0,OPF2=0).They can more precisely adjust the input reference voltage of V 0 generator. The details please refer to the supply voltage for LCD driver.

## 8. Optical Characteristics

| Item | Symbol | Condition | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Niew Angle | $(\mathrm{V}) \theta$ | $\mathrm{CR} \geqq 2$ | 20 | - | 40 | deg |
|  | $(\mathrm{H}) \varphi$ | $\mathrm{CR} \geqq 2$ | -30 | - | 30 | deg |
| Contrast Ratio | CR | - | - | 3 | - | - |
| Response Time | T rise | - | - | 250 | 400 | ms |
|  | T fall | - | - | 100 | 250 | ms |

## Definition of Operation Voltage, Vop.

## Definition of Response Time, Tr and Tf.




## Conditions:

Operating Voltage : Vop
Frame Frequency: 64 HZ

Viewing Angle $(\theta, \varphi): 0^{\circ}, \quad 0^{\circ}$
Driving Waveform: 1/N duty, 1/a bias

Definition of viewing angle ( $C R \geqq 2$ )


## 9. Absolute Maximum Ratings

| Item | Symbol | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Operating Temperature | $\mathrm{T}_{\mathrm{OP}}$ | -20 | - | +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\mathrm{ST}}$ | -30 | - | +80 | ${ }^{\circ} \mathrm{C}$ |
| Supply voltage for Logic | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 | - | 6.0 | V |
| LCD Driver Voltage | $\mathrm{V}_{\mathrm{LCD}}$ | $7.0-\mathrm{V}_{\mathrm{SS}}$ |  | $-0.3+\mathrm{V}_{\mathrm{SS}}$ | V |

## 10. Electrical Characteristics

| Item | Symbol | Condition | Min | Typ | Max | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage For <br> Logic | $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{SS}}$ |  | - | 3 | 3.3 | 5 <br> $(\mathrm{bon=1}$ <br> $\mathrm{max}=3.5 \mathrm{~V})$ |
| Supply Voltage For LCD | V |  |  |  |  |  |
|  |  |  | $\mathrm{V}_{\mathrm{LCD}}$ | $\mathrm{Ta}=-20^{\circ} \mathrm{C}$ <br> $\mathrm{Ta}=25^{\circ} \mathrm{C}$ <br> $\mathrm{Ta}=70^{\circ} \mathrm{C}$ | - | - |
|  |  | - | - | - | V |  |
| Input High Volt. | $\mathrm{V}_{\mathrm{IH}}$ | - | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Input Low Volt. | $\mathrm{V}_{\mathrm{IL}}$ | - | - | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Output High Volt. | $\mathrm{V}_{\mathrm{OH}}$ | - | $0.8 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}$ | V |
| Output Low Volt. | $\mathrm{V}_{\mathrm{OL}}$ | - | - | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| Supply Current(No <br> include LED Backlight) | $\mathrm{I}_{\mathrm{DD}}$ | - | - | 0.19 |  | VA |

## 11. Backlight Information

## Specification

| PARAMETER | SYMBOL | MIN | TYP | MAX | UNIT | TEST CONDITION |
| :--- | :--- | :---: | :---: | :---: | :--- | :--- |
| Supply Current | ILED | 28.8 | 32 | 50 | mA | V=3.5V |
| Supply VoItage | V | 3.4 | 3.5 | 3.6 | V |  |
| Reverse Voltage | VR | - | - | 5 | V | - |
| Luminous <br> Intensity <br> (Without LCD | IV | 422.4 | 528.0 | - | CD/M ${ }^{2}$ | ILED=32mA |
| LED Life Time | - | - | 50000 | - | Hr. | ILED $\leqq 32 \mathrm{~mA}$ |
| Color |  |  |  |  |  |  |

Note: The LED of B/L is drive by current only ; driving voltage is only for reference To make driving current in safety area (waste current between minimum and maximum).
Note1 :50K hours is only an estimate for reference.

LED BIL Drive Method
Drive from A , K
R
A
B/L
K

## 12. Reliability

Content of Reliability Test (wide temperature, $-20^{\circ} \mathrm{C} \sim 70^{\circ} \mathrm{C}$ )

| Environmental Test |  |  |  |
| :---: | :---: | :---: | :---: |
| Test Item | Content of Test | Condition | Note |
| High Temperature storage | Endurance test applying the high storage temperature for a long time. | $\begin{aligned} & 80^{\circ} \mathrm{C} \\ & 200 \mathrm{hrs} \end{aligned}$ | 2 |
| Low Temperature storage | Endurance test applying the high storage temperature for a long time. | $\begin{aligned} & -30^{\circ} \mathrm{C} \\ & 200 \mathrm{hrs} \end{aligned}$ | 1,2 |
| High Temperature Operation | Endurance test applying the electric stress (Voltage \& Current) and the thermal stress to the element for a long time. | $\begin{aligned} & 70^{\circ} \mathrm{C} \\ & 200 \mathrm{hrs} \end{aligned}$ | - |
| Low Temperature Operation | Endurance test applying the electric stress under low temperature for a long time. | $\begin{aligned} & -20^{\circ} \mathrm{C} \\ & 200 \mathrm{hrs} \end{aligned}$ | 1 |
| High Temperature/ Humidity Operation | The module should be allowed to stand at $60^{\circ} \mathrm{C}, 90 \% \mathrm{RH}$ max For 96 hrs under no-load condition excluding the polarizer, Then taking it out and drying it at normal temperature. | $60^{\circ} \mathrm{C}, 90 \% \mathrm{RH}$ <br> 96hrs | 1,2 |
| Thermal shock resistance | The sample should be allowed stand the following 10 cycles of operation | $-20^{\circ} \mathrm{C} / 70^{\circ} \mathrm{C}$ <br> 10 cycles | - |
| Vibration test | Endurance test applying the vibration during transportation and using. | fixed <br> amplitude: <br> 15 mm <br> Vibration. <br> Frequency: $10 ~ 55 \mathrm{~Hz} .$ <br> One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes | 3 |
| Static electricity test | Endurance test applying the electric stress to the terminal. | $\begin{aligned} & \mathrm{VS}=800 \mathrm{~V}, \mathrm{RS}= \\ & 1.5 \mathrm{k} \Omega \\ & \mathrm{CS}=100 \mathrm{pF} \\ & 1 \text { time } \end{aligned}$ | - |

Note1: No dew condensation to be observed.
Note2: The function test shall be conducted after 4 hours storage at the normal temperature and humidity after remove from the test chamber.

Note3: Vibration test will be conducted to the product itself without putting it in a container.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for midas manufacturer:
Other Similar products are found below :
MCT070LA12W1024600LML MCOT128064BY-WM MCOB21609AV-EWP MC42004A6W-SPTLY MC22008B6W-SPR MCT035G12W320240LML MC11605A6WR-SPTLY-V2 MC21605H6W-BNMLW-V2 MCOT048064A1V-YI

MCT101E0CW1280800LMLIPS MCT104A0W1024768LML MCT070Z0W800480LML MCT0144C6W128128PML MCIB-16-LVDS-
CABLE MC41605A6W-FPTLA-V2 MCOT128064UA1V-WM MCT101E0TW1280800LMLIPS MCT150B0W1024768LML
MCT050HDMI-A-RTP MCT050HDMI-A-CTP MCT070Z0TW1W800480LML MCT050ACA0CW800480LML MC42008A6W-SPTLY MC42005A12W-VNMLY MC42005A12W-VNMLG MCT052A6W480128LML MC21605A6WK-BNMLW-V2 MCOT256064A1A-BM MCOT22005A1V-EYM MC20805A12W-VNMLG MC21605B6WD-BNMLW-V2 MC22405A6WK-BNMLW-V2 MC41605A6WK-FPTLW-V2 MCT101HDMI-A-RTP MCT024L6W240320PML MCCOG21605D6W-FPTLWI MC21605A6WD-SPTLY-V2 MC22005A6WK-BNMLW-V2 MC24005AA6W9-BNMLW-V2 MC42004A6WK-SPTLY-V2 MC11609A6W-SPTLY-V2 MCOT064048A1V-YM MCOT128064BY-BM MCCOG128064B12W-FPTLRGB MC11609A6W-SPR-V2 MC21605H6WK-BNMLW-V2 MCOT128064E1V-BM MCT070HDMI-B-RTP MDT5000C MCCOG42005A6W-BNMLWI

