


Specification				
Part Number:				
Version:				
Date:				
Revision				
No.	Date	Description	Item	Page
				

REVISION RECORD

REV.	REVISION DESCRIPTION	REV. DATE	REMARK

MIDAS

design • manufacture • supply

CONTENTS

ITEM	PAGE
1. SCOPE	4
2. WARRANTY	4
3. FEATURES	4
4. MECHANICAL DATA	5
5. MAXIMUM RATINGS	6
6. ELECTRICAL CHARACTERISTICS	7
6.1 D.C ELECTRICAL CHARACTERISTICS	
6.2 ELECTRO-OPTICAL CHARACTERISTICS	
7. INTERFACE	9
7.1 FUNCTION BLOCK DIAGRAM	
7.2 PANEL LAYOUT DIAGRAM	
7.3 PIN ASSIGNMENTS	
7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP	
7.5 INTERFACE TIMING CHART	
8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT	15
8.1 POWER ON / OFF SEQUENCE	
8.2 APPLICATION CIRCUIT	
8.3 COMMAND TABLE	
9. RELIABILITY TEST CONDITIONS	17
10. EXTERNAL DIMENSION	18
10.1 MODULE ASSEMBLY DRAWING	
10.2 FOOTPRINT DRAWING	

1. SCOPE

The purpose of this specification is to define the general provisions and quality requirements that apply to the supply of display cells manufactured by Tãæ. This document, together with the Module Assembly Drawing, is the highest-level specification for this product. It describes the product, identifies supporting documents and contains specifications.

2. WARRANTY

Tãæ warrants that the products delivered pursuant to this specification (or order) will conform to the agreed specifications for twelve (12) months from the shipping date ("Warranty Period"). Tãæ is obligated to repair or replace the products which are found to be defective or inconsistent with the specifications during the Warranty Period without charge, on condition that the products are stored or used as the conditions specified in the specifications. Nevertheless, Tãæ is not obligated to repair or replace the products without charge if the defects or inconsistency are caused by the force majeure or the reckless behaviors of the customer. After the Warranty Period, all repairs or replacements of the products are subject to charge.

3. FEATURES

- Small molecular organic light emitting diode.
- Color : White
- Panel resolution : 128*128
- Driver IC : SSD1327
- Excellent Quick response time : 10µs
- Extremely thin thickness for best mechanism design : 1.41 mm
- High contrast : 10000:1
- Wide viewing angle : Free
- Strong environmental resistance.
- 8-bit 6800-series Parallel Interface, 8-bit 8080-series Parallel Interface, Serial Peripheral Interface, I₂C Interface.
- Wide range of operating temperature : -40 to 80°C
- Anti-glare polarizer.

4. MECHANICAL DATA

NO	ITEM	SPECIFICATION	UNIT
1	Dot Matrix	128 x 128	dot
2	Dot Size	0.19 (W) x 0.19 (H)	mm ²
3	Dot Pitch	0.21 (W) x 0.21 (H)	mm ²
4	Aperture Rate	82	%
5	Active Area	26.86 (W) x 26.86 (H)	mm ²
6	Panel Size	33.8 (W) x 36.5 (H)	mm ²
7*	Panel Thickness	1.22 ± 0.1	mm
8	Module Size	33.8 (W) x 43.7 (H) x 1.41 (T)	mm ³
9	Diagonal A/A size	1.5	inch
10	Module Weight	3.48 ± 10%	gram

* Panel thickness includes substrate glass, cover glass and UV glue thickness.

MIDAS

design • manufacture • supply

5. MAXIMUM RATINGS

ITEM	MIN	MAX	UNIT	Condition	Remark
Supply Voltage (V_{Cl})	-0.3	4	V	$T_a = 25^{\circ}\text{C}$	IC maximum rating
Supply Voltage (V_{cc})	8	19	V	$T_a = 25^{\circ}\text{C}$	IC maximum rating
Operating Temp.	-40	70	$^{\circ}\text{C}$		
Storage Temp	-40	85	$^{\circ}\text{C}$		
Humidity		85	%		
Life Time (20K)(typ)			Hrs	100 cd/m ² , 50% checkerboard	Note (1)
Life Time (25K)(typ)			Hrs	90 cd/m ² , 50% checkerboard	Note (2)
Life Time (30K)(typ)			Hrs	80 cd/m ² , 50% checkerboard	Note (3)

Note:

(A) Under $V_{cc} = 15\text{V}$, $T_a = 25^{\circ}\text{C}$, 50% RH.

(B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 100 cd/m² :

- Contrast setting : 0x9b
- Frame rate : 105Hz
- Duty setting : 1/128

(2) Setting of 90 cd/m² :

- Contrast setting : 0x77
- Frame rate : 105Hz
- Duty setting : 1/128

(3) Setting of 80 cd/m² :

- Contrast setting : 0x60
- Frame rate : 105Hz
- Duty setting : 1/128

6. ELECTRICAL CHARACTERISTICS

6.1 D.C ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETERS	TEST CONDITION	MIN	TYP	MAX	UNIT
V_{CC}	Driver power supply (for OLED panel)	-	14.5	15	15.5	V
V_{CI}	Low voltage power supply	-	2.6	-	3.5	V
V_{OH}	High logic output level	$I_{out}=100\ \mu A$,	$0.9 \cdot V_{CI}$	-	V_{CI}	V
V_{OL}	Low logic output level	$I_{out}=100\ \mu A$,	0	-	$0.1 \cdot V_{CI}$	V
V_{IH}	High logic input level	$I_{out}=100\ \mu A$,	$0.8 \cdot V_{CI}$	-	V_{CI}	V
V_{IL}	Low logic input level	$I_{out}=100\ \mu A$,	0	-	$0.2 \cdot V_{CI}$	V
I_{CC}	V_{CC} Supply Current	$V_{CI} = 3.5V$, $V_{CC} = 18V$, Display ON, No panel attached, contrast = FF	External $V_{DD}= 2.5V$	600	750	uA
			Internal $V_{DD}= 2.5V$	600	750	
I_{CI}	V_{CI} Supply Current	$V_{CI} = 3.5V$, $V_{CC} = 18V$, Display ON, No panel attached, contrast = FF	External $V_{DD}= 2.5V$	35	50	uA
			Internal $V_{DD}= 2.5V$	95	120	
I_{SEG}	Segment output current Setting $V_{CC}=18V$, $I_{REF}=10\ \mu A$	Contrast=FF	-	300	370	uA
		Contrast=AF	-	206	-	uA
		Contrast=7F	-	150	-	uA
		Contrast=3F	-	75	-	uA
		Contrast=1F	-	37.5	-	uA

6.2 ELECTRO-OPTICAL CHARACTERISTICS

PANEL ELECTRICAL SPECIFICATIONS

PARAMETER	MIN	TYP.	MAX	UNITS	COMMENTS
Normal mode current consumption	-	32	34	mA	All pixels on
Standby mode current consumption	-	3	4	mA	Standby mode 10% pixels on
Normal mode power consumption	-	480	510	mW	All pixels on
Standby mode power consumption	-	45	60	mW	Standby mode 10% pixels on
Pixel Luminance	70	90		cd/m ²	Display Average
Standby Luminance		20		cd/m ²	
CIE _x (White)	0.24	0.28	0.32		CIE1931
CIE _y (White)	0.28	0.32	0.36		CIE1931
Dark Room Contrast	10000:1				
Viewing Angle		Free		degree	
Response Time		10		μs	

Normal mode condition :


- Driving Voltage : 15V
- Contrast setting : 0x77
- Frame rate : 105Hz
- Duty setting : 1/128

Standby mode condition :


- Driving Voltage : 15V
- Contrast setting : 0x14
- Frame rate : 105Hz
- Duty setting : 1/128

7. INTERFACE

7.1 FUNCTION BLOCK DIAGRAM



7.2 PANEL LAYOUT DIAGRAM



7.3 PIN ASSIGNMENTS

PIN NAME	PIN NO	DESCRIPTION
VSS	1	Ground.
VCC	2	Power supply for analog circuit.
VCOMH	3	Com Voltage Output. A capacitor should be connected between this pin and V _{SS} .
GPIO	4	General I/O port.
VCI	5	Power supply for logic circuit.
VDD	6	A capacitor should be connected between this pin and V _{SS} .
BS1	7	MCU bus interface selection pins.
BS2	8	MCU bus interface selection pins.
VSS	9	Ground.
IREF	10	Reference current input pin. A resistor should be connected between this pin and V _{SS} .
CS#	11	Chip select input.
RES#	12	Reset signal input. When it's low, initialization of SSD1327 is executed.
D/C	13	Data/ Command control. Pull high for write/read display data. Pull low for write command or read status.
WR#	14	MCU interface input. Data write operation is initiated when it's pull low.
RD#	15	MCU interface input. Data read operation is initiated when it's pull low.
D0	16	Data bus(for parallel interface)
D1	17	
D2	18	
D3	19	
D4	20	
D5	21	
D6	22	
D7	23	
VCC	24	Power supply for analog circuit.
VSS	25	Ground.

7.4 GRAPHIC DISPLAY DATA RAM ADDRESS MAP

The GDDRAM is a bit mapped static RAM holding the bit pattern to be displayed. The size of the RAM is 128x128x4 bits. For mechanical flexibility, re-mapping on both Segment and Common outputs can be selected by software. The GDDRAM address maps below tables show some examples on using the command “Set Re-map” A0h to re-map the GDDRAM. In the following tables, the lower nibble and higher nibble of D0, D1, D2 ... D8189, D8190, D8191 represent the 128x128 data bytes in the GDDRAM.

The GDDRAM map under the following condition:

Command “Set Re-map” A0h is set to:

Disable Column Address Re-map (A[0]=0)

Disable Nibble Re-map (A[1]=0)

Enable Horizontal Address Increment (A[2]=0)

Disable COM Re-map (A[4]=0)

Display Start Line=00h

Data byte sequence: D0, D1, D2 ... D8191

GDDRAM address map 1

		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127	
		00		01			3E		3F		
COM Outputs	Row Address (HEX)	D0[3:0]	D0[7:4]	D1[3:0]	D1[7:4]		D62[3:0]	D62[7:4]	D63[3:0]	D63[7:4]	SEG Outputs Column Address (HEX)
COM0	00										
COM1	01	D64[3:0]	D64[7:4]	D65[3:0]	D65[7:4]		D126[3:0]	D126[7:4]	D127[3:0]	D127[7:4]	
I	I										
COM126	7E	D8064[3:0]	D8064[7:4]	D8065[3:0]	D8065[7:4]		D8126[3:0]	D8126[7:4]	D8127[3:0]	D8127[7:4]	
COM127	7F	D8128[3:0]	D8128[7:4]	D8129[3:0]	D8129[7:4]		D8190[3:0]	D8190[7:4]	D8191[3:0]	D8191[7:4]	

Nibble re-map A[1]=0

The GDDRAM map under the following condition:

Command "Set Re-map" A0h is set to:

Disable Column Address Re-map (A[0]=0)

Disable Nibble Re-map (A[1]=0)

Enable Vertical Address Increment (A[2]=1)

Disable COM Re-map (A[4]=0)

Display Start Line=00h

Data byte sequence: D0, D1, D2 ... D8191

GDDRAM address map 2

		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127	SEG Outputs Column Address (HEX)
		00		01			3E		3F		
COM0	00	D0[3:0]	D0[7:4]	D128[3:0]	D128[7:4]		D7936[3:0]	D7936[7:4]	D8064[3:0]	D8064[7:4]	
COM1	01	D1[3:0]	D1[7:4]	D129[3:0]	D129[7:4]		D7937[3:0]	D7937[7:4]	D8065[3:0]	D8065[7:4]	
I	I										
COM126	7E	D126[3:0]	D126[7:4]	D254[3:0]	D254[7:4]		D8062[3:0]	D8062[7:4]	D8190[3:0]	D8190[7:4]	
COM127	7F	D127[3:0]	D127[7:4]	D255[3:0]	D255[7:4]		D8063[3:0]	D8063[7:4]	D8191[3:0]	D8191[7:4]	

COM Outputs (Display Startline=0) Row Address (HEX) Nibble re-map A[1]=0

The GDDRAM map under the following condition:

Command "Set Re-map" A0h is set to:

Enable Column Address Re-map (A[0]=1)

Enable Nibble Re-map (A[1]=1)

Enable Horizontal Address Increment (A[2]=0)

Disable COM Re-map (A[4]=0)

Display Start Line=00h

Data byte sequence: D0, D1, D2 ... D8191


GDDRAM address map 3

		SEG0	SEG1	SEG2	SEG3		SEG124	SEG125	SEG126	SEG127	SEG Outputs Column Address (HEX)
		3F		3E			01		00		
COM0	00	D63[7:4]	D63[3:0]	D62[7:4]	D62[3:0]		D1[7:4]	D1[3:0]	D0[7:4]	D0[3:0]	
COM1	01	D127[7:4]	D127[3:0]	D126[7:4]	D126[3:0]		D65[7:4]	D65[3:0]	D64[7:4]	D64[3:0]	
I	I										
COM126	7E	D8127[7:4]	D8127[3:0]	D8126[7:4]	D8126[3:0]		D8062[7:4]	D8062[3:0]	D8064[7:4]	D8064[3:0]	
COM127	7F	D8191[7:4]	D8191[3:0]	D8190[7:4]	D8190[3:0]		D8129[7:4]	D8129[3:0]	D8128[7:4]	D8128[3:0]	

COM Outputs (Display Startline=0) Row Address (HEX) Nibble re-map A[1]=1


The example in which the display start line register is set to 10h with the following condition:

- Command "Set Re-map" A0h is set to:
 - Disable Column Address Re-map (A[0]=0)
 - Disable Nibble Re-map (A[1]=0)
 - Enable Horizontal Address Increment (A[2]=0)
 - Enable COM Re-map (A[4]=1)
- Display Start Line=78h (corresponds to COM119)
- Data byte sequence: D0, D1, D2 ... D8191



The GDDRAM map under the following condition:

- Command "Set Re-map" A0h is set to:
 - Disable Column Address Re-map (A[0]=0)
 - Disable Nibble Re-map (A[1]=0)
 - Enable Horizontal Address Increment (A[2]=0)
 - Disable COM Re-map (A[4]=0)
- Display Start Line=00h
- Column Start Address=01h
- Column End Address=3Eh
- Row Start Address=01h
- Row End Address=7Eh
- Data byte sequence: D0, D1, D2 ... D7811




7.5 INTERFACE TIMING CHART

8080-Series MCU Parallel Interface Timing Characteristics

($V_{DD} - V_{SS} = 2.4$ to $2.6V$, $V_{CI} = 3.3V$, $T_A = 25^\circ C$)

Symbol	Parameter	Min	Typ	Max	Unit
t_{cycle}	Clock Cycle Time	300	-	-	ns
t_{AS}	Address Setup Time	10	-	-	ns
t_{AH}	Address Hold Time	0	-	-	ns
t_{DSW}	Write Data Setup Time	40	-	-	ns
t_{DHW}	Write Data Hold Time	7	-	-	ns
t_{DHR}	Read Data Hold Time	20	-	-	ns
t_{OH}	Output Disable Time	-	-	70	ns
t_{ACC}	Access Time	-	-	140	ns
t_{PWLRL}	Read Low Time	150	-	-	ns
t_{PWLW}	Write Low Time	60	-	-	ns
t_{PWHRL}	Read High Time	60	-	-	ns
t_{PWHW}	Write High Time	60	-	-	ns
t_r	Rise Time	-	-	15	ns
t_f	Fall Time	-	-	15	ns
t_{CS}	Chip select setup time	0	-	-	ns
t_{CSH}	Chip select hold time to read signal	0	-	-	ns
t_{CSF}	Chip select hold time	20	-	-	ns




8. POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT

8.1 POWER ON / OFF SEQUENCE


Power ON sequence:

1. Power ON V_{CI} .
2. After V_{CI} becomes stable, set wait time at least 1ms (t_0) for internal V_{DD} become stable. Then set RES# pin LOW (logic low) for at least 100us (t_1)⁽⁴⁾ and then HIGH (logic high).
3. After set RES# pin LOW (logic low), wait for at least 100us (t_2). Then Power ON V_{CC} .⁽¹⁾
4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 200ms(t_{AF}).



Power OFF sequence:


1. Send command AEh for display OFF.
2. Power OFF V_{CC} .^{(1), (2), (3)}
3. Wait for t_{OFF} . Power OFF V_{CI} . (where Minimum $t_{OFF}=80ms$ ⁽⁵⁾, Typical $t_{OFF}=100ms$)



Note:

- (1) Since an ESD protection circuit is connected between V_{CI} and V_{CC} , V_{CC} becomes lower than V_{CI} whenever V_{CI} is ON and V_{CC} is OFF as shown in the dotted line of V_{CC} in above figures.
- (2) V_{CC} should be kept disable when it is OFF.
- (3) Power pins (V_{CI} , V_{CC}) can never be pulled to ground under any circumstance.
- (4) The register values are reset after t_1 .
- (5) V_{CI} should not be Power OFF before V_{CC} Power OFF

8.2 APPLICATION CIRCUIT



Component:

C1, C2: 4.7uF/35V(Tantalum type) or VISHAY (572D475X0025A2T)

C3, C4: 1uF/16V(0603)

R1: 1M ohm (0603) 1%

This circuit is for 8080 8bits interface.

8.3 COMMAND TABLE

Refer to IC Spec.: SSD1327 manufacture • supply

9. RELIABILITY TEST CONDITIONS

No.	Items	Specification	Quantity
1	High temp. (Non-operation)	85°C, 240hrs	5
2	High temp. (Operation)	70°C, 120hrs	5
3	Low temp. (Operation)	-40°C, 120hrs	5
4	High temp. / High humidity (Operation)	65°C, 90%RH, 120hrs	5
5	Thermal shock (Non-operation)	-40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 100 cycles	5
6	Vibration	Frequency : 5~50HZ, 0.5G Scan rate : 1 oct/min Time : 2 hrs/axis Test axis : X, Y, Z	1 Carton
7	Drop	Height: 120cm Sequence : 1 angle · 3 edges and 6 faces Cycles: 1	1 Carton
8	ESD (Non-operation)	Air discharge model, ±8kV, 10 times	5


Test and measurement conditions

1. All measurements shall not be started until the specimens attain to temperature stability.
2. All-pixels-on is used as operation test pattern.
3. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

1. The function test is OK.
2. No observable defects.
3. Luminance: > 50% of initial value.
4. Current consumption: within \pm 50% of initial value.


10.1 MODULE ASSEMBLY DRAWING



General Tolerance	
Length (mm)	Tolerance(mm)
0 ~ 8	±0.1
8 ~ 25	±0.2
25 ~ 50	±0.3

CONFIDENTIAL		Scale	Unit
		2.5:1	mm
M.E.	E.E.	Module	Spec.

10.2 FOOTPRINT DRAWING



MIDAS

design • manufacture • supply

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [midas](#) manufacturer:

Other Similar products are found below :

[MCT070LA12W1024600LML](#) [MCOT128064BY-WM](#) [MCOB21609AV-EWP](#) [MC42004A6W-SPTLY](#) [MC22008B6W-SPR](#)

[MCT035G12W320240LML](#) [MC11605A6WR-SPTLY-V2](#) [MC21605H6W-BNMLW-V2](#) [MCOT048064A1V-YI](#)

[MCT101E0CW1280800LMLIPS](#) [MCT104A0W1024768LML](#) [MCT070Z0W800480LML](#) [MCT0144C6W128128PML](#) [MCIB-16-LVDS-](#)

[CABLE](#) [MC41605A6W-FPTLA-V2](#) [MCOT128064UA1V-WM](#) [MCT101E0TW1280800LMLIPS](#) [MCT150B0W1024768LML](#)

[MCT050HDMI-A-RTP](#) [MCT050HDMI-A-CTP](#) [MCT070Z0TW1W800480LML](#) [MCT050ACA0CW800480LML](#) [MC42008A6W-SPTLY](#)

[MC42005A12W-VNMLY](#) [MC42005A12W-VNMLG](#) [MCT052A6W480128LML](#) [MC21605A6WK-BNMLW-V2](#) [MCOT256064A1A-BM](#)

[MCOT22005A1V-EYM](#) [MC20805A12W-VNMLG](#) [MC21605B6WD-BNMLW-V2](#) [MC22405A6WK-BNMLW-V2](#) [MC41605A6WK-](#)

[FPTLW-V2](#) [MCT101HDMI-A-RTP](#) [MCT024L6W240320PML](#) [MCCOG21605D6W-FPTLWI](#) [MC21605A6WD-SPTLY-V2](#)

[MC22005A6WK-BNMLW-V2](#) [MC24005AA6W9-BNMLW-V2](#) [MC42004A6WK-SPTLY-V2](#) [MC11609A6W-SPTLY-V2](#)

[MCOT064048A1V-YM](#) [MCOT128064BY-BM](#) [MCCOG128064B12W-FPTLRGB](#) [MC11609A6W-SPR-V2](#) [MC21605H6WK-BNMLW-V2](#)

[MCOT128064E1V-BM](#) [MCT070HDMI-B-RTP](#) [MDT5000C](#) [MCCOG42005A6W-BNMLWI](#)