



Midas Displays OLED Part Number System

MCO **B** **21605** **A** ***** **V** **-** **E** **W** **I** *****
1 **2** **3** **4** **5** **6** **7** **8** **9** **10**

- | | | | |
|----|---|------------------------------|--|
| 1 | = | MCO: | Midas Displays OLED |
| 2 | = | Blank: | B: COB (Chip on Board) T: TAB (Taped Automated Bonding) |
| 3 | = | No of dots: | (e.g. 240064 = 240 x 64 dots) (e.g. 21605 = 2 x 16 5mm C.H.) |
| 4 | = | Series | A to Z |
| 5 | = | Series Variant: | A to Z and 1 to 9 – see addendum |
| 6 | = | Operating Temp Range: | B: -40+70° C V: -40+80° C Y: -40 +70° C Z: -30+70° C |
| 7 | = | Character Set: | Blank: Not Applicable
E: Multi European Font Set (English/Japanese – Western European (K) – Cyrillic (R)) |
| 8 | = | Colour: | Y: Yellow W: White B: Blue R: Red G: Green RGB: Full Colour |
| 9 | = | Interface: | P: Parallel I: I ² C S: SPI M: Multi |
| 10 | = | Voltage Variant: | e.g. 3 = 3v |

Contents

Contents	00
1. Basic Specifications	1~5
1.1 Display Specifications	1
1.2 Mechanical Specifications	1
1.3 Active Area & Pixel Construction	1
1.4 Mechanical Drawing	2
1.5 Pin Definition	3
1.6 Block Diagram	5
2. Absolute Maximum Ratings	6
3. Electrical Characteristics	7~11
3.1 DC Characteristics	7
3.2 AC Characteristics	8
3.2.1 68XX-Series MPU Parallel Interface Timing Characteristics	8
3.2.2 80XX-Series MPU Parallel Interface Timing Characteristics	9
3.2.3 Serial Interface Timing Characteristics	10
3.3 Optics & Electrical Characteristics	11
3.4 General Electrical Specification	11
4. Functional Specification	12~14
4.1 Commands	12
4.2 Power down and Power up Sequence	12
4.2.1 Power up Sequence	12
4.2.2 Power down Sequence	12
4.3 Reset Circuit	12
4.4 Actual Application Example	13
5. Reliability	15
5.1 Contents of Reliability Tests	15
5.2 Lifetime	15
5.3 Failure Check Standard	15
6. Outgoing Quality Control Specifications	16~19
6.1 Environment Required	16
6.2 Sampling Plan	16
6.3 Criteria & Acceptable Quality Level	16
6.3.1 Cosmetic Check (Display Off) in Non-Active Area	16
6.3.2 Cosmetic Check (Display Off) in Active Area	18
6.3.3 Pattern Check (Display On) in Active Area	19
7. Package Specifications	20

8. Precautions When Using These OEL Display Modules.....	21~23
8.1 Handling Precautions	21
8.2 Storage Precautions.....	22
8.3 Designing Precautions	22
8.4 Precautions when disposing of the OEL display modules.....	23
8.5 Other Precautions.....	23
9. Appendixes	24
9.1 Software Initial Setting	24



1. Basic Specifications



1.1 Display Specifications

- 1) Display Mode: Passive Matrix
- 2) Display Color: 65,536 Colors (Maximum)
- 3) Drive Duty: 1/64 Duty


1.2 Mechanical Specifications

- 1) Outline Drawing: According to the annexed outline drawing number
- 2) Number of Pixels: 96 (RGB) × 64
- 3) Panel Size: 25.70 × 22.20 × 1.50 (mm)
- 4) Active Area: 20.14 × 13.42 (mm)
- 5) Pixel Pitch: 0.07 × 0.21 (mm)
- 6) Pixel Size: 0.05 × 0.19 (mm)
- 7) Weight: 1.8 (g)


1.3 Active Area & Pixel Construction





Display Pattern
Scale (5:1)



Pin	Symbol
1	NC
2	VSS
3	VDD
4	VD/DIO
5	BS1
6	BS2
7	IREF
8	CS#
9	RES#
10	D/C#
11	R/W#
12	E
13	D0
14	D1
15	D2
16	D3
17	D4
18	D5
19	D6
20	D7
21	VCOMH
22	VCC
23	N.C.



Display Pattern Scale (5:1)



Notes:

1. Driver IC: SSD1331Z
2. Die Size: 13067um x 1547um
3. FPC Number: UT-0231-P01
4. Interface: 8-bit 68XX/80XX Parallel, 4-wire SPI
5. The film terminal use "Au Plating"
6. General Tolerance: ±0.30
7. The total thickness (1.35 Max) is without Polarizer & Remove Tape. The actual assembled total thickness with above materials should be 1.70 Max.

Drawing Number		Rev.	
DTP9664SDGF23		A	
Material			
Soda Lime / Polyimide			
Title	Checked	Ray Tso	PM
☐	Jerry Wang		Cherry Lin
By	20060502	20060502	20060502
Kirin Zhuang	20060502	20060502	20060502
Sheet	Scale	Sheet	Size
1 of 1	1:1	1 of 1	A3

1.5 Pin Definition

Pin Number	Symbol	Type	Function
<i>Power Supply Pins</i>			
2	VSS	P	Ground of OEL System This is a ground pin. It also acts as a reference for the logic pins, the OEL driving voltages, and the analog circuits. It must be connected to external ground.
3	VDD	P	Power Supply Pins for Core V_{DD} This is a voltage supply pin. It must be connected to external source.
4	VDDIO	P	Power Supply for Interface Logic Level It should be match with the MCU interface voltage level. VDDIO must always be equal or lower than V _{DD} .
22	VCC	P	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It should be supplied externally.
<i>MPU Interface Pins</i>			
8	CS#	I	Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low.
9	RES#	I	Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed.
10	D/C#	I	Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D0~D7 is treated as display data. When the pin is pulled low, the input at D0~D7 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams.
11	R/W# (WR#)	I	Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low.
12	E (RD#)	I	Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low.
13~20	D0~D7	I/O	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK.


1.5 Pin Definition (Continued)

Pin Number	Symbol	I/O	Function												
<i>System Control Pins</i>															
5 6	BS1 BS2	I	<p>Communicating Protocol Select These pins are MCU interface selection input. See the following table:</p> <table border="1"> <thead> <tr> <th></th> <th>68XX-parallel</th> <th>80XX-parallel</th> <th>Serial</th> </tr> </thead> <tbody> <tr> <td>BS1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>BS2</td> <td>1</td> <td>1</td> <td>0</td> </tr> </tbody> </table>		68XX-parallel	80XX-parallel	Serial	BS1	0	1	0	BS2	1	1	0
	68XX-parallel	80XX-parallel	Serial												
BS1	0	1	0												
BS2	1	1	0												
7	IREF	I	<p>Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and V_{SS}. Set the current at 10uA.</p>												
21	VCOMH	O	<p>Voltage Output High Level for COM Signal The COM signal deselected voltage level. A tantalum capacitor should be connected between this pin and V_{SS}.</p>												
<i>Reserved Pins</i>															
1, 23	NC	-	<p>Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins.</p>												



The logo for MIDAS DISPLAYS features the word "MIDAS" in a large, bold, yellow, serif font, with "DISPLAYS" in a smaller, yellow, sans-serif font below it. The text is set against a light blue background with a subtle, wavy, grid-like pattern.

1.6 Block Diagram



MCU Interface Selection: BS1 and BS2

Pins connected to MCU interface: D7~D0, E/RD#, R/W#, CS#, D/C#, and RES#

C1, C3, C5: 10 μ F

C2, C4, C6: 0.1 μ F

C7: 4.7 μ F/20V Tantalum CAP

R1: 1.2M Ω , R1 = (Voltage at IREF – VSS) / IREF

2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage	V _{DD}	-0.3	4	V	1, 2
Driver Supply Voltage	V _{CC}	0	15	V	1, 2
V _{CC} Supply Current	I _{CC}	-	25	mA	1, 2
Operating Temperature	T _{OP}	-30	70	°C	-
Storage Temperature	T _{STG}	-40	80	°C	-

Note 1: All the above voltages are on the basis of “GND = 0V”.

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. “Electrical Characteristics”. If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.



3. Electrical Characteristics

3.1 DC Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage	V_{DD}		2.4	2.8	3.5	V
Supply Voltage for I/O Pins	V_{DDIO}		1.6	2.8	3.5	V
Driver Supply Voltage	V_{CC}		-	14.0	-	V
High Level Input	V_{IH}	$I_{out} = 100\mu A, 3.3MHz$	$0.8 \times V_{DDIO}$	-	V_{DDIO}	V
Low Level Input	V_{IL}	$I_{out} = 100\mu A, 3.3MHz$	0	-	$0.2 \times V_{DDIO}$	V
High Level Output	V_{OH}	$I_{out} = 100\mu A, 3.3MHz$	$0.9 \times V_{DDIO}$	-	V_{DDIO}	V
Low Level Output	V_{OL}	$I_{out} = 100\mu A, 3.3MHz$	0	-	$0.1 \times V_{DDIO}$	V




3.2 AC Characteristics

3.2.1 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time (write cycle)	130	-	ns
PW_{CSL}	Control Pulse Low Width (write cycle)	60	-	ns
PW_{CSH}	Control Pulse High Width (write cycle)	60	-	ns
t_{cycle}	Clock Cycle Time (read cycle)	200	-	ns
PW_{CSL}	Control Pulse Low Width (read cycle)	100	-	ns
PW_{CSH}	Control Pulse High Width (read cycle)	100	-	ns
t_{AS}	Address Setup Time	0	-	ns
t_{AH}	Address Hold Time	10	-	ns
t_{DSW}	Data Setup Time	40	-	ns
t_{DHW}	Data Hold Time	10	-	ns
t_{ACC}	Access Time	-	140	ns
t_{OH}	Output Disable Time	-	70	ns
t_{R}	Rise Time	-	15	ns
t_{F}	Fall Time	-	15	ns


* ($V_{\text{DD}} - V_{\text{SS}} = 2.4\text{V to } 3.5\text{V}$, $V_{\text{DDIO}} = 2.4\text{V to } V_{\text{DD}}$, $T_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}$)



3.2.2 80XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	130	-	ns
t_{AS}	Address Setup Time	0	-	ns
t_{AH}	Address Hold Time	10	-	ns
t_{DSW}	Write Data Setup Time	40	-	ns
t_{DHW}	Write Data Hold Time	10	-	ns
t_{DHR}	Read Data Hold Time	20	-	ns
t_{OH}	Output Disable Time	-	70	ns
t_{ACC}	Access Time	-	140	ns
PW_{CSL}	Chip Select Low Pulse Width (Read)	120	-	ns
	Chip Select Low Pulse Width (Write)	60	-	ns
PW_{CSH}	Chip Select High Pulse Width (Read)	60	-	ns
	Chip Select High Pulse Width (Write)	60	-	ns
t_{R}	Rise Time	-	15	ns
t_{F}	Fall Time	-	15	ns


* ($V_{\text{DD}} - V_{\text{SS}} = 2.4\text{V to } 3.5\text{V}$, $V_{\text{DDIO}} = 2.4\text{V to } V_{\text{DD}}$, $T_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}$)



3.2.3 Serial Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
t_{cycle}	Clock Cycle Time	150	-	ns
t_{AS}	Address Setup Time	40	-	ns
t_{AH}	Address Hold Time	40	-	ns
t_{CSS}	Chip Select Setup Time	75	-	ns
t_{CSH}	Chip Select Hold Time	60	-	ns
t_{DSW}	Write Data Setup Time	40	-	ns
t_{DHW}	Write Data Hold Time	40	-	ns
t_{CLKL}	Clock Low Time	75	-	ns
t_{CLKH}	Clock High Time	75	-	ns
t_{R}	Rise Time	-	15	ns
t_{F}	Fall Time	-	15	ns

* ($V_{\text{DD}} - V_{\text{SS}} = 2.4\text{V to } 3.5\text{V}$, $V_{\text{DDIO}} = 2.4\text{V to } V_{\text{DD}}$, $T_{\text{A}} = -40 \text{ to } +85^{\circ}\text{C}$)



3.3 Optics & Electrical Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Brightness (White)	L_{br}	With Polarizer (Note 3)	80	100	-	cd/m ²
C.I.E. (White)	(x) (y)	With Polarizer	0.26 0.30	0.30 0.33	0.34 0.36	
C.I.E. (Red)	(x) (y)	With Polarizer	0.57 0.30	0.61 0.34	0.65 0.38	
C.I.E. (Green)	(x) (y)	With Polarizer	0.26 0.58	0.30 0.62	0.34 0.66	
C.I.E. (Blue)	(x) (y)	With Polarizer	0.10 0.14	0.14 0.18	0.18 0.22	
Dark Room Contrast	CR		-	>1000:1	-	
View Angle			>160	-	-	degree

* Optical measurement taken at $V_{DD} = 2.8V$, $V_{CC} = 14V$, and software configuration follows Sec. 9.1 “Software Initial Setting”.

3.4 General Electrical Specification

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage	V_{DD}		2.4	2.8	3.5	V
Supply Voltage for I/O Pins	V_{DDIO}		1.6	2.8	3.5	V
Driver Supply Voltage	V_{CC}	Note 3	-	14.0	-	V
Operating Current for V_{DD}	I_{DD}	Note 4	-	0.2	0.6	mA
		Note 5	-	0.2	0.6	mA
Operating Current for V_{CC}	I_{CC}	Note 4	-	8	11	mA
		Note 5	-	13.5	18	mA
Sleep Mode Current for V_{DD}	$I_{DD, SLEEP}$		-	1	2	μA
Sleep Mode Current for V_{CC}	$I_{CC, SLEEP}$		-	<2	2	μA

Note 3: Brightness (L_{br}) and Driver Supply Voltage (V_{CC}) are subject to the change of the panel characteristics and the customer’s request.

Note 4: $V_{DD} = 2.8V$, $V_{CC} = 14V$, Software Initial Setting follow Chapter 9.1 “Software Initial Setting”, 50% Display Area Turn on.

Note 5: $V_{DD} = 2.8V$, $V_{CC} = 14V$, Software Initial Setting follow Chapter 9.1 “Software Initial Setting”, 100% Display Area Turn on.

4. Functional Specification

4.1. Commands


Refer to the Technical Manual for the SSD1331

4.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.


4.2.1 Power up Sequence:

1. Power up V_{DD} & V_{DDIO}
2. Send Display off command
3. **Driver IC initial setting**
4. Clear Screen
5. Power up V_{CC}
6. Delay 100ms
(when V_{DD} & V_{DDIO} is stable)
7. Send Display on command



4.2.2 Power down Sequence:

1. Send Display off command
2. Power down V_{CC}
3. Delay 100ms
(when V_{CC} is reach 0 and panel is completely discharges)
4. Power down V_{DD} & V_{DDIO}



4.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:

1. Display is OFF
2. 64 MUX Display Mode
3. Display start line is set at display RAM address 0
4. Display offset set to 0
5. Normal segment and display data column address and row address mapping (SEG0 mapped to address 00H and COM0 mapped to address 00H)
6. Column address counter is set at 0
7. Master contrast control register is set at 0FH
8. Individual contrast control registers of color A, B, and C are set at 80H
9. Shift register data clear in serial interface
10. Normal display mode (Equivalent to A4 command)

4.4 Actual Application Example

Command usage and explanation of an actual example

<Initialization Setting>

Set Display On/Off (1010111X)

10101110 => 0xAE (Display Off)

Set Display Mode (101001XX)

10100100 => 0xA4 (Normal Display Mode)

Set Display Clock Divide Ratio / Oscillator Frequency

(10110011 with XXXXXXXX)

Set Display Offset

(10100010 with XXXXXXXX)

Set Multiplex Ratio

(11001000 with XXXXXXXX)

Set Master Configuration

(10101101 with 1000111X)

10001110 => 0x8E (External VCC Supply Selected)

Set Display Start Line

(10100001 with XXXXXXXX)

Set Segment Re-map & Data Format

(10100000 with XXXXXXXX)

Set Master Current Control

(10000111 with ****XXXX)

Set Contrast Control for Color "A"

(10000001 with XXXXXXXX)

Set Contrast Control for Color "B"

(10000010 with XXXXXXXX)

Set Contrast Control for Color "C"

(10000011 with XXXXXXXX)

Set Pre-charge Level

(10111011 with **XXXXXX)

Set Second Pre-charge Speed of Color A

(10001010 with XXXXXXXX)

Set Second Pre-charge Speed of Color B

(10001011 with XXXXXXXX)

Set Second Pre-charge Speed of Color C

(10001100 with XXXXXXXX)

Set VCOMH

(10111110 with 00XXXXX0)

Set Phase 1 & 2 Period Adjustment

(10110001 with XXXXXXXX)

Set Power Saving Mode
(10110000 with 000XXXXX)

Set Display On/Off (1010111X)
10101111 => 0xAF (Display On)

<Display Boundary Setting>

Set Column Address
(00010101 with XXXXXXXX for Start & XXXXXXXX for End)

Set Row Address
(01110101 with XXXXXXXX for Start & XXXXXXXX for End)

If the noise is accidentally occurred at the displaying window during the operation,
please reset the display in order to recover the display function.



5. Reliability

5.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	70°C, 240 hrs	The operational functions work.
Low Temperature Operation	-30°C, 240 hrs	
High Temperature Storage	80°C, 240 hrs	
Low Temperature Storage	-40°C, 240 hrs	
High Temperature/Humidity Operation	60°C, 90% RH, 120 hrs	
Thermal Shock	-40°C ⇔ 85°C, 24 cycles 1 hr dwell	

* The samples used for the above tests do not include polarizer.

* No moisture condensation is observed during tests.

5.2 Lifetime

End of lifetime is specified as 50% of initial brightness.

Lifetime 55cd/m², 30,000hours(TYP) Note6.

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

5.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

6. Outgoing Quality Control Specifications

6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature:	$23 \pm 5^{\circ}\text{C}$
Humidity:	$55 \pm 15\% \text{RH}$
Fluorescent Lamp:	30W
Distance between the Panel & Lamp:	$\geq 50 \text{ cm}$
Distance between the Panel & Eyes of the Inspector:	$\geq 30 \text{ cm}$
Finger glove (or finger cover) must be worn by the inspector.	
Inspection table or jig must be anti-electrostatic.	


6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E




6.3 Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

6.3.1 Cosmetic Check (Display Off) in Non-Active Area

Check Item	Classification	Criteria
Panel General Chipping	Minor	<p>$X > 6 \text{ mm}$ (Along with Edge) $Y > 1 \text{ mm}$ (Perpendicular to edge)</p> 

6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	<p>Any crack is not allowable.</p> 
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Terminal Lead Probe Mark	Acceptable	Ok
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any



6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.







Check Item	Classification	Criteria
Any Dirt & Scratch on Protective Film	Acceptable	Ignore for Any
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \leq 0.1$ Ignore
		$W > 0.1, L \leq 2$ $n \leq 1$ $L > 2$ $n = 0$
Dirt, Spot-Shape Defect (On Polarizer)	Minor	$\Phi \leq 0.1$ Ignore
		$0.1 < \Phi \leq 0.25$ $n \leq 1$ $0.25 < \Phi$ $n = 0$
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	$\Phi \leq 0.5$ → Ignore if no Influence on Display
		$0.5 < \Phi$ $n = 0$
Fingerprint, Flow Mark (On Polarizer)	Minor	Not allowable

* Protective film should not be tear off when cosmetic check.




** Definition of W & L & Φ (Unit: mm): $\Phi = (a + b) / 2$



6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
No Display	Major	Not allowable
Bright Line	Major	
Missed Line	Major	
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-Uniform (Luminance Variation within a Display)	Major	


7. Package Specifications



8. Precautions When Using These OEL Display Modules

8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such as dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalentNever try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.
Also, pay attention that the following liquid and solvent may spoil the polarizer:
 - * Water
 - * Ketone
 - * Aromatic Solvents
- 6) **Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module.** And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the LSI chips and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handling OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when

- exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
 - 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

8.2 Storage Precautions

- 1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps, etc. and, also, avoiding high temperature and high humidity environments or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from OKUDA DISPLAYS) At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1331
* Connection (contact) to any other potential than the above may lead to rupture of the IC.

8.4 Precautions when disposing of the OEL display modules


- 1) Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

8.5 Other Precautions

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the COF
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

9. Appendixes

9.1 Software Initial Setting



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [midas](#) manufacturer:

Other Similar products are found below :

[MCT070LA12W1024600LML](#) [MCOT128064BY-WM](#) [MCOB21609AV-EWP](#) [MC42004A6W-SPTLY](#) [MC22008B6W-SPR](#)
[MCT035G12W320240LML](#) [MC11605A6WR-SPTLY-V2](#) [MC21605H6W-BNMLW-V2](#) [MCOT048064A1V-YI](#)
[MCT101E0CW1280800LMLIPS](#) [MCT104A0W1024768LML](#) [MCT070Z0W800480LML](#) [MCT0144C6W128128PML](#) [MCIB-16-LVDS-CABLE](#) [MC41605A6W-FPTLA-V2](#) [MCOT128064UA1V-WM](#) [MCT101E0TW1280800LMLIPS](#) [MCT150B0W1024768LML](#)
[MCT050HDMI-A-RTP](#) [MCT050HDMI-A-CTP](#) [MCT070Z0TW1W800480LML](#) [MCT050ACA0CW800480LML](#) [MC42008A6W-SPTLY](#)
[MC42005A12W-VNMLY](#) [MC42005A12W-VNMLG](#) [MCT052A6W480128LML](#) [MC21605A6WK-BNMLW-V2](#) [MCOT256064A1A-BM](#)
[MCOT22005A1V-EYM](#) [MC20805A12W-VNMLG](#) [MC21605B6WD-BNMLW-V2](#) [MC22405A6WK-BNMLW-V2](#) [MC41605A6WK-FPTLW-V2](#) [MCT101HDMI-A-RTP](#) [MCT024L6W240320PML](#) [MCCOG21605D6W-FPTLWI](#) [MC21605A6WD-SPTLY-V2](#)
[MC22005A6WK-BNMLW-V2](#) [MC24005AA6W9-BNMLW-V2](#) [MC42004A6WK-SPTLY-V2](#) [MC11609A6W-SPTLY-V2](#)
[MCOT064048A1V-YM](#) [MCOT128064BY-BM](#) [MCCOG128064B12W-FPTLRGB](#) [MC11609A6W-SPR-V2](#) [MC21605H6WK-BNMLW-V2](#)
[MCOT128064E1V-BM](#) [MCT070HDMI-B-RTP](#) [MDT5000C](#) [MCCOG42005A6W-BNMLWI](#)