






		Midas Passive	OLED Pa	art Nun	ıbe	r System
MC 1	OC 2	•	N * 5 6	M 7	Y 8	* 9
1	=	МС:	Midas Con	ponents		
2	=		OC: OLED	Character	0	G: OLED Graphic
3	=	Size / No of Characters	and Characte	er Height		
4	=	Series				
5	=	Ope <mark>rating Temp</mark> Range	e: B : -40+70]	Deg <mark>C W:</mark> -4	40+ <mark>8(</mark>) Deg C
6	=		Blank:Not	applicable	or	No of Pixels (320240)
7	=	Mode:	M: Transm	aissive S: S		ght Readable nsmissive)
8	=	Colour:		G: Green RGB: Re		: Red B: Blue een, Blue
9	=	Driver Chip/Controller:	Blank: Ger E: Multi-E			ter Set

History of Version

Version	Contents	Date	Note
00	NEW VERSION	2012/05/06	Spec.
01	Update Power up Sequence	2012/06/25	Spec.
	DISPLAY	3	

Contents	Page
(1)DIMENSION	
(2)ABSOLUTE MAXIMUMRATING	6
2.1 ELECTRICAL ABSOLUTE RATINGS 2.2 ENVIRONMENTAL ABSOLUTE MAXIMUM RATINGS	6 6
(3)ELECTRICAL CHARACTERISTICS	7
(4)OPTICAL CHARACTERISTICS	7
(5)MECHANICAL SPECIFICATION	8
(6)INTERFACE PIN ASSIGNMENT	8
(7) I ² C INTERFACE: (FOR I ² C Version)	
(8)BLOCK DIAGRAM	10
(9)POWER SUPPLY	10
(10)FUNCTIONAL SPECIFICATION	11
TABLE 10-1: FUNDAMENTAL COMMAND TABLE TABLE 10-2: EXTENDED COMMAND TABLE TABLE 10-3: OLED COMMAND TABLE	14
(11)POWER DOWN AND POWER UP SEQUENCE	17
(12) 6800-SERIES MCU PARALLEL INTERFACE TIMING CHARACTERISTICS	18
(13)APPLICATION	20
(14)SSD1311 CGROM CHARACTER CODE	22
(15)PRECAUTIONS IN USE OF OLED MODULES-1	25
Modules Handling Precautions Storage Precautions Designing Precautions	25 26
(16)PRECAUTIONS IN USE OF OLED MODULES-2	27
PRECAUTIONS WHEN DISPOSING OF THE OLED DISPLAY MODULES	



(2)ABSOLUTE MAXIMUMRATING

2.1 Electrical Absolute Ratings

Item	Symbol	Min.	Тур.	Max.	Unit	Notes
Power Supply for Logic	V _{DD}	-0.3	5.0	5.5	Volt	1,2
Input Voltage for I/O Pins	VI	-0.3	5.0	5.5	Volt	1,2
Life Time (100 cd/m ²)			70,000		Hour	3

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur.

Note $3:T_a = 25^{\circ}C$, 25% Checkerboard.

Software configuration follows Section ACTUAL APPLICATION EXAMPLE Initialization. End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

2.2 Environmental Absolute Maximum Ratings

	Wide Temperature							
Item	Operat	ing	Storage					
	Min,	Max.	Min,	Max.				
Ambient Temperature	-40 °C	+85 °C	-40 ℃	+90 °C				

Note : The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 85°C.

(3) ELECTRICAL CHARACTERISTICS

ltem	Symbol	Condition	Min.	Тур	Max.	Unit
Power Supply for Logic	V_{DD}	(Wide Voltage I/O	2.8	5.0	5.3	Volt
Input Voltage for I/O Pins	Vi	Application)	2.8	5.0	5.3	Volt
	V _{IL}	L level	0	-	$0.2 V_{\text{DD}}$	Volt
Input Voltage	V _{IH}	H level	0.8 V _{DD}	-	V_{DD}	Volt
Output Voltage	V _{OL}	L level	0	-	0.1 V _{DD}	
Oulput Voltage	V _{OH}	H level	0.9 V _{DD}	-	V _{DD}	
Power Supply Current for OLED	I _{DD}	Note		30	X	mA
Sleep Mode Current for VDD	I _{DD,SLEEP}		15	1	10	μA

Note : V_{DD} = 5.0V, 25% Displ<mark>a</mark>y Area Turn on 100 cd/m² When random texts pattern is running , averagely , about 1/4 of pixels will be on.

(4)OPTICAL CHARACTERISTICS

Item	Symbol	Symbol Min. Ty		Max.	Unit
Viewing angle range			Free		Degree
Dark Room Contrast	Cr		>10,000:1		
Brightness	Lbr		140		cd/m ²
Peak Emission Wavelength	C.I.E 1931	X=0.25 Y=0.27	X=0.29 Y=0.31	X=0.33 Y=0.35	

(5)MECHANICAL SPECIFICATION

ltem	Description								
Product No. AWWWWWWT ÔUÔFÎ €GOEFY T Y Ò									
Viewing Area	58.22(W)mm×13.52(H)mm								
Module Size	80.0(W)×36.0(H)×9.7 max(D)								
Dot Size	0.57(W)mm×0.67(H)mm								
Dot Pitch	0.60(W)mm×0.70(H)mm								
Display Format	16 characters (W)×2 lines (H)								
Duty Ratio	1/16 Duty								
Controller	SSD1311 or Equivalent								

(6)INTERFACE PIN ASSIGNMENT


Pin No.	Symb <mark>ol</mark>	External Connection	Description
1	VSS 🔜	Power Supply	Ground
2	VDD	Pow <mark>e</mark> r Supply	Supply Voltage for OLED and logic
3	Vo		Contrast Adjustment
4	RS(D/C#)	MPU	Register select signal. H: DATA, L: Command
5	R/W# (WR#)	MPU	6800-interface: Read/Write select signal, R/W=1: Read R/W: =0: Write 8080-interface: Active LOW Write signal.
6	E or /RD	MPU	6800-interface: Operation enable signal. Falling edge triggered. 8080-interface: Active LOW Read signal.
7-14	DB0-DB7	MPU	8-bit Bi-directional data bus lines
15	NC	_	No Connect
16	NC		No Connect

(7) I²C INTERFACE: (FOR I²C Version)

Pin No.	Symbol	External Connection	Description
1	VSS	Power Supply	Ground
2	VDD	Power Supply	Supply Voltage for OLED and logic
3	Vo	_	Contrast Adjustment
4	SA0	MPU	Slave Address selection.
5-6	VSS	Power Supply	Ground
7	SCL	MPU	Serial Clock signal Input
8	SDAIN	MPU	Serial Data Input .
9	SDAout	MPU	Serial Data Output .
10-14	VSS	Power Supply	Ground
15	NC	_	No Connect
16	NC	_	No Connect




(8) BLOCK DIAGRAM



Display Position	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
DD RAM Address	00	01														OF
DD RAM Address	40	41														4F

(9) POWER SUPPLY



(10)FUNCTIONAL SPECIFICATION

COMMAND TABLE

There are three sets of command set in SSD1311: Fundamental Command Set, Extended Command Set and OLED Command Set. These three command sets can be selected by setting logic bits IS, RE and SD accordingly.

Table 10-1: Fundamental Command Table

1. Fundame	enta	I Co	omm	and S	et			Tract	a4: -	Cel				
Command	IS	RE	SD		R/W#			Instru	1			[Description
				D/C#	(WR#)	D7	D6	D5	D4	D3	D2	D1	DO	_
Clear Display	X	X	0	0	0	0	0	0	0	0	0	0	1	Write "20H" to DDRAM and set DDRAM address to "00H" from AC.
Return Home	x	0	0	0	0	0	0	0	0	0	0	1	*	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.
Entry Mode Set	X	0	0	0	0	0	0	0	0	0		I/D	S	Assign cursor / blink moving direction with DDRAM address. I/D = "1": cursor/ blink moves to right and DDRAM address is increased by 1 (POR) I/D = "0": cursor/ blink moves to left and DDRAM address is decreased by 1 Assign display shift with DDRAM address. S = "1": make display shift of the enabled lines by the DS4 to DS1 bits in the shift enable instruction. Left/ right direction depends on I/D bit selection. S = "0": display shift disable (POR)
	X	1	0	0	0	0	0	0	0	0	1	BDC	BDS	Common bi-direction function. BDC = "0": COM31 -> COM0 BDC = "1": COM0 -> COM31 Segment bi-direction function. BDS = "0": SEG99 -> SEG0, BDS = "1": SEG0 -> SEG99
Display ON / OFFControl	X	0	0	0	0	0	0	0	0	1	D	С	В	Set display/cursor/blink ON/OFF D = "1": display ON, D = "0": display OFF (POR), C = "1": cursor ON, C = "0": cursor OFF (POR), B = "1": blink ON, B = "0": blink OFF (POR). Note: It is recommended to turn off the cursor and blinking effects when updating internal RAM contents for better visual performance;

1. Fundame	enta	l Co	omn	nand S	et									
Command	IS	RE	SD	DIGU	R/W#			Instru	1		DA	DI	DA	Description
				D/C#		D7	D6	D5	D4	D3	D2	D1	D0	Assign font width, black/white inverting of cursor, and 4-line display mode control bit.
Extended Function Set	X	1	0	0	0	0	0	0	0	1	FW	B/W	NW	FW = "1": 6-dot font width, FW = "0": 5-dot font width (POR), B/W = "1": black/white inverting of cursor enable, B/W = "0": black/white inverting of cursor disable (POR) NW = "1": 3-line or 4-line display mode (POR) NW = "0": 1-line or 2-line display mode
Cursor or Display	0	0	0	0	0	0	0	0	1	S/C	R/L	*	*	Set cursor moving and display shift control bit, and the direction, without changing DDRAM data. S/C = "1": display shift, S/C = "0": cursor shift,
Shift				. \	1		6			NO		1	0	R/L = "1": shift to right, R/L = "0": shift to left
Double Height (4- line) / Display-dot shift	0	1	0	0	0	0	0	0		UD2	UD1	*	DH,	UD2~1: Assign different doubt height format (POR=11b) DH' = "1": display shift enable DH' = "0": dot scroll enable (POR)
Shift Enable	1	1	0	0	0	0	0	0	1	DS4	DS3	DS2	DS1	DS[4:1]=1111b (POR) when DH' = 1b Determine the line for display shift. DS1 = "1/0": 1 st line display shift enable/disable DS2 = "1/0": 2 nd line display shift enable/disable DS3 = "1/0": 3 rd line display shift enable/disable DS4 = "1/0": 4 th line display shift enable/disable.
Scroll Enable	1	1	0	0	0	0	0	0	1	HS4	HS3	HS2	HS1	HS[4:1]=1111b (POR) when DH' = 0b Determine the line for horizontal smooth scroll. HS1 = "1/0": 1 st line dot scroll enable/disable HS2 = "1/0": 2 nd line dot scroll enable/disable HS3 = "1/0": 3 rd line dot scroll enable/disable HS4 = "1/0": 4 th line dot scroll enable/disable.

1. Fundame	enta	<u>l C</u> o	omm	and S	et									
Command	IS	RE	SD		D/11/1/]	Instru	ction	Code				Description
Commanu	10	КĽ	50	D/C#	R/W #	D7	D6	D5	D4	D3	D2	D1	D0	_
Function Set	X	0	0	0	0	0	0	1	*	N	DH	RE (0)	IS	Numbers of display line, N when N = "1" (POR): 2-line (NW=0b) / 4-line (NW=1b), when N = "0": 1-line (NW=0b) / 3-line (NW=1b) DH = "1/0": Double height font control for 2-line mode enable/ disable (POR=0) Extension register, RE ("0") Extension register, IS
	X	1	0	0	0	0	0	1	*	N	BE	RE (1)	REV	CGRAM blink enable BE = 1b: CGRAM blink enable BE = 0b: CGRAM blink disable (POR) Extension register, RE ("1") Reverse bit REV = "1": reverse display, REV = "0": normal display (POR)
Set CGRAM address	0	0	0	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter. (POR=00 0000)
Set DDRAM Address	X	0	0	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter. (POR=000 0000)
Set Scroll Quantity	x	1	0	0	0	1	*	SQ5	SQ4	SQ3	SQ2	SQ1	SQ0	Set the quantity of horizontal dot scroll. (POR=00 0000) Valid up to SQ[5:0] = 110000b
Read Busy Flag and Address/ Part ID	X	x	0	0	1	BF	AC6 / ID6	AC5 / ID5	AC4 / ID4	AC3 / ID3	AC2 / ID2	AC1 / ID1	/	Can be known whether during internal operation or not by reading BF. The contents of address counter or the part ID can also be read. When it is read the first time, the address counter can be read. When it is read the second time, the part ID can be read. BF = "1": busy state BF = "0": ready state
Write data	X	X	0	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM / CGRAM).
Read data	x	x	0	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM / CGRAM).

	IS	RE					Inst	ruct	ion (Code	•				
Command				D/C#	R/W# WR#)	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Description
	X	1	0	0	0	71	0	1	1	1	0	0	0	1	$A[7:0] = 00h$, Disable internal V_{DD}
	X	1	0	1	0	A[7:0]	A_7	A_6	A_5	A_4	A ₃	A_2	A_1	A_0	regulator at 5V I/O application mode
Function Selection A															A[7:0] = 5Ch, Enable internal V _{DD} regulator at 5V I/O application mode (POR)
	X	1	0	0	0	72	0	1	1	1	0	0	1	0	OP[1:0]: Select the character no. of
	Х	1	0	1	0		*	*	*	*	RO1	RO0	OP1		character generator
															OP[1:0]CGROMCGRAM00b240801b248810b250611b2560
															RO[1:0]: Select character ROM
Function Selection B				N				P							RO[1:0] ROM 00b A 01b B 10b C 11b Invalid
					2.	Z	Z		1	/	1.			~	Note: It is recommended to turn off the
								9	5	P	ΒP			0	disply (cmd 08h) before setting no. of
							-								CGRAM and defining character ROM, while clear display (cmd 01h) is recommended to sent afterwards
	X	1	Х	0	0	78 / 79	0	1	1	1	1	0	0	SD	Extension register, SD SD = 0b: OLED command set is disabled (POR)
OLED Tharacterization															SD = 1b: OLED command set is enabled Details refer to Table 10-3 .

Table 10-2: Extended Command Table

Notes

⁽¹⁾ POR stands for Power On Reset Values.

Table 10-3: OLED Command Table

3. OLED Com	nai	nd Se	et												
Command	IS	RE					In	stru	ction	Code					Descri
				D/C#	R/W# (WR#)	Hex	D7	D6	D5	D4	D3	D2	D1	D0	ption
Set Contrast Control	X X	1 1	1 1	0 0	0	81 A[7:0]	1 A ₇	0 A ₆	0 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁		Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases. (POR = 7Fh)
Set Display Clock Divide Ratio/Oscillator Frequency		1	1	0 0	0 0	D5 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	0 A ₃	1 A ₂	0 A ₁	U	A[3:0] : Define the divide ratio (D) of the display clocks (DCLK): Divide ratio= A[3:0] + 1 (POR=0000b) A[7:4] : Set the Oscillator Frequency, F _{OSC} . Oscillator Frequency increases with the value
Set Phase Length	X X	1 1	11	0 0	0 0	D9 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	1 A ₃	0 A ₂	0 A ₁	1 A ₀	of A[7:4] and vice versa. (POR=0111b) Range:0000b~1111b A[3:0] : Phase 1 period of up to 32 DCLK; clock 0 is an valid entry with 2 DCLK (POR=1000b)
	X X	1	1	0 0	0 0	DA A[5:4]	1 0	1 0	0 A ₅	1 A ₄	1 0	0 0	1 0		A[7:4] : Phase 2 period of up to 15 DCLK; clock 0 is invalid entry (POR=0111b) A[4]=0b, Sequential SEG pin configuration
Set SEG Pins Hardware Configuration															A[4]=1b (POR), Alternative (odd/even) SEG pin configuration A[5]=0b (POR), Disable SEG Left/Right remap A[5]=1b, Enable SEG Left/Right remap Refer to Table 8-4 for details
Set V _{COMH} Deselect Level	X X	1	1	0	0 0	DB A[6:4]	1 0	1 A ₆	0 A ₅	1 A ₄	1 0	00	1 0	1 0	$\begin{tabular}{ c c c c c c } \hline A[6:4] & Hex & V_{COMH} deselect \\ \hline code & level \\ \hline 000b & 00h & \sim 0.65 x V_{CC} \\ \hline 001b & 10h & \sim 0.71 x V_{CC} \\ \hline 010b & 20h & \sim 0.77 x V_{CC} \\ \hline 011b & 30h & \sim 0.83 x V_{CC} \\ \hline 100b & 40h & 1 x V_{CC} \\ \hline \end{tabular}$

3. OLED Com	mar	nd S	Set													
Command	IS	RF	E S				-	In	stru	ction	Code	-				Description
]	D/C#	R/W# (WR#)	Hex	D7	D6	D5	D4	D3	D2	D1	D0	
	X X	1 1		1	0 0	0 0	DC A[7:0]	1 A7	1 0	0 0	1 0	1 0	1 0	0 A1	0 A0	Set VSL & GPIO Set VSL: A[7] = 0b: Internal VSL (POR) A[7] = 1b: Enable external VSL
Function Selection C																Set GPIO: A[1:0] = 00b represents GPIO pin HiZ, input disabled (always read as low) A[1:0] = 01b represents GPIO pin HiZ, input enabled A[1:0] = 10b represents GPIO pin output Low (RESET) A[1:0] = 11b represents GPIO pin output High
	X X	1 1			0 0	0 0	23 A[5:0]	0 *	0 *	1 A ₅	0 A ₄	0 A ₃	0 A ₂	1 A ₁		A[5:4] = 00b Disable Fade Out / Blinking Mode[RESET]
Set Fade Out and Fade in / out												B				A[5:4] = 10bEnable Fade Out mode.Once Fade Mode is enabled, contrastdecrease gradually to all pixels OFF.Output follows RAM content whenFade mode is disabled.A[5:4] = 11bEnable Fade in / outmode.Once Fade in / out mode is enabled,contrast decrease gradually to all pixelsOFF and than contrast increasegradually to normal display. Thisprocess loop continuously until theFade in / out mode is disabled.A[3:0] : Set time interval for eachfade step0000b8 Frames0010b16 Frames0010b24 Frames::1110b120 Frames1111b128 Frames

Note

(1) POR stands for Power On Reset Values.

(2) The locked OLED driver IC MCU interface prohibits all commands access except logic bit SD is set to 1b.

 $^{\rm (3)}$ Refer to Table 10-1 and Table 10-2 for the details of logic bits IS, RE and SD.

(11) Power down and Power up Sequence


To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.

Power up Sequence:

- 1. Power up V_{DD}
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- Power up V_{CC}
 Delay 100ms
- (When V_{CC} is stable) 7. Send Display on command

Power down Sequence:

- 1. Send Display off command
- 2. Power down Vcc
- Delay 100ms (When V_{cc} is reach 0 and panel is completely discharges)
- 4. Power down V_{DD}



Note :

- 1) Since an ESD protection circuit is connected between V_{DD} and V_{CC} inside the driver IC, V_{CC} becomes lower than V_{DD} whenever V_{DD} is ON and V_{CC} is OFF.
- V_{CC} should be kept float (disable) when it is OFF.
- 3) Power Pins (V_{DD}, V_{CC}) can never be pulled to ground under any circumstance.
- 4) V_{DD} should not be power down before V_{CC} power down.

Reset Circuit

When RES# input is low, the chip is initialized with the following status:

- 1. Display is OFF
- 2. 5X8 Character Mode
- 3. Display start position is set at display RAM address 0
- 4. CGRAM address counter is set at 0
- 5. Cursor is OFF
- 6. Blink is OFF
- 7. Contrast control register is set at 7Fh
- 8. OLED command set is disabled

(12) 6800-Series MCU Parallel Interface Timing Characteristics


Symbol	Descripti	Min	Мах	Unit
tcycle	Clock Cycle Time	400	-	ns
tas	Address Setup Time	13	-	ns
tан	Address Hold Time	17	-	ns
tosw	Write Data Setup Time	35	-	ns
t DHW	Write Data Hold Time	18	-	ns
t DHR	Read Data Hold Time	13	-	ns
toн	Output Disable Time	-	90	ns
tacc	Access Time (RAM) Access Time (command)	-	200	ns
	Chip Select Low Pulse Width (read RAM)	250	-	ns
PWcsl	Chip Select Low Pulse Width (read Command)	250	-	ns
	Chip Select Low Pulse Width (write)	50	-	ns
	Chip Select High Pulse Width (Read)	155	-	ns
PWcsh	Chip Select High Pulse Width (Write)	55] -	ns
tr	Rise Time	-	15	ns
tF	Fall Time	-	15	ns

(TA = 25 $^\circ\!\mathrm{C}$, VDD = 2.8~5.3V, VSS =0V)




Note : 6800-Series

All timings are based on 20% to 80% of VDD-VSS



(13)Application




- (1) This command could be programmable or defined by pin configuration.
- (2) This command could be programmable or defined by pin configuration.


% (C) : Write Command% (D) : Write Data

If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.

<Power down Sequence>



<Entering Sleep Mode>



(14)SSD1311 CGROM CHARACTER CODE ROMA

b7-4 b3-0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	11 0 1	1110	11 11
0000																
0001																
0010																
0011																
0100												Laborated and		-		Links and the
0101	Laborated and the															
0110	ů															
0111										Links and						
1000									8							
1001																
1010																
1011							HILL	Personal states								
1100						<u> </u>										
1101																
11 10																
11 11																

ROMB

b3-0																
b7-4	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	11 00	1101	1110	
0000																
0001																
0010																
0011																
0100																
0101																
0110																
0111															HTT	
1000																
1001					0										H	
1010															Ö	
1011										LTTTT						
1100																
1101																
11 10																
11 11																

ROMC

b7-4 b3-0	 													
	 0001	[TTTTT	0011	0100	0101			1000	1001	1010	1011	11 00		
0000														
0001		Part of the												
0010														
0011														
0100														
0101														
0110							CT TTTT						m	
0111			FTTTT											
1000		COLUMN 1												
1001									Ŭ					
1010						9		æ			7			
1011														
1100														
11 0 1												FT T T T T		
1110														
11 11														

(15)Precautions in use of OLED Modules-1

Modules

- (1) Avoid applying excessive shocks to module or making any alterations or modifications to it.
- (2)Don't make extra holes on the printed circuit board, modify its shape or change the components of OLED module.
- (3)Don't disassemble the OLEDM.
- (4)Don't operate it above the absolute maximum rating.
- (5)Don't drop, bend or twist OLEDM.
- (6)Soldering: only to the I/O terminals.

(7)Storage: please storage in anti-static electricity container and clean environment. Handling Precautions

- (1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- (2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- (3) If pressure is applied to the display surface or its neighborhood of the OLED display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- (4) The polarizer covering the surface of the OLED display module is soft and easily scratched. Please be careful when handling the OLED display module.
- (5) When the surface of the polarizer of the OLED display module has soil, clean the surface. It takes advantage of by using following adhesion tape.


* Scotch Mending Tape No. 810 or an equivalent

Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- * Water
- * Ketone
- * Aromatic Solvents
- (6) Hold OLED display module very carefully when placing OLED display module into the System housing. Do not apply excessive stress or pressure to OLED display module. And, do not over bend the film with electrode pattern layouts.

These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- (7) Do not apply stress to the LSI chips and the surrounding molded sections.
- (8) Do not disassemble nor modify the OLED display module.
- (9) Do not apply input signals while the logic power is off.
- (10) Pay sufficient attention to the working environments when handing OLED display

modules to prevent occurrence of element breakage accidents by static electricity.

- * Be sure to make human body grounding when handling OLED display modules.
- * Be sure to ground tools to use or assembly such as soldering irons.

* To suppress generation of static electricity, avoid carrying out assembly work under dry environments.

* Protective film is being applied to the surface of the display panel of the OLED display module. Be careful since static electricity may be generated when exfoliating the protective film.

- (11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OLED display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5.
- (12) If electric current is applied when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

Storage Precautions

(1) When storing OLED display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments.

(We recommend you to store these modules in the packaged state when they were shipped from Witical Technology Inc.

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

- (2) If electric current is applied when water drops are adhering to the surface of the OLED display module, when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above. Designing Precautions
- (1) The absolute maximum ratings are the ratings which cannot be exceeded for OLED display module, and if these values are exceeded, panel damage may be happen.
- (2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- (3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- (4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- (5) As for EMI, take necessary measures on the equipment side basically.
- (6) When fastening the OLED display module, fasten the external plastic housing section.
- (7) If power supply to the OLED display module is forcibly shut down by such errors as taking out the main battery while the OLED display panel is in operation, we cannot guarantee the quality of this OLED display module.
- * Connection (contact) to any other potential than the above may lead to rupture of the IC.

(16)Precautions in use of OLED Modules-2

- (1) Avoid applying excessive shocks to module or making any alterations or modifications to it.
- (2)Don't make extra holes on the printed circuit board, modify its shape or change the components of OLED module.
- (3)Don't disassemble the OLEDM.
- (4)Don't operate it above the absolute maximum rating.
- (5)Don't drop, bend or twist OLEDM.
- (6)Soldering: only to the I/O terminals.
- (7)Storage: please storage in anti-static electricity container and clean environment.

Precautions when disposing of the OLED display modules

1) Request the qualified companies to handle industrial wastes when disposing of the OLED display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

Other Precautions

(1) When an OLED display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.

Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.

- (2) To protect OLED display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OLED display modules. * Pins and electrodes
 - * Pattern layouts such as the TCP & FPC
- (3) With this OLED display module, the OLED driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OLED driver is exposed to light, malfunctioning may occur.

* Design the product and installation method so that the OLED driver may be shielded from light in actual usage.

* Design the product and installation method so that the OLED driver may be shielded from light during the inspection processes.

- (4) Although this OLED display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- (5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.
- (6)Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.
- (7)Our company will has the right to upgrade and modify the product function.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for midas manufacturer:

Other Similar products are found below :

MCT070LA12W1024600LML MCOT128064BY-WM MCOB21609AV-EWP MC42004A6W-SPTLY MC22008B6W-SPR MCT035G12W320240LML MC11605A6WR-SPTLY-V2 MC21605H6W-BNMLW-V2 MCOT048064A1V-YI MCT101E0CW1280800LMLIPS MCT104A0W1024768LML MCT070Z0W800480LML MCT0144C6W128128PML MCIB-16-LVDS-CABLE MC41605A6W-FPTLA-V2 MCOT128064UA1V-WM MCT101E0TW1280800LMLIPS MCT150B0W1024768LML MCT050HDMI-A-RTP MCT050HDMI-A-CTP MCT070Z0TW1W800480LML MCT050ACA0CW800480LML MC42008A6W-SPTLY MC42005A12W-VNMLY MC42005A12W-VNMLG MCT052A6W480128LML MC21605A6WK-BNMLW-V2 MCOT256064A1A-BM MCOT22005A1V-EYM MC20805A12W-VNMLG MC21605B6WD-BNMLW-V2 MC22405A6WK-BNMLW-V2 MC41605A6WK-FPTLW-V2 MCT101HDMI-A-RTP MCT024L6W240320PML MCCOG21605D6W-FPTLWI MC21605A6WD-SPTLY-V2 MC22005A6WK-BNMLW-V2 MC24005AA6W9-BNMLW-V2 MC42004A6WK-SPTLY-V2 MC11609A6W-SPTLY-V2 MC0T064048A1V-YM MCOT128064BY-BM MCCOG128064B12W-FPTLRGB MC11609A6W-SPR-V2 MC21605H6WK-BNMLW-V2 MC0T128064E1V-BM MCT070HDMI-B-RTP MDT5000C MCCOG42005A6W-BNMLWI