## MC74AC259, MC74ACT259

## 8-Bit Addressable Latch

The MC74AC259/74ACT259 is a high-speed 8-bit addressable latch designed for general purpose storage applications in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1 -of -8 decoder and demultiplexer with active HIGH outputs. The device also incorporates an active LOW Common Clear for resetting all latches, as well as an active LOW Enable. It is functionally identical to the ALS259 8-bit addressable latch.

- Serial-to-Parallel Conversion
- Eight Bits of Storage with Output of Each Bit Available
- Random (Addressable) Data Entry
- Active High Demultiplexing or Decoding Capability
- Easily Expandable
- Common Clear
- These are $\mathrm{Pb}-$ Free Devices


Figure 1. Pinout: 16-Lead Packages Conductors
(Top View)


Figure 2. Logic Symbol

## MODE SELECT TABLE

| E | MR | Mode |
| :---: | :---: | :--- |
| L | H | Addressable Latch |
| H | H | Memory |
| L | L | Active HIGH 8-Channel Demultiplexer |
| H | L | Clear |

[^0]

## ON Semiconductor ${ }^{\circledR}$

www.onsemi.com

MARKING
DIAGRAM


SOIC-16

xxx = AC or ACT
A = Assembly Location
WL = Wafer Lot
Y = Year
WW = Work Week
$\mathrm{G} \quad=\mathrm{Pb}$-Free Package

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

MODE SELECT-FUNCTION TABLE

| Operating Mode | Inputs |  |  |  |  |  | Outputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | MR | E | D | $\mathrm{A}_{0}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $Q_{0}$ | $Q_{1}$ | $\mathrm{Q}_{2}$ | $Q_{3}$ | $\mathrm{Q}_{4}$ | $\mathrm{Q}_{5}$ | $\mathrm{Q}_{6}$ | Q 7 |
| Master Reset | L | H | X | X | X | X | L | L | L | L | L | L | L | L |
| Demultiplex (Active HIGH Decoder when D = H) | L | L | d | L | L | L | $Q=d$ | L | L | L | L | L | L | L |
|  | L | L | d | H | L | L | L | $Q=d$ | L | L | L | L | L | L |
|  | L | L | d | L | H | L | L | L | $Q=d$ | L | L | L | L | L |
|  | - | - | - | - | $\bullet$ | $\bullet$ | - | - | - | - | - | - | - | - |
|  | - | $\bullet$ | - | - | - | $\bullet$ | - | - | $\bullet$ | - | - | - | - | - |
|  | L | L | d | H | H | H | L | L | L | L | L | L | L | $Q=d$ |
| Store <br> (Do Nothing) | H | H | X | X | X | X | 90 | $q_{1}$ | $\mathrm{q}_{2}$ | $\mathrm{q}_{3}$ | $\mathrm{q}_{4}$ | $9_{5}$ | $9_{6}$ | $\mathrm{q}_{7}$ |
| Addressable Latch | H | L | d | L | L | L | $Q=d$ | $\mathrm{q}_{1}$ | $\mathrm{q}_{2}$ | $\mathrm{q}_{3}$ | $\mathrm{q}_{4}$ | $9_{5}$ | $\mathrm{q}_{6}$ | $\mathrm{q}_{7}$ |
|  | H | L | d | H | L | L | 90 | $Q=d$ | $\mathrm{q}_{2}$ | $\mathrm{q}_{3}$ | $\mathrm{q}_{4}$ | 95 | $\mathrm{q}_{6}$ | $\mathrm{q}_{7}$ |
|  | H | L | d | L | H | L | $\mathrm{q}_{0}$ | $\mathrm{q}_{1}$ | $Q=d$ | $\mathrm{q}_{3}$ | $\mathrm{q}_{4}$ | 95 | $\mathrm{q}_{6}$ | $\mathrm{q}_{7}$ |
|  | - | - | - | - | - | - | - | - | - | - | . | - | - | - |
|  | - | - | - | - | - | $\bullet$ | - | - | - | - | - | - | - | - |
|  | $\stackrel{\bullet}{\text { H }}$ | $\stackrel{\bullet}{\text { L }}$ | $\stackrel{\bullet}{\text { d }}$ | ${ }^{\bullet}$ | $\stackrel{\bullet}{\text { H }}$ | $\stackrel{\bullet}{+}$ | ${ }_{90}$ | $\stackrel{\bullet}{\mathrm{q}_{1}}$ | $\stackrel{-}{\mathrm{q}_{2}}$ | $\stackrel{\bullet}{\text { ¢ }}$ | $\stackrel{\bullet}{9}$ | $\stackrel{\bullet}{\mathrm{q}_{5}}$ | $\stackrel{\bullet}{\mathrm{q}_{6}}$ | $\stackrel{\bullet}{\text { Q }}$ d |

[^1]
## FUNCTIONAL DESCRIPTION

The MC74AC259/74ACT259 has four modes of operation as shown in the Mode Selection Table. In the addressable latch mode, data on the Data line (D) is written into the addressed latch. The addressed latch will follow the data input with all non-addressed latches remaining in their previous states in the memory mode. All latches remain in their previous state and are unaffected by the Data or Address inputs.

In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the D input with all other outputs in the LOW state. In the clear mode all outputs are LOW and unaffected by the address and data inputs. When operating the MC74AC/ACT259 as an addressable latch, changing more than one bit of the address could impose a transient wrong address. Therefore, this should only be done while in the memory mode. The Mode Select Function Table summarizes the operations of the MC74AC/ACT259.

## MC74AC259, MC74ACT259



NOTE: This diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Figure 3. Logic Diagram

MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | DC Supply Voltage | -0.5 to +7.0 | V |
| $\mathrm{V}_{1}$ | DC Input Voltage | $-0.5 \leq \mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{V}_{\mathrm{O}}$ | DC Output Voltage (Note 1) | $-0.5 \leq \mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{IK}}$ | DC Input Diode Current | $\pm 20$ | mA |
| IOK | DC Output Diode Current | $\pm 50$ | mA |
| $\mathrm{I}_{0}$ | DC Output Sink/Source Current | $\pm 50$ | mA |
| ICC | DC Supply Current per Output Pin | $\pm 50$ | mA |
| $\mathrm{I}_{\text {GND }}$ | DC Ground Current per Output Pin | $\pm 50$ | mA |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature Range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{L}}$ | Lead temperature, 1 mm from Case for 10 Seconds | 260 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction temperature under Bias | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\theta_{\text {JA }}$ | Thermal Resistance (Note 2) | 69.1 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{P}_{\mathrm{D}}$ | Power Dissipation in Still Air at $65^{\circ} \mathrm{C}$ (Note 3) | 500 | mW |
| MSL | Moisture Sensitivity | Level 1 |  |
| $\mathrm{F}_{\mathrm{R}}$ | Flammability Rating Oxygen Index: 30\%-35\% | UL 94 V-0 @ 0.125 in |  |
| $\mathrm{V}_{\mathrm{ESD}}$ | ESD Withstand Voltage Human Body Model (Note 4) <br> Machine Model (Note 5) <br> Charged Device Model (Note 6) |  | V |
| ILatch-Up | Latch-Up Performance Above $\mathrm{V}_{\text {cc }}$ and Below GND at $85^{\circ} \mathrm{C}$ (Note 7) | $\pm 100$ | mA |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Io absolute maximum rating must be observed.
2. The package thermal impedance is calculated in accordance with JESD51-7.
3. 500 mW at $65^{\circ} \mathrm{C}$; derate to 300 mW by $10 \mathrm{~mW} /$ from $65^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$.
4. Tested to EIA/JESD22-A114-A.
5. Tested to EIA/JESD22-A115-A.
6. Tested to JESD22-C101-A.
7. Tested to EIA/JESD78.

## RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {cc }}$ | Supply Voltage | 'AC | 2.0 | 5.0 | 6.0 | V |
|  |  | 'ACT | 4.5 | 5.0 | 5.5 |  |
| $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$ | DC Input Voltage, Output Voltage (Ref. to GND) |  | 0 | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time (Note 1) 'AC Devices except Schmitt Inputs | VCC @ 3.0 V | - | 150 | - | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\text {Cc }} @ 4.5 \mathrm{~V}$ | - | 40 | - |  |
|  |  | $\mathrm{V}_{\mathrm{CC}} @ 5.5 \mathrm{~V}$ | - | 25 | - |  |
| $\mathrm{tr}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Input Rise and Fall Time (Note 2) 'ACT Devices except Schmitt Inputs | $\mathrm{V}_{\mathrm{CC}} @ 4.5 \mathrm{~V}$ | - | 10 | - | $\mathrm{ns} / \mathrm{V}$ |
|  |  | $\mathrm{V}_{\mathrm{CC}}$ @ 5.5 V | - | 8.0 | - |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Ambient Temperature Range |  | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ |
| ${ }^{\text {OH }}$ | Output Current - High |  | - | - | -24 | mA |
| loL | Output Current - Low |  | - | - | 24 | mA |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

1. $\mathrm{V}_{\mathrm{IN}}$ from $30 \%$ to $70 \% \mathrm{~V}_{\mathrm{CC}}$; see individual Data Sheets for devices that differ from the typical input rise and fall times.
2. $\mathrm{V}_{\mathrm{IN}}$ from 0.8 V to 2.0 V ; see individual Data Sheets for devices that differ from the typical input rise and fall times.

DC CHARACTERISTICS

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}$ <br> (V) |  |  | 74AC | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
|  |  |  | Typ | Guaranteed Limits |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High Level Input Voltage | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 2.25 \\ & 2.75 \end{aligned}$ | $\begin{gathered} \hline 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | $\begin{gathered} \hline 2.1 \\ 3.15 \\ 3.85 \end{gathered}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| VIL | Maximum Low Level Input Voltage | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 2.25 \\ & 2.75 \end{aligned}$ | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | $\begin{gathered} \hline 0.9 \\ 1.35 \\ 1.65 \end{gathered}$ | V | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 2.99 \\ & 4.49 \\ & 5.49 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 2.9 \\ & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & \hline 2.9 \\ & 4.4 \\ & 5.4 \end{aligned}$ | V | IOUT $=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | - | $\begin{aligned} & 2.56 \\ & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 2.46 \\ & 3.76 \\ & 4.76 \end{aligned}$ | V | $\begin{cases}* \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & -12 \mathrm{~mA} \\ \mathrm{I}_{\mathrm{OH}} & -24 \mathrm{~mA} \\ & -24 \mathrm{~mA}\end{cases}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Maximum Low Level Output Voltage | $\begin{aligned} & \hline 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 0.002 \\ & 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & \hline 0.1 \\ & 0.1 \\ & 0.1 \end{aligned}$ | V | lout $=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 3.0 \\ & 4.5 \\ & 5.5 \end{aligned}$ | - | $\begin{aligned} & 0.36 \\ & 0.36 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \\ & 0.44 \end{aligned}$ | V | $\begin{array}{\|ll} * \mathrm{~V}_{\mathrm{IN}}= & \mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ & 12 \mathrm{~mA} \\ \mathrm{IOL} & 24 \mathrm{~mA} \\ & 24 \mathrm{~mA} \end{array}$ |
| $\mathrm{I}_{\mathrm{N}}$ | Maximum Input Leakage Current | 5.5 | - | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |
| Iold | $\dagger$ Minimum Dynamic Output Current | 5.5 | - | - | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max |
| IOHD |  | 5.5 | - | - | -75 | mA | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min |
| $\mathrm{I} C \mathrm{C}$ | Maximum Quiescent Supply Current | 5.5 | - | 8.0 | 80 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |

*All outputs loaded; thresholds on input associated with output under test.
$\dagger$ Maximum test duration 2.0 ms , one output loaded at a time.
NOTE: $I_{\mathbb{I N}}$ and $I_{C C} @ 3.0 \mathrm{~V}$ are guaranteed to be less than or equal to the respective limit $@ 5.5 \mathrm{~V} \mathrm{~V}_{\mathrm{CC}}$.

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}{ }^{*} \\ \text { (V) } \end{gathered}$ | 74AC |  |  | 74AC |  | Unit | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \\ \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |  |
|  |  |  | Min | Typ | Max | Min | Max |  |  |
| tpli | Propagation Delay $D_{n} \text { to } Q_{n}$ | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & \hline 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 14.5 \\ & 10.0 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 17.0 \\ & 11.5 \end{aligned}$ | ns | 3-5 |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay $D_{n} \text { to } Q_{n}$ | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 6.0 \end{aligned}$ | $\begin{gathered} 13.5 \\ 9.5 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 16.0 \\ & 11.0 \end{aligned}$ | ns | 3-5 |
| tple | Propagation Delay $E$ to $Q_{n}$ | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & \hline 2.0 \\ & 2.0 \end{aligned}$ | $\begin{gathered} 10.5 \\ 7.0 \end{gathered}$ | $\begin{aligned} & 15.0 \\ & 10.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 17.5 \\ & 12.5 \end{aligned}$ | ns | 3-6 |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay $E$ to $Q_{n}$ | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 7.5 \end{aligned}$ | $\begin{gathered} 12.5 \\ 9.0 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 15.0 \\ & 11.0 \end{aligned}$ | ns | 3-6 |
| tpli | Propagation Delay <br> Address to $Q_{n}$ | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{gathered} 12.0 \\ 8.0 \end{gathered}$ | $\begin{aligned} & 19.0 \\ & 13.0 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 22.5 \\ & 15.5 \end{aligned}$ | ns | 3-6 |
| $\mathrm{t}_{\text {PHL }}$ | Propagation Delay Address to $\mathrm{Q}_{\mathrm{n}}$ | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | $\begin{aligned} & \hline 2.0 \\ & 2.0 \end{aligned}$ | $\begin{gathered} 10.0 \\ 7.0 \end{gathered}$ |  |  | $\begin{aligned} & 19.0 \\ & 13.0 \end{aligned}$ | ns | 3-6 |
| tPHL | Propagation Delay MR to Q | $\begin{aligned} & 3.3 \\ & 5.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 6.0 \\ & \hline \end{aligned}$ | $\begin{gathered} 12.0 \\ 9.0 \end{gathered}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 13.5 \\ & 10.0 \\ & \hline \end{aligned}$ | ns | 3-7 |

*Voltage Range 3.3 V is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$.
*Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.

AC OPERATING REQUIREMENTS

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{Cc}}{ }^{*} \\ (\mathrm{~V}) \end{gathered}$ |  |  | 74AC | Unit | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  |  | Typ | Guaranteed Minimum |  |  |  |
| $\mathrm{t}_{\text {s }}$ | Setup Time, HIGH or LOW $D_{n} \text { to } E$ | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ | - | $\begin{aligned} & 3.5 \\ & 2.5 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 3.5 \end{aligned}$ | ns | 3-9 |
| $t_{\text {h }}$ | Hold Time, HIGH or LOW $D_{n} \text { to } E$ | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.5 \\ & 2.0 \end{aligned}$ | ns | 3-9 |
| $\mathrm{t}_{\text {s }}$ | Setup Time Address to E | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 7.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 6.0 \end{aligned}$ | ns | 3-6 |
| $t_{\text {h }}$ | Hold Time Address to E | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | ns | 3-6 |
| $\mathrm{t}_{\text {w }}$ | Minimum Pulse Width MR | $\begin{aligned} & 3.3 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 6.0 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 6.5 \\ & 6.0 \end{aligned}$ | ns | 3-6 |
| $\mathrm{t}_{\mathrm{w}}$ | Minimum Pulse Width E | $\begin{aligned} & 3.3 \\ & 5.0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 6.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & \hline 7.0 \\ & 6.0 \\ & \hline \end{aligned}$ | ns | 3-6 |

${ }^{*}$ Voltage Range 3.3 V is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$.
*Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.

DC CHARACTERISTICS

| Symbol | Parameter | $\mathrm{V}_{\mathrm{Cc}}$ <br> (V) |  |  | 74ACT | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |
|  |  |  | Typ | Guaranteed Limits |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Minimum High Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| VIL | Maximum Low Level Input Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | V | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=0.1 \mathrm{~V} \\ & \text { or } \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V} \end{aligned}$ |
| $\mathrm{V}_{\mathrm{OH}}$ | Minimum High Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 4.49 \\ & 5.49 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 4.4 \\ & 5.4 \end{aligned}$ | V | IOUT $=-50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | - | $\begin{aligned} & 3.86 \\ & 4.86 \end{aligned}$ | $\begin{aligned} & 3.76 \\ & 4.76 \end{aligned}$ | V | $\begin{array}{lr} { }^{*} \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{IH}} \\ \mathrm{I}_{\mathrm{OH}} & -24 \mathrm{~mA} \\ -24 \mathrm{~mA} \end{array}$ |
| $\mathrm{V}_{\mathrm{OL}}$ | Maximum Low Level Output Voltage | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 0.001 \\ & 0.001 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 0.1 \\ & 0.1 \end{aligned}$ | V | Iout $=50 \mu \mathrm{~A}$ |
|  |  | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ | - | $\begin{aligned} & 0.36 \\ & 0.36 \end{aligned}$ | $\begin{aligned} & 0.44 \\ & 0.44 \end{aligned}$ | V | $\begin{array}{\|l} { }^{*} \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IL}} \text { or } \mathrm{V}_{\mathrm{HH}} \\ \mathrm{IOL} \\ 24 \mathrm{~mA} \\ \mathrm{IOL} \end{array}$ |
| ${ }_{\text {IN }}$ | Maximum Input Leakage Current | 5.5 | - | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}, \mathrm{GND}$ |
| $\Delta l_{\text {CCT }}$ | Additional Max. Icc/lnput | 5.5 | 0.6 | - | 1.5 | mA | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CC}}-2.1 \mathrm{~V}$ |
| lold | $\dagger$ Minimum Dynamic Output Current | 5.5 | - | - | 75 | mA | $\mathrm{V}_{\text {OLD }}=1.65 \mathrm{~V}$ Max |
| ${ }^{\text {OHD }}$ |  | 5.5 | - | - | -75 | mA | $\mathrm{V}_{\text {OHD }}=3.85 \mathrm{~V}$ Min |
| ICC | Maximum Quiescent Supply Current | 5.5 | - | 8.0 | 80 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{CC}}$ or GND |

*All outputs loaded; thresholds on input associated with output under test.
$\dagger$ Maximum test duration 2.0 ms , one output loaded at a time.

AC CHARACTERISTICS (For Figures and Waveforms - See Section 3 of the ON Semiconductor FACT Data Book, DL138/D)

*Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.

AC OPERATING REQUIREMENTS

| Symbol | Parameter | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}{ }^{*} \\ \text { (V) } \end{gathered}$ |  |  | 74ACT | Unit | Fig. No. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{aligned}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \end{gathered}$ |  |  |
|  |  |  | Typ | Guaranteed Minimum |  |  |  |
| $\mathrm{t}_{\text {s }}$ | Setup Time, HIGH or LOW $\mathrm{D}_{\mathrm{n}}$ to E | 5.0 | - | 3.0 | 4.0 | ns | 3-9 |
| $t_{n}$ | Hold Time, HIGH or LOW $D_{n}$ to $E$ | 5.0 | - | 2.5 | 2.5 | ns | 3-9 |
| $\mathrm{t}_{\text {s }}$ | Setup Time Address to E | 5.0 | - | 4.5 | 6.5 | ns | 3-6 |
| $t_{n}$ | Hold Time Address to E | 5.0 | - | 2.5 | 2.5 | ns | 3-6 |
| $\mathrm{t}_{\mathrm{w}}$ | Minimum Pulse Width MR | 5.0 | - | 7.0 | 7.5 | ns | 3-6 |
| tw | Minimum Pulse Width E | 5.0 | - | 7.0 | 7.5 | ns | 3-6 |

*Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.
CAPACITANCE

| Symbol | Parameter | Value <br> Typ | Unit | Test Conditions |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | 4.5 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |
| $\mathrm{C}_{\mathrm{PD}}$ | Power Dissipation Capacitance | 50.0 | pF | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ |

ORDERING INFORMATION

| Part Number | Package | Shipping $^{\dagger}$ |
| :--- | :---: | :---: |
| MC74AC259DG | SOIC-16 <br> (Pb-Free) | 48 Units / Rail |
| MC74AC259DR2G | SOIC-16 <br> (Pb-Free) | $2500 /$ Tape \& Reel |
| MC74ACT259DG | SOIC-16 <br> (Pb-Free) | 48 Units / Rail |
| MC74ACT259DR2G | SOIC-16 <br> (Pb-Free) | $2500 /$ Tape \& Reel |

$\dagger$ For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

## MC74AC259, MC74ACT259

## PACKAGE DIMENSIONS

SOIC-16
D SUFFIX
CASE 751B-05
ISSUE K


NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 ( 0.006 ) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR

PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE $0.127(0.005)$ TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

|  | MILLIMETERS |  | INCHES |  |
| :---: | ---: | ---: | ---: | ---: |
| DIM | MIN | MAX | MIN | MAX |
| A | 9.80 | 10.00 | 0.386 | 0.393 |
| B | 3.80 | 4.00 | 0.150 | 0.157 |
| C | 1.35 | 1.75 | 0.054 | 0.068 |
| D | 0.35 | 0.49 | 0.014 | 0.019 |
| F | 0.40 | 1.25 | 0.016 | 0.049 |
| G | 1.27 BSC |  | 0.050 | BSC |
| J | 0.19 | 0.25 | 0.008 | 0.009 |
| K | 0.10 | 0.25 | 0.004 | 0.009 |
| M | $0^{\circ}$ | $7^{\circ}$ | $0^{\circ}$ | $7^{\circ}$ |
| P | 5.80 | 6.20 | 0.229 | 0.244 |
| R | 0.25 | 0.50 | 0.010 | 0.019 |

## SOLDERING FOOTPRINT*



DIMENSIONS: MILIIMETERS
*For additional information on our $\mathrm{Pb}-$ Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the (1N) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner

## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com
N. American Technical Support: 800-282-9855 Toll Free

USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421337902910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Latches category:
Click to view products by ON Semiconductor manufacturer:

Other Similar products are found below :
M38510/75403BSA 634674X 634752C ML4875CS-5 54FCT573ATDB 401639B 027063C 029314R 54FCT573CTLB NLV14043BDR2G 716165RB 74F373DW 74LVC373ADTR2G 74LVC573ADTR2G NL17SG373DFT2G NLV14044BDG 5962-8863901RA 5962-88639012A 2.PM30.006-30 MIC59P50YV NLV14042BDR2G 4.401.001 NLV14044BDR2G 2.L18.001-21 2.PM18.002-18 2.PM18.006-18 2.T18.001-
$21 \underline{2 . T 18.002-18} \underline{2 . T 18.006-18}$ CQ/AA-KEY CQ/A-M22X1,5-45-28 M22-2-D5-2-21-01-P CY74FCT2373CTSOC 421283
74ALVCH16260PAG 74FCT373CTQG MM74HC373WM MM74HC573MTCX MM74HC573WM 74LCX373MTC 74LVT16373MTDX
74VHC373MX KLD5.001-02 KLT9.001-02 Z-0233-827-15 74AHCT573D. 112 74FCT16373CTPVG8 74FCT573ATQG
74LCX16373MTDX CQ/A-M22X1,5-45-16


[^0]:    H = HIGH Voltage Leve
    L = LOW Voltage Level

[^1]:    H = HIGH Voltage Level
    L = LOW Voltage Level
    X = Immaterial
    $d=$ HIGH or LOW Data one setup time prior to the LOW-to-HIGH Enable transition
    $q=$ Lower case letters indicate the state of the referenced output established during the last cycle in which it was addressed or cleared.

