

Address: Midas Components Ltd, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, England, NR31 ODU Email:sales@midascomponents.co.uk Website:www.midascomponents.co.uk Tel:+44(0)1493 602602 Fax:+44(0)1493 665111



Contents

		Page
1.	Revision History	3
2.	General Specification	4
3.	Module Coding System	5
4.	Interface Pin Function	6
5.	Outline dimension	7
6.	Function Description	11
7.	Instruction Description	23
8.	Optical Characteristics	30
	Absolute Maximum Ratings	31
10.	Electrical Characteristics	31
11.	Backlight Information	32
12.	Reliability	33
13.	Inspection specification	34
14.	Precautions in use of LCD Modules	38
15.	Material List of Components for RoHs	39
16.	Reco <mark>mmendable storage</mark>	39

1. Revision History

DATE	VERSION	REVISED PAGE NO.	Note
2011/08/01	1		First issue



2. General Specification

The Features of the Module is description as follow:

- Module dimension: 62.8x 23.0 x6.3 (max.) mm3
- View area: 51.5 x 12.2 mm2
- Active area: 47.6 x 9.7 mm2
- Number of Characters: 16 characters x 2 Lines
- Dot size: 0.48 x 0.54 mm2
- Dot pitch: 0.53 x 0.59 mm2
- Character size: 2.60 x 4.67 mm2
- Character pitch: 3.00 x 5.07 mm2
- LCD type: STN Negative, Blue Transmissive
- D<mark>uty: 1/</mark>16 , <mark>1/5 Bi</mark>as
- View direction: 6 o'clock
- Backlight Type: LED, White


Midas Passive OLED Part Number System

MC 1	oc 2	057/21605 3	A V 4 5		M 7	Y 8	* 9
Ŧ	2	J	4 5	0	/	0	5
_							
1	=	MC:		Midas Cor	nponents		
2	=			OC: OLEI	O Character	00	G: OLED Graphic
3	=	Size / No of Ch	aracters a	and Charact	er Height		
4	=	Series					
5	=	O <mark>perat</mark> ing Tem	<mark>ip</mark> Range:	<mark>B:</mark> -40+70	<mark>De</mark> g C W: - 4	<mark>0+80</mark>	Deg C
6	=			Blank:No	t appli <mark>cable</mark>	or	No of Pixels (320240)
7	=	Mode:		M: Transr	missive S: S	C	ht Readable asmissive)
8	=	Colour:		Y: Yellow W: White	G: Green RGB: Red		Red B: Blue en, Blue
9	=	Driver Chip/Co	ntroller:		neral I: I² European Ch		er Set

4. Interface Pin Function


Pin No.	Symbol	Level	Description
1	VOUT		DC/DC voltage converter. Connect a capacitor between this terminal and VIN when the built-in booster is used.
2	CAP1N		For voltage booster circuit(VDD-VSS)
3	CAP1P		External capacitor about 0.1u~4.7uf
4	VDD	3.0/5.0V	Power supply
5	VSS		GND
6	SDA		(In I2C interface DB7 (SDA) is input data. SDA and SCL must connect to I2C bus (I2C bus is to connect a resister between SDA/SCL and the power of I2C bus).
	SCL		(In I2C interface DB6 (SCL) is clock input.
7	JOL		SDA and SCL must connect to I2C bus (I2C bus is to connect a resister between SDA/SCL and the power of I2C bus).
8	RST		RESET

5.Outline dimension



Application schematic

VDD=3.0V



VDD=5.0V

1	VOUT	NG
2	CAP1N	NC NC
3	CAP1P	
4	VDD	VDD
5	VSS	VSS
6	SDA	
7	SCL	
8	RST	

INITIALIZE: (3V)

MOV	I2C_CONTROL,#00H	;WRITE COMMAND
MOV	I2C_DATA,#38H	;Function Set
LCALL	WRITE_CODE	
MOV	I2C_CONTROL,#00H	;WRITE COMMAND
MOV	I2C_DATA,#39H	;Function Set
LCALL	WRITE_CODE	
MOV	I2C_DATA,#14H	;Internal OSC frequency
LCALL	WRITE_CODE	
MOV	I2C_DATA,#74H	;Contrast set
LCALL	WRITE_CODE	
MOV	I2C_DATA,#54H	;Power/ICON control/Contrast set
LCALL	WRITE_CODE	
MOV	I2C_DATA,#6FH	;Follower control
LCALL	WRITE_CODE	
MOV	I2C_DATA,#0CH	;Display ON/OFF
LCALL	WRITE_CODE	
MOV	I2C_DATA,#01H	;Clear Display
LCALL	WRITE_CODE	

INITIALIZE: (5V)

MOV	I2C_CONTROL,#00H	H;WRITE COMMAND
MOV	I2C_DATA,#38H	;Function Set
LCALL	WRITE_CODE	
MOV	I2C_CONTROL,#00H	H;WRITE COMMAND
MOV	I2C_DATA,#39H	;Function Set
LCALL	WRITE_CODE	
MOV	I2C_DATA,#14H	;Internal OSC frequency
LCALL	WRITE_CODE	
MOV	I2C_DATA,#79H	;Contrast set
LCALL	WRITE_CODE	
MOV	I2C_DATA,#50H	;Power/ICON control/Contrast set
LCALL	WRITE_CODE	
MOV	I2C_DATA,#6CH	;Follower control
LCALL	WRITE_CODE	
MOV	I2C_DATA,#0CH	;Display ON/OFF
	WRITE_CODE	
MOV	I2C_DATA,#01H	;Clear Display
LCALL	WRITE_CODE	

6. Function Description

System Interface

This chip has all four kinds of interface type with MPU: 4-bit bus, 8-bit bus. 4-bit bus or 8-bit bus is selected by DL bit in the instruction register.

During read or write operation, two 8-bit registers are used. One is data register (DR); the other is instruction register (IR).

The data register (DR) is used as temporary data storage place for being written into or read from DDRAM/CGRAM/ICON RAM, target RAM is selected by RAM address setting instruction. Each internal operation, reading from or writing into RAM, is done automatically. So to speak, after MPU reads DR data, the data in the next DDRAM/CGRAM/ICON RAM address is transferred into DR automatically. Also after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM/ICON RAM automatically.

The Instruction register (IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data.

Using RS input pin to select command or data in 4-bit/8-bit bus mode.

RS	R/W	Operation
L		Instruction Write operation (MPU writes Instruction code into IR)
L		Read Busy Flag(DB7) and address counter (DB0 ~ DB6)
H	L	Da <mark>ta</mark> Wr <mark>ite operat</mark> ion (MPU writes data into DR)
H	Н	Da <mark>ta</mark> Rea <mark>d operation (MPU reads data from DR)</mark>

Table 1. Various kinds of operations according to RS and R/W bits.

I2C interface

It just only could write Data or Instruction to ST7032 by the IIC Interface.

It could not read Data or Instruction from ST7032 (except Acknowledge signal).

SCL: serial clock input

SDA: serial data input

Slaver address could only set to 0111110, no other slaver address could be set

The I2C interface send RAM data and executes the commands sent via the I2C Interface. It could send data bit to the RAM.

The I2C Interface is two-line communication between different ICs or modules. The two lines are a Serial Data line (SDA) and a Serial Clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

BIT TRANSFER

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse because changes in the data line at this time will be interpreted as a control signal. Bit transfer is illustrated in Fig.1.

START AND STOP CONDITIONS

line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P). The START and STOP conditions are illustrated in Fig.2.

SYSTEM CONFIGURATION

The system configuration is illustrated in Fig.3.

- \cdot Transmitter: the device, which sends the data to the bus
- · Master: the device, which initiates a transfer, generates clock signals and terminates a transfer
- \cdot Slave: the device addressed by a master

 \cdot Multi-Master: more than one master can attempt to control the bus at the same time without corrupting the message


 \cdot Arbitration: procedure to ensure that, if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted


· Synchronization: procedure to synchronize the clock signals of two or more devices.


ACKNOWLEDGE

Acknowledge is not Busy Flag in I2C interface.

Each byte of eight bits is followed by an acknowledge bit. The acknowledge bit is a HIGH signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. A master receiver must also generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull-down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end-of-data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition. Acknowledgement on the I2C Interface is illustrated in Fig.4.







I2C Interface protocol

The ST7032 supports command, data write addressed slaves on the bus.

Before any data is transmitted on the I2C Interface, the device, which should respond, is addressed first. Only one 7-bit slave addresses (0111110) is reserved for the ST7032. The R/W is assigned to 0 for Write only.


The I2C Interface protocol is illustrated in Fig.5.

The sequence is initiated with a START condition (S) from the I2C Interface master, which is followed by the slave address.

All slaves with the corresponding address acknowledge in parallel, all the others will ignore the I2C Interface transfer. After acknowledgement, one or more command words follow which define the status of the addressed slaves.

A command word consists of a control byte, which defines Co and RS, plus a data byte. The last control byte is tagged with a cleared most significant bit (i.e. the continuation bit Co). After a control byte with a cleared Co bit, only data bytes will follow. The state of the RS bit defines whether the data byte is interpreted as a command or as RAM data. All addressed slaves on the bus also acknowledge the control and data bytes. After the last control byte, depending on the RS bit setting; either a series of display data bytes or command data bytes may follow. If the RS bit is set to logic 1, these display bytes are stored in the display RAM at the address specified by the data pointer. The data pointer is automatically updated and the data is directed to the intended ST7032i device. If the RS bit of the last control byte is set to logic 0, these command bytes will be decoded and the setting of the device will be changed according to the received commands. Only the addressed slave makes the acknowledgement after each byte. At the end of the transmission the I2C INTERFACE-bus master issues a STOP condition (P).





During write operation, two 8-bit registers are used. One is data register (DR), the other is instruction register

(IR).

The data register (DR) is used as temporary data storage place for being written into

DDRAM/CGRAM/ICON

RAM, target RAM is selected by RAM address setting instruction. Each internal operation, writing into RAM, is

done automatically. So to speak, after MPU writes data to DR, the data in DR is transferred into DDRAM/CGRAM/ICON RAM automatically.

The Instruction register (IR) is used only to store instruction code transferred from MPU. MPU cannot use it to read instruction data.

To select register, use RS input in I2C interface.

RS	R/W	Operation									
L		Instruction Write operation (MPU writes Instruction code into IR)									
Н	L	Data Write operation (MPU writes data into DR)									

Table 2. Various kinds of operations according to RS and R/W bits.

Busy Flag (BF)

When BF = "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when RS = Low and R/W = High (Read Instruction Operation), through DB7 port. Before executing the next instruction, be sure that BF is not High.

Address Counter (AC)

Address Counter (AC) stores DDRAM/CGRAM/ICON RAM address, transferred from IR.

After writing into (reading from) DDRAM/CGRAM/ICON RAM, AC is automatically increased (decreased) by 1.

When RS = "Low" and R/W = "High", AC can be read through DB0 ~ DB6 ports.

Display Data RAM (DDRAM)

Display data RAM (DDRAM) stores display data represented in 8-bit character codes. Its extended capacity is 80

x 8 bits, or 80 characters. The area in display data RAM (DDRAM) that is not used for display can be used as

general data RAM. See Figure 7 for the relationships between DDRAM addresses and positions on the liquid

crystal display.

The DDRAM address (ADD) is set in the address counter (AC)as hexadecimal.

Ø 1-line display (N = 0) (Figure 8)

When there are fewer than 80 display characters, the display begins at the head position. For example, if using only the ST7032, 16 characters are displayed. See Figure 8.

When the display shift operation is performed, the DDRAM address shifts. See Figure 9.

<u>Hig</u> h	order	bits	↓ Li	ow or	der bi	ts→	E	ampl	e : Di	DRAM	1 Add	ress 4	4F
AC6	AC5	AC4	AC3	AC2	AC1	AC0	1	0	0	1	1	1	1

Figure	7.	DDRAM	Address
--------	----	-------	---------

Display Position (digit)										
	1	2	3	4	5	6		78	79	80
DDRAM Address	00	01	02	03	04	05		4D	4E	4F

Figure 8. 1-Line Display

Display Position	1	2	3	4	16	
DDRAM Address	00	01	02	03	 0F	
For Shift Left	01	02	03	04	10	
T OF OHILL ECIT	01	02	00	04	 10	
For Shift Right	4F	00	01	02	 0E	
	-					

Figure 9. 1-Line by 16-Character Display Example

Ø 2-line display (N = 1) (Figure 10)

Case 1: When the number of display characters is less than 40 2 lines, the two lines are displayed from the head. Note that the first line end address and the second line start address are not consecutive. See Figure 10.

Display Posi <mark>tion</mark>										
	1	2	3	4	5	6	38	39	40	
DDRAM Address	00	01	02	03	04	05	 25	26	27	
(hexadecimal)	40	41	42	43	44	45	 65	66	67	

Figure 10. 2-Line Display

Case 2: For a 16-character 2-line display See Figure 11.

When display shift operation is performed, the DDRAM address shifts. See Figure 11.

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F
01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F	10
41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F	50
27	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E
67	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E
	40 01 41 27	00 01 40 41 01 02 41 42 27 00	00 01 02 40 41 42 01 02 03 41 42 43 27 00 01	00 01 02 03 40 41 42 43 01 02 03 04 41 42 43 44 27 00 01 02	00 01 02 03 04 40 41 42 43 44 01 02 03 04 05 41 42 43 44 45 27 00 01 02 03 04	00 01 02 03 04 05 40 41 42 43 44 45 01 02 03 04 05 06 41 42 43 44 45 01 02 03 04 05 06 41 42 43 44 45 46 27 00 01 02 03 04	00 01 02 03 04 05 06 40 41 42 43 44 45 46 01 02 03 04 05 06 07 41 42 43 44 45 46 01 02 03 04 05 06 07 41 42 43 44 45 46 47 27 00 01 02 03 04 05	00 01 02 03 04 05 06 07 40 41 42 43 44 45 46 47 01 02 03 04 05 06 07 08 41 42 43 44 45 46 47 01 02 03 04 05 06 07 08 41 42 43 44 45 46 47 48 27 00 01 02 03 04 05 06	00 01 02 03 04 05 06 07 08 40 41 42 43 44 45 46 47 48 01 02 03 04 05 06 07 08 09 41 42 43 44 45 46 47 48 01 02 03 04 05 06 07 08 09 41 42 43 44 45 46 47 48 49 27 00 01 02 03 04 05 06 07	00 01 02 03 04 05 06 07 08 09 40 41 42 43 44 45 46 47 48 49 01 02 03 04 05 06 07 08 09 0A 41 42 43 44 45 46 47 48 49 01 02 03 04 05 06 07 08 09 0A 41 42 43 44 45 46 47 48 49 4A 27 00 01 02 03 04 05 06 07 08	00 01 02 03 04 05 06 07 08 09 0A 40 41 42 43 44 45 46 47 48 49 4A 01 02 03 04 05 06 07 08 09 0A 41 42 43 44 45 46 47 48 49 4A 01 02 03 04 05 06 07 08 09 0A 0B 41 42 43 44 45 46 47 48 49 4A 4B 27 00 01 02 03 04 05 06 07 08 09	00 01 02 03 04 05 06 07 08 09 0A 0B 40 41 42 43 44 45 46 47 48 49 4A 4B 01 02 03 04 05 06 07 08 09 0A 0B 41 42 43 44 45 46 47 48 49 4A 4B 01 02 03 04 05 06 07 08 09 0A 0B 0C 41 42 43 44 45 46 47 48 49 4A 4B 4C 27 00 01 02 03 04 05 06 07 08 09 0A	00 01 02 03 04 05 06 07 08 09 0A 0B 0C 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 41 42 43 44 45 46 47 48 49 4A 4B 4C 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 27 00 01 02 03 04 05 06 07 08 09 0A 0B	00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 27 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 27 00 01 02 03 04 05 06 07 08 09 0A 0B 0C	00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 27 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D

Figure 11. 2-Line by 16-Character Display Example

Character Generator ROM (CGROM)

The character generator ROM generates 5 x 8 dot character patterns from 8-bit character codes. It can generate 240/250/248/256 5 x 8 dot character patterns (select by OPR1/2 ITO pin). User-defined character patterns are also available by mask-programmed ROM.

Character Generator RAM (CGRAM)

In the character generator RAM, the user can rewrite character patterns by program. For 5 x 8 dots, eight character patterns can be written.

Write into DDRAM the character codes at the addresses shown as the left column of Table 3 to show the character patterns stored in CGRAM.

See Table 4 for the relationship between CGRAM addresses and data and display patterns. Areas that are not used for display can be used as general data RAM.

ICON RAM

In the ICON RAM, the user can rewrite icon pattern by program.

There are totally 80 dots for icon can be written.

See Table 5 for the relationship between ICON RAM address and data and the display patterns.

Timing Generation Circuit

The timing generation circuit generates timing signals for the operation of internal circuits such as DDRAM, CGROM and CGRAM. RAM read timing for display and internal operation timing by MPU access are generated separately to avoid interfering with each other. Therefore, when writing data to DDRAM, for example, there will be no undesirable interference, such as flickering, in areas other than the display area.(In I2C interface the reading function is invalid.)

LCD Driver Circuit

LCD Driver circuit has 17 common and 80 segment signals for LCD driving. Data from CGRAM/CGROM/ICON is transferred to 80 bit segment latch serially, and then it is stored to 80 bit shift latch. When each common is selected by 17 bit common register, segment data also output through segment driver from 80 bit segment latch.

Cursor/Blink Control Circuit

It can generate the cursor or blink in the cursor/blink control circuit. The cursor or the blink appears in the digit at the display data RAM address set in the address counter.

ST7	03	2-0	D(ITC) 0]	pti	on	OP	R1=	0,	OP	R2=	0)			
67-64 63-60	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000		H												÷.		
0001	R	Ŧ				0										
0010	Replaced	83					b									
0011	dByC	¶														
0 100	GRAM															
0101	Patte	Z														
0110	Э	Θ	8				Ŧ				-				36	
0111		Å											22			
1000		Ξ		8												
1001	R	Π								Ũ						
1010	Replaced	Σ														
1011	By	Ψ								8						
1100	CGRAM	₫													8	
1101	A Pattern	Ψ														
1110	3	Ω								0						
1111		α					œ									

Table 3. Correspondence between Character Codes and Character Patterns

				er (MD							RAN res					ara CG					
b7	b6	b5	b4	b3	b2	b1	b0	b5	b4	b3	b2	b1	b0	b7	b6	b5	b4	b3	b2	b1	b0
					0	0	0				0	0	0				1	1	1	1	1
					0	0	0				0	0	1				0	0	1	0	0
					0	0	0				0	1	0				0	0	1	0	0
0	0	0	0	_	0	0	0	0	0	0	0	1	1		_	_	0	0	1	0	0
Ĭ	Ŭ		Ŭ		0	0	0	Ľ	Ŭ	Ŭ	1	0	0				0	0	1	0	0
					0	0	0				1	0	1				0	0	1	0	0
					0	0	0				1	1	0				0	0	1	0	0
					0	0	0				1	1	1				0	0	0	0	0
					0	0	1				0	0	0				1	1	1	1	0
					0	0	1				0	0	1				1	0	0	0	1
					0	0	1				0	1	0				1	0	0	0	1
0	0	0	0	-	0	0	1	0	0	1	0	1	1	-	-	-	1	1	1	1	0
Ŭ	Ŭ				0	0	1	Ľ	Ŭ	· ·	1	0	0				1	0	1	0	0
					0	0	1			1	0	1				1	0	0	1	0	
					0	0	1				1	1	0				1	0	0	0	1
					0	0	1				1	1	1				0	0	0	0	0

Table 4. Relationship between CGRAM Addresses, Character Codes (DDRAM) and Character patterns (CGRAM Data)

Notes:

1. Character code bits 0 to 2 correspond to CGRAM address bits 3 to 5 (3 bits: 8 types).

2. CGRAM address bits 0 to 2 designate the character pattern line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line data, corresponding to the cursor display position, at 0 as the cursor display. If the 8th line data is 1, 1 bit will light up the 8th line regardless of the cursor presence.

3. Character pattern row positions correspond to CGRAM data bits 0 to 4 (bit 4 being at the left).

4. As shown Table 4, CGRAM character patterns are selected when character code bits 4 to 7 are all 0. However, since character code bit 3 has no effect, the R display example above can be selected by either character code 00H or 08H.

5. "1" for CGRAM data corresponds to display selection and "0" to non-selection, "-" Indicates no effect.

6. Different OPR1/2 ITO option can select different CGRAM size.

ICON address				ICON R	AM bits			
icon address	D7	D6	D5	D4	D3	D2	D1	D0
00H	-	-	-	\$ 1	\$2	\$ 3	\$ 4	\$ 5
01H	-	-	-	S 6	\$7	S 8	S 9	S10
02H	-	-	-	\$11	\$12	\$ 13	\$14	\$1 5
03H	-	-	-	\$16	\$17	S18	\$1 9	S20
04H	-	-	-	\$21	\$22	\$2 3	\$24	\$25
05H	-	-	-	\$26	\$27	\$28	\$29	\$30
06H	-	-	-	\$31	\$32	\$ 33	\$34	\$35
07H	-	-	-	\$36	\$37	\$38	\$39	S40
08H	-	-	-	S41	\$42	\$43	\$44	\$45
09H	-	-	-	\$46	\$47	S48	\$49	S50
0AH	-	-	-	\$51	\$52	\$ 53	\$ 54	\$ 55
0BH	-	-	-	\$56	\$57	\$58	\$ 59	\$60
0CH	-	-	-	\$61	\$62	\$ 63	\$64	\$65
0DH	-	-	-	\$66	\$67	\$68	\$ 69	\$70
0EH	-	-	-	\$71	\$72	\$73	\$74	\$75
0FH	•	-		\$76	\$77	\$78	\$79	\$80

When SHLS=1, ICON RAM map refer below table

When SHLS=0, ICON RAM map refer below table

ICON address				ICON R	AM bits			
ICON address	D7	D6	D5	D4	D3	D2	D1	DO
00H	- \		1.0	\$80	\$79	\$78	\$77	\$76
01H	-	•		\$75	\$74	\$73	\$72	\$71
02H	-	-	-	\$70	\$69	\$68	\$67	\$66
03H	-	-	-	\$65	\$64	\$63	\$62	S61
04H	-	-	-	\$ 60	\$ 59	\$ 58	\$ 57	\$ 56
05H	-	-	-	\$55	\$ 54	\$ 53	\$52	S51
06H	-	-	-	\$ 50	\$ 49	S48	\$47	\$ 46
07H	-	-	-	\$45	S44	\$43	\$42	S41
08H	-	-	-	S40	\$39	\$38	\$37	S36
09H	-	-	-	\$35	\$34	\$33	\$32	\$31
0AH	-	-	-	\$30	\$2 9	S28	\$27	\$2 6
0BH	-	-	-	\$25	\$24	\$2 3	\$22	S21
0CH	-	-	-	\$20	S 19	S18	\$1 7	S1 6
0DH	-	-	-	\$15	\$14	\$ 13	\$12	S11
0EH	-	-	-	S 10	S 9	S 8	\$7	S 6
0FH	-	-	-	\$ 5	\$ 4	\$ 3	\$2	S1

Table 5. ICON RAM map

When ICON RAM data is filled the corresponding position displayed is described as the following table.

. Instructions

There are four categories of instructions that:

- . Designate ST7032 functions, such as display format, data length, etc.
- . Set internal RAM addresses
- Perform data transfer with internal RAM
- Others



_ instruction table at "Normal mode"

$\ensuremath{\varnothing}$ instruction table at "Extension mode"

						,					,			
Instruction			Ir	nstr	ucti	on	Coc	le			Description		nstructio cution T	
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description		OSC= 540kHz	OSC= 700KHz
Clear Display	o	o	0	0	0	0	o	0	0	1	Write "20H" to DDRAM. and set DDRAM address to "00H" from AC	1.08 ms	0.76 ms	0.59 ms
Return Home	o	o	0	0	0	0	0	0	1	×	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.08 ms	0.76 ms	0.59 ms
Entry Mode Set	0	O	0	0	0	0	0	1	I/D	s	Sets cursor move direction and specifies display shift. These operations are performed during data write and read.	26.3 us	18.5 us	14.3 us
Display ON/OFF	0	O	0	O	O	0	1	D	с	в	D=1:entire display on C=1:cursor on B=1:cursor position on	26.3 us	18.5 us	14.3 us
Function Set	0	0	0	0	1	DL	N	DH	*0	IS	DL: interface data is 8/4 bits N: number of line is 2/1 DH: double height font IS: instruction table select	26.3 us	18.5 us	14.3 us
Set DDRAM address	O	0	1	AC6	AC5	AC4	AC3	AC2	AC1	ACD	Set DDRAM address in address <mark>counter</mark>	26.3 us	18.5 us	14.3 us
Read Busy flag and address	o	1	BF	ACB	AC5	AC4	AC3	AC2	AC1		Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0	0	0
Write data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	DO	Write data into internal RAM (DDRAM/CGRAM/ICONRAM)	26.3 us	18.5 us	14.3 us
Read data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1		Read data from internal RAM (DDRAM/CGRAM/ICONRAM)	26.3 us	18.5 us	14.3 us

(when "EXT" option pin connect to VSS, the instruction set follow below table)


Note * : this bit is for test command , and must always set to "0"

							Ins	true	ctio	n ta	ble 0(IS=0)			
Cursor or Display Shift	0	0	0	0	D	1	s/C	R/L	x	x	S/C and R/L: Set cursor moving and display shift control bit, and the direction, without changing DDRAM data.	26.3 us	18.5 us	14.3 us
Set CGRAM	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter	26.3 us	18.5 us	14.3 us

							Ins	true	ctio	n ta	ble 1(IS=1)			
Internal OSC frequency	O	O	0	0	0	1	BS	F2	F1	FO	BS=1:1/4 bias BS=0:1/5 bias F2~0: adjust internal OSC frequency for FR frequency.	26.3 us	18.5 us	14.3 us
Set ICON address	0	0	0	1	0	0	AC3	AC2	AC1	AC0	Set ICON address in address counter.	26.3 us	18.5 us	14.3 us
Power/ICON control/Contr ast set		0	0	1	0	1	lon	Bon	C5	C4	lon: ICON display on/off Bon: set booster circuit on/off C5,C4: Contrast set for internal follower mode.	26.3 us	18.5 us	14.3 us
Follower control	O	0	o	1	1	0	Fon	Rab 2	Rab 1	Rab	Fon: set follower circuit on/off Rab2~0: select follower amplified ratio.	26.3 us	18.5 us	14.3 us
Contrast set	0	0	o	1	1	1	СЗ	C2	C1	CO	Contrast set for internal follower mode.	26.3 us	18.5 us	14.3 us

7.Instruction Description

Clear Display



Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status, namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").

Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	х

Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM do not change.

Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	S

Set the moving direction of cursor and display.

Ø I/D : Increment / decrement of DDRAM address (cursor or blink)

When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.

When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

* CGRAM operates the same as DDRAM, when read from or write to CGRAM.


$\ensuremath{\varnothing}$ S: Shift of entire display

When DDRAM read (CGRAM read/write) operation or S = "Low", shift of entire display is not performed. If

S = "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D = "1": shift left, I/D = "0" : shift right).

s	I/D	Description
Н	Н	Shift the display to the left
н	L	Shift the display to the right

Display ON/OFF



Control display/cursor/blink ON/OFF 1 bit register.

\emptyset D : Display ON/OFF control bit

When D = "High", entire display is turned on.

When D = "Low", display is turned off, but display data is remained in DDRAM.

Ø C : Cursor ON/OFF control bit


When C = "High", cursor is turned on.

When C = "Low", cursor is disappeared in current display, but I/D register remains its data.

Ø B : Cursor Blink ON/OFF control bit

When B = "High", cursor blink is on, that performs alternate between all the high data and display character at the cursor position.

When B = "Low", blink is off.



Cursor or Display Shift

RS	R/W	_	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0		0	0	0	1	S/C	R/L	х	х

Ø S/C: Screen/Cursor select bit

When S/C="High", Screen is controlled by R/L bit. When S/C="Low", Cursor is controlled by R/L bit.

Ø R/L: Right/Left

When R/L="High", set direction to right.

When R/L="Low", set direction to left.

Without writing or reading of display data, shift right/left cursor position or display. This instruction is used to correct or search display data. During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line. Note that display shift is performed simultaneously in all the line. When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.

S/C	R/L	Description	AC Value
L	L	Shift cursor to the left	AC=AC-1
L	н	Shift cursor to the right	AC=AC+1
н	L	Shift display to the left. Cursor follows the display shift	AC=AC
Н	Н	Shift display to the right. Cursor follows the display shift	AC=AC

Function Set

RS R/W	DB7 DB	6 DB5	DB4	DB3	DB2	DB1	DB0
0 0	0 0	1	DL	Ν	DH	0	IS

Ø DL : Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit bus mode with MPU. So to speak, DL is a signal to select 8-bit or 4-bit bus mode.

When in 4-bit bus mode, it needs to transfer 4-bit data by two times.

Ø N : Display line number control bit

When N = "High", 2-line display mode is set.

When N = "Low", it means 1-line display mode.

$\ensuremath{\varnothing}$ DH : Double height font type control bit

When DH = "High " and N= "Low", display font is selected to double height mode(5x16 dot),RAM address can only use $00H \sim 27H$.

When DH= "High" and N= "High", it is forbidden.

When DH = " Low ", display font is normal (5x8 dot).

N	DH	EXT option pin c	onnect to high	EXT option pin connect to low				
IN	ЪП	Display Lines	Character Font	Display Lines	Character Font			
L	L	1	5x8	1	5x8			
L	Н	1	5x8	1	5x16			
Н	L	2	5×8	2	5x8			
Н	н	2	5x8	Forbi	idden			

$\ensuremath{\varnothing}$ IS : normal/extension instruction select

When IS=" High", extension instruction be selected (refer extension instruction table) When IS=" Low", normal instruction be selected (refer normal instruction table)

Set CGRAM Address



Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

Set DDRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N = 0), DDRAM address is from "00H" to "4FH".

In 2-line display mode (N = 1), DDRAM address in the 1st line is from "00H" to "27H", and DDRAM address in the 2nd line is from "40H" to "67H".

Read Busy Flag and Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

When BF = "High", indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted.

The address Counter (AC) stores DDRAM/CGRAM addresses, transferred from IR.

After writing into (reading from) DDRAM/CGRAM, AC is automatically increased (decreased) by 1.

Write Data to CGRAM, DDRAM or ICON RAM




Write binary 8-bit data to CGRAM, DDRAM or ICON RAM

The selection of RAM from DDRAM, CGRAM or ICON RAM, is set by the previous address set instruction

: DDRAM address set, CGRAM address set, ICON RAM address set. RAM set instruction can also determine the AC direction to RAM.

After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

Read Data from CGRAM, DDRAM or ICON RAM




Read binary 8-bit data from DDRAM/CGRAM/ICON RAM

The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined. If you read RAM data several times without RAM address set instruction before read operation, you can get correct RAM data from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data.

※ Read data must be "set address" before this instruction.

Bias selection/Internal OSC frequency adjust



Ø BS: bias selection

When BS="High", the bias will be 1/4


When BS="Low", the bias will be 1/5

BS will be invalid when external bias resistors are used (OPF1=1, OPF2=1)

\varnothing F2,F1,F0 : Internal OSC frequency adjust

When CLS connect to high, that instruction can adjust OSC and Frame frequency.

Interna	I frequency	/ adjust		uency (Hz) e mode)
F2	F1	F0	VDD = 3.0 V	VDD = 5.0 V
0	0	0	122	120
0	0	1	131	133
0	1	0	144	149
0	1	1	161	167
1	0	0	183	192
1	0	1	221	227
1	1	0	274	277
1	1	1	347	347



Set ICON RAM address

RS	R/W	 DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	0	0	AC3	AC2	AC1	AC0

Set ICON RAM address to AC.

This instruction makes ICON data available from MPU.

When IS=1 at Extension mode,

The ICON RAM address is from "00H" to "0FH".

Power/ICON control/Contrast set(high byte)

RS R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0 0	0	1	0	1	Ion	Bon	C5	C4

Ø Ion: set ICON display on/off

When Ion = "High", ICON display on.

When Ion = "Low", ICON display off.

Ø Bon: switch booster circuit

Bon can only be set when internal follower is used (OPF1=0, OPF2=0).

When Bon = "High", booster circuit is turn on.

When Bon = "Low", booster circuit is turn off.

Ø C5,C4 : Contrast set(high byte)

C5,C4,C3,C2,C1,C0 can only be set when internal follower is used (OPF1=0,OPF2=0).They can more precisely adjust the input reference voltage of V0 generator. The details please refer to the supply voltage for LCD driver.

Follower control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	1	0	Fon	Rab 2	Rab 1	Rab 0


Ø Fon: switch follower circuit

Fon can only be set when internal follower is used (OPF1=0,OPF2=0). When Fon = "High", internal follower circuit is turn on. When Fon = "Low", internal follower circuit is turn off.

Ø Rab2,Rab1,Rab0 : V0 generator amplified ratio

Rab2,Rab1,Rab0 can only be set when internal follower is used (OPF1=0,OPF2=0).They can adjust the amplified ratio of V0 generator. The details please refer to the supply voltage for LCD driver.

Contrast set(low byte)



Ø C3,C2,C1,C0:Contrast set(low byte)

C5,C4,C3,C2,C1,C0 can only be set when internal follower is used (OPF1=0,OPF2=0).They can more precisely adjust the input reference voltage of V0 generator. The details please refer to the supply voltage for LCD driver.




8. Optical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
	(V)θ	CR≧2	20		40	deg
View Angle	(H)φ	CR≧2	-30		30	deg
Contrast Ratio	CR	_		3	_	
	T rise	_	_	250	400	ms
Response Time	T fall	_		100	250	ms

Definition of Operation Voltage, Vop.


Definition of Response Time, Tr and Tf.



Conditions:

Operating Voltage : Vop Frame Frequency: 64 HZ Viewing Angle($\theta \cdot \phi$) : $0^{\circ} \cdot 0^{\circ}$ Driving Waveform: 1/N duty, 1/a bias

Definition of viewing angle (CR \geq 2)



9. Absolute Maximum Ratings

ltem	Symbol	Min	Тур	Max	Unit
Operating Temperature	T _{OP}	-20		+70	°C
Storage Temperature	T _{ST}	-30		+80	°C
Supply voltage for Logic	V _{DD}	-0.3		6.0	V
LCD Driver Voltage	V _{LCD}	7.0- V _{SS}		-0.3+ V _{SS}	V

10. Electrical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
		///	1		5	
Supply Volt <mark>age F</mark> or Logic	V _{DD} -V _{SS}		3	3. <mark>3</mark>	(bon=1	V
					max=3.5V)	
		Ta <mark>=-20℃</mark>		R		V
Supply Vol <mark>tag</mark> e For LCD	V _{LCD}	Ta=25℃		4.5	_	V
		Ta=70 ℃	_	_	-	V
Input High Volt.	V _{IH}	_	0.7 V _{DD}		V _{DD}	V
Input Low Volt.	V _{IL}	_	—		$0.2 V_{\text{DD}}$	V
Output High Volt.	V _{OH}	_	0.8 V _{DD}		V_{DD}	V
Output Low Volt.	V _{OL}	—	—	_	$0.2V_{\text{DD}}$	V
Supply Current	I _{DD}	_		0.18	_	mA
(No include LED Backlight)	עטי			0.10		


11. Backlight Information

Specification

PARAMETER	SYMBOL	MIN	ТҮР	МАХ	UNIT	TEST CONDITION
Supply Current	ILED	28.8	32	50	mA	V=3.5V
Supply Voltage	v	3.4	3.5	3.6	V	
Reverse Voltage	VR	_		5	V	_
Luminous Intensity (Without LCD)	IV	441.6	552.0	_	CD/M ²	ILED=32mA
LED Life Time	—	_	50000	_	Hr.	Iled≦32mA
Color	White					

Note: The LED of B/L is drive by current only ; driving voltage is only for reference To make driving current in safety area (waste current between minimum and maximum).

Note1 :50K hours is only an estimate for reference.



12. Reliability

Content of Reliability Test (wide temperature, -20°C~70°C)

Environmental Test						
Test Item	Content of Test	Condition	Note			
High Temperature storage	Endurance test applying the high storage temperature for a long time.	80℃ 200hrs	2			
Low Temperature storage	Endurance test applying the high storage temperature for a long time.	-30℃ 200hrs	1,2			
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	70℃ 200hrs	-			
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	/ -20℃ 200hrs	1			
High Temperature/ Humidity Operation	The module should be allowed to stand at 60°C,90%RH max For 96hrs under no-load condition excluding the polarizer, Then taking it out and drying it at normal temperature.	60℃,90%RH 96hrs	1,2			
Thermal shock re <mark>sistanc</mark> e	The sample should be allowed stand the following 10 cycles of operation -20°C 25°C 70°C 30min 5min 30min 1 cycle	-20°C/70°C 10 cycles	-			
Vibration test	Endurance test applying the vibration during transportation and using.	fixed amplitude: 15mm Vibration. Frequency: 10~55Hz. One cycle 60 seconds to 3 directions of X,Y,Z for Each 15 minutes	3			
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=800V,RS= 1.5kΩ CS=100pF 1 time				

Note1: No dew condensation to be observed.

Note2: The function test shall be conducted after 4 hours storage at the normal temperature and humidity after remove from the test chamber.

Note3: Vibration test will be conducted to the product itself without putting it in a container.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for midas manufacturer:

Other Similar products are found below :

MCT070LA12W1024600LML MCOT128064BY-WM MCOB21609AV-EWP MC42004A6W-SPTLY MC22008B6W-SPR MCT035G12W320240LML MC11605A6WR-SPTLY-V2 MC21605H6W-BNMLW-V2 MCOT048064A1V-YI MCT101E0CW1280800LMLIPS MCT104A0W1024768LML MCT070Z0W800480LML MCT0144C6W128128PML MCIB-16-LVDS-CABLE MC41605A6W-FPTLA-V2 MCOT128064UA1V-WM MCT101E0TW1280800LMLIPS MCT150B0W1024768LML MCT050HDMI-A-RTP MCT050HDMI-A-CTP MCT070Z0TW1W800480LML MCT050ACA0CW800480LML MC42008A6W-SPTLY MC42005A12W-VNMLY MC42005A12W-VNMLG MCT052A6W480128LML MC21605A6WK-BNMLW-V2 MCOT256064A1A-BM MCOT22005A1V-EYM MC20805A12W-VNMLG MC21605B6WD-BNMLW-V2 MC22405A6WK-BNMLW-V2 MC41605A6WK-FPTLW-V2 MCT101HDMI-A-RTP MCT024L6W240320PML MCCOG21605D6W-FPTLWI MC21605A6WD-SPTLY-V2 MC22005A6WK-BNMLW-V2 MC24005AA6W9-BNMLW-V2 MC42004A6WK-SPTLY-V2 MC11609A6W-SPTLY-V2 MC0T064048A1V-YM MCOT128064BY-BM MCCOG128064B12W-FPTLRGB MC11609A6W-SPR-V2 MC21605H6WK-BNMLW-V2 MC0T128064E1V-BM MCT070HDMI-B-RTP MDT5000C MCCOG42005A6W-BNMLWI