



BOOKBINDING AREA

STANDARD DOC.

REVISION RECORD

PAGE 1/20

NO.	DATE	DESCRIPTION	ITEM	PAGE	APPROVED
1	2005.05	INITIAL ISSUED	ALL	ALL	LU BOO
2	2007.04	Added further information of LED backlight	4	4/20	State
3	2008.01	Deleted "N = No Ic" from CODE2	-	Code System	Styl
4	2008.10	Added CODE "B" for DFSTN version in CODE7	-	Code System	STAR





Midas LCD Part Number System

COG 132033 L 1 2 3 4 6 7 10 12 13 11 14 16 MC: Midas Components Blank: COB (chip on board) COG: chip on glass 2 3 No of dots (e.g. $240064 = 240 \times 64 \text{ dots}$) (e.g. $21605 = 2 \times 165$ mm C.H.) Series

5 = Series Variant: A to Z - see addendum

6 = **3:** 3 o'clock **6:** 6 o'clock **9:** 9 o'clock **12:** 12 o'clock

7 = S: Normal (0 to + 50 deg C) W: Wide temp. (-20 to + 70 deg C) X: Extended temp (-30 + 80 Deg C)

8 = Character Set

Blank: Standard (English/Japanese)

C: Chinese Simplified (Graphic Displays only)

CB: Chinese Big 5 (Graphic Displays only)

H: Hebrew

K: European (std) (English/German/French/Greek)

L: English/Japanese (special)

M: European (English/Scandinavian)

R: Cyrillic

W: European (English/Greek)

U: European (English/Scandinavian/Icelandic)

9 = **Bezel Height** (where applicable / available)

	Ton of Deciles Ton	Common	Array
	Top of Bezel to Top of PCB	(via pins 1	or Edge
	OI PUD	and 2)	Lit
Blank	9.5mm / not applicable	Common	Array
2	8.9 mm	Common	Array
3	7.8 mm	Separate	Array
4	7.8 mm	Common	Array
5	9.5 mm	Separate	Array
6	7 mm	Common	Array
7	7 mm	Separate	Array
8	$6.4 \mathrm{\ mm}$	Common	Edge
9	6.4 mm	Separate	Edge
A	5.5 mm	Common	Edge
В	5.5 mm	Separate	Edge
D	6.0mm	Separate	Edge
\mathbf{E}	5.0mm	Separate	Edge
F	4.7mm	Common	Edge
G	3.7mm	Separate	$\check{\mathbf{EL}}$

10 = T: TN S: STN B: STN Blue G: STN Grey F: FSTN F2: FFSTN

11 = **P:** Positive N: Negative

12 = **R:** Reflective **M:** Transmissive **T:** Transflective

13 = **Backlight: Blank:** Reflective **L:** LED

14 = Backlight Colour: Y: Yellow-Green W: White B: Blue R: Red A: Amber O: Orange G: Green RGB: R.G.B.

15 = Driver Chip: Blank: Standard I: I²C T: Toshiba T6963C A: Avant SAP1024B R: Raio RA8835

16 = Voltage Variant: e.g. 3 = 3v

BOOKBINDING AREA

STANDARD DOC.

CONTENTS

PAGE 3/20

1.	GENERAL SPECIFICATIONS	Page 4
2.	MECHANICAL SPECIFICATIONS	Page 4
3.	ABSOLUTE MAXIMUM RATINGS	Page 4
4.	ELECTRONICAL CHARACTERISTIC	Page 4
5.	OPTICAL CHARACTERISTICS	Page 5
6.	ELECTRICAL SPECIFICATIONS	Page 6
7.	EXTERNAL DIMENSION	Page 8
	PIN ASSIGNMENT	
9.	POWER SUPPLY	Page 9
10.	REFLECTOR OF SCREEN AND DDRAM ADDRESS	Page 9
11.	INSTRUCTION TABLE	age 10
12.	INSTRUCTION DESCRIPTIONF	Page 11
13.	CGRAM	age 15
14.	DDRAM	age 15
15.	INITIALIZATION P	age 16
16.	INTERFACE TO MPU	age 18
17.	FONT MAP	age 19
18.	PACKING DETAIL	age 20

BOOKBINDING AREA	A		
PRODUCT SPEC.	MODE NO.	PAGE	4/20

1. GENERAL SPECIFICATIONS

ITEM	NOMINAL DIMENSIONS / AVAILABLE OPTIONS
DISPLAY FORMAT	20 Characters by 4 Lines
LCD PANEL OPTIONS	STN (Yellow-green color)
POLARIZER OPTIONS	Positive, Transflective
BACKLIGHT OPTIONS	Array type LED backlight (Yellow-green color)
VIEWING ANGLE OPTIONS	6:00 (Bottom)
TEMPERATURE RANGE OPTIONS	Wide temp. range (-20°C ~ 70°C)
CONTROLLERIC	SUNPLUS
DISPLAY DUTY	1/16
DRIVING BIAS	1/5

2. MECHANICAL SPECIFICATIONS

OVERALL SIZE	LED backlight v	LED backlight version: 77.0 x 47.0 x max 14.5				
VIEWING AREA	60.0W x 22.0H	mm	HOLE-HOLE	70.0W x 40.0H	mm	
CHARACTER SIZE	2.30W x 4.03H	mm	CHARACTER PITCH	0.48W x 0.48H	mm	
DOT SIZE	0.42W x 0.46H	mm	DOT PITCH	0.05W x 0.05H	mm	

3. ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	CONDITION	MIN	MAX	UNIT
POWER SUPPLY (LOGIC)	Vdd	25°C	-0.3	7.0	V
POWER SUPPLY (LCD)	V0	25°C	Vdd -13.5	Vdd +0.3	V
INPUT VOLTAGE	Vin	25°C	-0.3	Vdd +0.3	٧
OPERATING TEMPERATURE	Vopr		-20	70	°C
STORAGE TEMPERATURE	Vstg		-30	80	°C

4. ELECTRONICAL CHARACTERISTIC*

ITEM	SYMBOL	CONDITION	S			
ITEM	STWIBUL	CONDITION	MIN	TYP	MAX	UNIT
Input voltage	Vdd	+5V	4.7	5.0	5.5	V
Supply current	ldd	Vdd=5V		1.6		mA
Recommended LCD driving voltage for normal temp.		-20°C	4.40		5.00	
	Vdd - V0	0°C	4.35		4.80	
		25°C	4.30	4.50	4.70	V
Version module		50°C	4.15		4.65	
		70°C	4.00		4.50	
LED forward voltage	Vf	25°C	3.8	4.1	4.4	V
LED forward current	lf	25°C		150		mA
LED reverse Current	lr	25°C			150	μA
LED Peak wave length	λр	25°C If = 150mA	568		575	nm
LED illuminance (Without LCD)	Lv	25°C If = 150mA	190		230	cd/m²
LED life time		25°C If = 150mA	9K**			Hours


^{*} The above data are for reference only.


BOOKBINDING AREA			
PRODUCT SPEC.	MODE NO.	PAGE	5/20


5. OPTICAL CHARACTERISTIC


FOR TN TYPE LCD MODULE (Ta=25°C, Vdd=5.0V ± 0.25V)								
ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT		
VIEWING ANGLE	Ф2 – Ф1	K=4	17. 4	30			deg	
VIEWING ANGLE	Θ		25			ueg		
CONTRAST RATIO	K			2				
RESPONSE TIME(RISE)	T R			120	150	ms		
RESPONSE TIME(FALL)	T F			120	150	ms		

FOR STN TYPE LCD MODULE (TA=25 °C, Vdd=5.0V ± 0.25V)								
ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT		
VIEWING ANGLE	Ф2 – Ф1	K=4	1,7 ,4	40			doa	
VIEWING ANGLE	Θ		60			deg		
CONTRAST RATIO	K			6				
RESPONSE TIME(RISE)	T R			150	250	ms		
RESPONSE TIME(FALL)	TF	//		150	250	ms		









BOOKBINDING AREA	A.		
PRODUCT SPEC.	MODE NO.	PAGE	6/20

6. ELECTRICAL SPECIFICATIONS

6.1 DC CHARACTERISTICS (VDD = 4.5V to 5.5V, TA = 25 $^{\circ}$ C)

CHARACTERISTICS	SVMBOL		LIMIT		UNIT	TEST CONDITION
CHARACTERISTICS	STWIBOL	MIN.	TYP.	MAX.	UNII	TEST CONDITION
INPUT HIGH VOLTAGE	VIH1	2.2		Vdd	V	Pins (E. RS. R/W. DB0 - DB7)
INPUT LOW VOLTAGE	VIL1	-0.3		0.6	V	F
INPUT HIGH CURRENT	Іін	-2.0		2.0	μΑ	Pins (RS. R/W. DB0 - DB7)
INPUT LOW CURRENT	lıL	-20	-50	-100	μΑ	Vdd = 5.0V
OUTPUT HIGH VOLTAGE (TTL)	Vон1	2.4		Vdd	V	Iон = - 0.1mA Pins: DB0 - DB7
OUTPUT LOW VOLTAGE (TTL)	Vol1			0.4	V	IoL = 0.1mA Pins: DB0 - DB7

6.2 AC CHARACTERISTICS (VDD = 4.5V to 5.5V, TA = 25 $^{\circ}$ C)

Write mode


CHARACTERISTICS	CVMPOL	DP	LIMIT		UNIT	TEST CONDITION
CHARACTERISTICS	STWIBUL	MI <mark>N.</mark>	TYP.	MAX.	UNII	TEST CONDITION
ENABLE CYCLE TIME	tc	500		17	ns	Pin E
ENABLE PULSE WIDTH	tpw	230	150	1	ns	Pin E
ENABLE RISE/ FALL TIME	tr, tr	J <mark>-</mark> -		20	ns	Pin E
ADDRESS SETUP TIME	tsp1	40			ns	Pins RS, R/W, E
ADDRESS HOLD TIME	t _{HD1}	10			ns	Pins RS, R/W, E
DATA SETUP TIME	tsp2	80			ns	Pins: DB0 - DB7
DATA HOLD TIME	tHD2	10			ns	Pins: DB0 - DB7

Read mode


CHARACTERISTICS	CAMBOI		LIMIT		LINUT	TEST CONDITION
CHARACTERISTICS	STWIBUL	MIN.	TYP.	MAX.	UNIT	1E31 CONDITION
ENABLE CYCLE TIME	tc	500			ns	Pin E
ENABLE PULSE WIDTH	tpw	230			ns	Pin E
ENABLE RISE/ FALL TIME	tr, tr			20	ns	Pin E
ADDRESS SETUP TIME	tsp1	40			ns	Pins RS, R/W, E
ADDRESS HOLD TIME	tHD1	10			ns	Pins RS, R/W, E
DATA OUTPUT DELAY TIME	to			120	ns	Pins: DB0 - DB7
DATA HOLD TIME	tHD2	5			ns	Pins: DB0 - DB7

BOOKBINDING AREA	A		
PRODUCT SPEC.	MODE NO.	PAGE	7/20
0. 20.			

6.3.1 WRITE MODE TIMING DIAGRAM





6.3.2 READ MODE TIMING DIAGRAM




BOOKBINDING AREA			
PRODUCT SPEC.	MODE NO.	PAGE	8/20

7. EXTERNAL DIMENSIONS








BOOKBINDING AREA			
PRODUCT SPEC.	MODE NO.	PAGE	9/20

8.PIN ASSIGNMENT

PIN	SYMBOL	FUNCTION
1	Vss	GND
2	Vdd	Power supply for LCM (+5.0V)
3	V0	Contrast Adjust
4	RS	Register Select Signal
5	R/W	Data Read / Write
6	E	Enable Signal
7-14	DB0 - DB7	Data bus line
15	LED+	Power supply for BKL (+5.0V)
16	LED-	Power supply for BKL (0V)

9.POWER SUPPLY



10. REFLECTOR OF SCREEN AND DDRAM ADDRESS

Display position 1-1 1-2 1-3 1-4 1-5 1-6 1-7 1-8 1-9 1-10 DDRAM address 00 01 02 03 04 05 06 07 08 09 Display position 1-11 1-12 1-13 1-14 1-15 1-16 1-17 1-18 1-19 1-20 DDRAM address 0A 0B 0C 0D 0E 0F 10 11 12 13 DDRAM address 14 15 16 17 18 19 1A 1B 1C 1D Display position 3-11 3-12 3-13 3-14 3-15 3-16 3-17 3-18 3-19 3-20 DDRAM address 1E 1F 20 21 22 23 24 25 26 27 DDRAM address 40 41 42 43 44 45 46 47 48 49											
Display position 1-11 1-12 1-13 1-14 1-15 1-16 1-17 1-18 1-19 1-20 DDRAM address 0A 0B 0C 0D 0E 0F 10 11 12 13 Display position 3-1 3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-9 3-10 DDRAM address 14 15 16 17 18 19 1A 1B 1C 1D Display position 3-11 3-12 3-13 3-14 3-15 3-16 3-17 3-18 3-19 3-20 DDRAM address 1E 1F 20 21 22 23 24 25 26 27 DDRAM address 40 41 42 43 44 45 46 47 48 49 DDRAM address 4A 4B 4C 4D 4E 4F 50 51 52 53	Display position	1-1	1-2	1-3	1-4	1-5	1-6	1-7	1-8	1-9	1-10
DDRAM address 0A 0B 0C 0D 0E 0F 10 11 12 13 Display position 3-1 3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-9 3-10 DDRAM address 14 15 16 17 18 19 1A 1B 1C 1D DISPLAY position 3-11 3-12 3-13 3-14 3-15 3-16 3-17 3-18 3-19 3-20 DDRAM address 1E 1F 20 21 22 23 24 25 26 27 DDRAM address 40 41 42 43 44 45 46 47 48 49 Display position 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-20 DDRAM address 4A 4B 4C 4D 4E 4F 50 51 52 53	DDRAM address	00	01	02	03	04	05	06	07	08	09
Display position 3-1 3-2 3-3 3-4 3-5 3-6 3-7 3-8 3-9 3-10 DDRAM address 14 15 16 17 18 19 1A 1B 1C 1D Display position 3-11 3-12 3-13 3-14 3-15 3-16 3-17 3-18 3-19 3-20 DDRAM address 1E 1F 20 21 22 23 24 25 26 27 DDRAM address 40 41 42 43 44 45 46 47 48 49 Display position 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-20 DDRAM address 4A 4B 4C 4D 4E 4F 50 51 52 53 Display position 4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-9	Display position	1-11	1-12	1-13	1-14	1-15	1-16	1-17	1-18	1-19	1-20
DDRAM address 14 15 16 17 18 19 1A 1B 1C 1D Display position 3-11 3-12 3-13 3-14 3-15 3-16 3-17 3-18 3-19 3-20 DDRAM address 1E 1F 20 21 22 23 24 25 26 27 Display position 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 DDRAM address 40 41 42 43 44 45 46 47 48 49 Display position 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-20 DDRAM address 4A 4B 4C 4D 4E 4F 50 51 52 53 Display position 4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-9	DDRAM address	0A	0B	0C	0D	0E	0F	10	11	12	13
Display position 3-11 3-12 3-13 3-14 3-15 3-16 3-17 3-18 3-19 3-20 DDRAM address 1E 1F 20 21 22 23 24 25 26 27 Display position 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 DDRAM address 40 41 42 43 44 45 46 47 48 49 Display position 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-20 DDRAM address 4A 4B 4C 4D 4E 4F 50 51 52 53 Display position 4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-9 4-10 DDRAM address 54 55 56 57 58 59 5A 5B 5C	Display position	3-1	3-2	3-3	3-4	3-5	3-6	3-7	3-8	3-9	3-10
DDRAM address 1E 1F 20 21 22 23 24 25 26 27 Display position 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 DDRAM address 40 41 42 43 44 45 46 47 48 49 Display position 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-20 DDRAM address 4A 4B 4C 4D 4E 4F 50 51 52 53 Display position 4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-9 4-10 DDRAM address 54 55 56 57 58 59 5A 5B 5C 5D Display position 4-11 4-12 4-13 4-14 4-15 4-16 4-17 4-18 4-19	DDRAM address	14	15	16	17	18	19	1A	1B	1C	1D
Display position 2-1 2-2 2-3 2-4 2-5 2-6 2-7 2-8 2-9 2-10 DDRAM address 40 41 42 43 44 45 46 47 48 49 Display position 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-20 DDRAM address 4A 4B 4C 4D 4E 4F 50 51 52 53 Display position 4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-9 4-10 DDRAM address 54 55 56 57 58 59 5A 5B 5C 5D Display position 4-11 4-12 4-13 4-14 4-15 4-16 4-17 4-18 4-19 4-20	Display position	3-11	3-12	3-13	3-14	3-15	3-16	3-17	3-18	3-19	3-20
DDRAM address 40 41 42 43 44 45 46 47 48 49 Display position 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-20 DDRAM address 4A 4B 4C 4D 4E 4F 50 51 52 53 Display position 4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-9 4-10 DDRAM address 54 55 56 57 58 59 5A 5B 5C 5D Display position 4-11 4-12 4-13 4-14 4-15 4-16 4-17 4-18 4-19 4-20	DDRAM address	1E	1F	20	21	22	23	24	25	26	27
Display position 2-11 2-12 2-13 2-14 2-15 2-16 2-17 2-18 2-19 2-20 DDRAM address 4A 4B 4C 4D 4E 4F 50 51 52 53 Display position 4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-9 4-10 DDRAM address 54 55 56 57 58 59 5A 5B 5C 5D Display position 4-11 4-12 4-13 4-14 4-15 4-16 4-17 4-18 4-19 4-20	Display position	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8	2-9	2-10
DDRAM address 4A 4B 4C 4D 4E 4F 50 51 52 53 Display position 4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-9 4-10 DDRAM address 54 55 56 57 58 59 5A 5B 5C 5D Display position 4-11 4-12 4-13 4-14 4-15 4-16 4-17 4-18 4-19 4-20	DDRAM address	40	41	42	43	44	45	46	47	48	49
Display position 4-1 4-2 4-3 4-4 4-5 4-6 4-7 4-8 4-9 4-10 DDRAM address 54 55 56 57 58 59 5A 5B 5C 5D Display position 4-11 4-12 4-13 4-14 4-15 4-16 4-17 4-18 4-19 4-20	Display position	2-11	2-12	2-13	2-14	2-15	2-16	2-17	2-18	2-19	2-20
DDRAM address 54 55 56 57 58 59 5A 5B 5C 5D Display position 4-11 4-12 4-13 4-14 4-15 4-16 4-17 4-18 4-19 4-20	DDRAM address	4A	4B	4C	4D	4E	4F	50	51	52	53
Display position 4-11 4-12 4-13 4-14 4-15 4-16 4-17 4-18 4-19 4-20	Display position	4-1	4-2	4-3	4-4	4-5	4-6	4-7	4-8	4-9	4-10
	DDRAM address	54	55	56	57	58	59	5A	5B	5C	5D
DDRAM address 5E 5F 60 61 62 63 64 65 66 67	Display position	4-11	4-12	4-13	4-14	4-15	4-16	4-17	4-18	4-19	4-20
	DDRAM address	5E	5F	60	61	62	63	64	65	66	67

¹⁻¹ means first character of line 1 on screen

BOOKBINDING AREA	<u> </u>		
PRODUCT SPEC.	MODE NO.	PAGE	10/20

11. INSTRUCTION TABLE

Imp4				Inst	ructio	n Co	December 41	Execution				
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	Time(fosc= 270kHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write 20H to DDRAM set DDRAM address to 00H from AC	1.52ms
Return Home	0	0	0	0	0	0	0	0	1	1	Set DDRAM address to 00H from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.52ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and enable the shift of entire display	38 µs
Display ON/OFF Control	0	0	0	0	0	0	1	D	C	В	Set display(D) cursor(C) and blinking of cursor(B) on/off	38 µs
Cursor or Display Shift	0	0	0	0	0	1	s/c	R/L			Set cursor moving and display shift control bit, and the direction, without changing DDRAM data	38 µs
Function Set	0	0	0	0	1	DL	N	F	-	-	Set interface data length(DL:8bit/4bit), number of display line (N:2line/1line) and,display font type F:5X11dots / 5X8dots	38 µs
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter	38 µs
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter	38 µs
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF The contents of address counter can also be read	0 µs
Write Data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM)	38 µs
Read data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM)	38 µs

BOOKBINDING AREA			
PRODUCT SPEC.	MODE NO.	PAGE	11/20

12. INSTRUCTION DESCRIPTION

A. Clear Display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing 20H (space code) to all DDRAM address, and set DDRAM address to 00H into AC (address counter).

Return cursor to the original status, namely, bring the cursor to the left edge on the first line of the display.

Make the entry mode increment (I/D = HIGH)

B. Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	

Set DDRAM address to 00H into the address counter.

Return cursor to its original site and return display to its original status, if shifted.

Contents of DDRAM does not change.

C. Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

I/D:Increment /decrement of DDRAM address(cursor or blink)

I/D=High,cursor/blink moves to right and DDRAM address is increased by 1.

I/D=low,cursor/blink moves to left and DDRAM address is decreased by 1.

*CGRAM operates the same way as DDRAM, when reading from or writing to CGRAM.

SH:Shift of entire display

When DDRAM read (CGRAM read/write) operation or SH=Low,shifting of entire display is not performed.if SH=High, and DDRAM write operation,shift of entire display is performed according to I/D value(I/D=High,shift left, I/D=Low, shift right).

BOOKBINDING AREA

PRODUCT	MODE NO.	PAGE	12/20
SPEC.		PAGE	12/20

D. Display ON/OFF Control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

D:Display ON/OFF control bit

When D=High, entire display is turned on.

When D=Low, display is turned off, but display data remains in DDRAM.

C:Cursor ON/OFF control bit

When C=High, cursor is turned on.

When C=Low, cursor is disappeared in current display, but I/D register preserves its data.

B:Cursor Blink ON/OFF control bit

When B=High, cursor blink is on, which performs alternately between all the High data and display characters at the cursor position.

When B=Low ,blink is off.

E. Cursor or Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L		-

Shifting of right/left cursor position or display without writing or reading of display data.

This instruction is used to correct or search display data.

During 2-line mode display, cursor moves to the 2nd line after the 40th digit of the 1st line.

Note that display shift is performed simultaneously in all the lines.

When displayed data is shifted repeatedly, each line is shifted individually.

When display shift is performed, the contents of the address counter are not changed.

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by 1
0	1	Shift cursor to the right, AC is increased by 1
1	0	Shift all the display to the left,cursor moves according to the display
1	1	Shift all the display to the right, cursor moves according to the display

BOOKBINDING AREA

PRODUCT	MODE NO.	DAGE	13/20
SPEC.		PAGE	13/20

F. Function set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	N	F	-	-

DL:Interface data length control bit

When DL=High, it means 8-bit bus mode with MPU.

When DL=Low, it means 4-bit bus mode with MPU.

When 4-bit bus mode, it needs to transfer 4-bit data twice.

N:Display line number control bit

When N=Low, 1-line display mode is set.

When N=High, 2-line display mode is set.

F:Display font type control bit

When F=Low, 5x8 dots format display mode is set.

When F=High, 5x11 dots format display mode.

G. Set CGRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	_1/_	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

H. Set DDRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N=Low), DDRAM address is from 00H to 4FH In 2-line display mode(N=High), DDRAM address in the 1st line is from 00H to 27H and DDRAM address in the 2nd line is from 40H to 67H

PRODUCT MODE NO. PAGE 14/20

I. Read Busy Flag & Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether IC is in internal operation or not.

If BF is High, internal operation is in progress and shall wait until BF is to be Low, which by then the next instruction can be performed. In this instruction you and also read the value of the address counter.

J. Write data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, and CGRAM, is set by the previous address set instruction (DDRAM address set, CGRAM address set).

RAM set instruction can also determine the AC direction to RAM.

After write operation, the address is automatically increased /decreased by 1,according the entry mode.

K. Read data from RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that has been read first is invalid, as the direction of AC is not yet determined. If RAM data is read several times without RAM address instructions set before read operation, the correct RAM data can be obtained from the second. But the first data would be incorrect, as there is no time margin to transfer RAM data.

BOOKBINDING AREA			
PRODUCT SPEC.	MODE NO.	PAGE	15/20

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction, it also transfers RAM data to output data register.

After read operation, address counter is automatically increased/decreased by 1 according to the entry mode.

After CGRAM read operation, display shift may not be executed correctly.

Note:In case of RAM write operation,AC is increased/decreased by 1 as in read operation.

At this time,AC indicates the next address position, but only the previous data can be read by the read instruction.

13. RELATIONSHIP BETWEEN CHARACTER CODE AND CGRAM

		С	haı	act	er	COC	le		C	GR.	AM	Add	dre	SS			CG	RAI	M D	ata			Pattern
D	7 [D6	D5	D4	D3	D2	2 D1	D0	A5	A4	A3	A2	A1	A0	P7	P6	P5	P4	P3	P2	P1	P0	number
С)	0	0	0	Χ	0	0	0	0	0	0	0	0	0	Х	Χ	Χ	0	1	1	1	0	pattern 1
												0	0	1	Х	Χ	Х	1	0	0	0	1	
					:					:		0	1	0	Χ	Χ	Χ	1	0	0	0	1	
												0	1	1	X	X	X	1	1	1	1	1	
												1	0	0	X	X	X	1	0	0	0	1	
												1	0	1	Х	X	X	\ 1	0	0	0	1	
								Y				1	1	0	Х	X	X	1	0	0	0	1	
												1	1	1	X	X	X	0	0	0	0	0	
										7									$\int \int$	III			
								4															
0)	0	0	0	Х	1	1	1	0	0	0	0	0	0	Х	Х	Х	1	0	0	0	1	pattern8
						-	-	-				0	0	1	Х	Х	Х	1	0	0	0	1	p 3.333
					i							0	1	0	Х	Χ	Х	1	0	0	0	1	
												0	1	1	Х	Χ	Х	1	1	1	1	1	
												1	0	0	Х	Χ	Х	1	0	0	0	1	
												1	0	1	Х	Χ	Х	1	0	0	0	1	
												1	1	0	Х	Χ	Х	1	0	0	0	1	
												1	1	1	Х	Х	Χ	0	0	0	0	0	

14. DISPLAY DATA RAM(DDRAM)


DDRAM stores display data of maximum 80x8 bits(80 characters). DDRAM address is set in the address counter(AC) as a hexadecimal number

MSB						LSB
AC6	AC5	AC4	AC3	AC2	AC1	AC0

BOOKBINDING AREA			
PRODUCT SPEC.	MODE NO.	PAGE	16/20


15. INITIALIZATION

15.1 8-bit interface mode (Condition: fosc = 270KHZ)




	PRODUCT SPEC.	MODE NO.	PAGE	17/20
BOOKBIN	DING AREA			


15.2 4-bit interface mode (Condition: fosc = 270KHZ)



В	OOKBINDING AREA			
	PRODUCT	MODE NO.	DAGE	18/20
	SPEC.		PAGE	16/20

16.INTERFACE TO MPU





Data transfer is accomplished through 4 bus lines

from DB4 to DB7.(while the rest of 4 bus lines from DB0 to DB3 are not used.)

Data transfer is completed when 4-bits of data is transferred twice.(upper 4-bits of data, then lower 4-bits of data.)

Features

- 1. Interface to an 8-bit or 4-bit MPU is available.
- 2. 192 types of alphanumeric, symbols and special characters can be displayed with the built in character generator (ROM).
- 3. Other preferred characters can be displayed by character generator (RAM).
- 4. Various instructions may be programmed.
 - Clear display
 - Cursor at home
 - On/Off cursor
 - Blink character
 - Shift display
 - Shift cursor
 - Read/Write display data .etc.
- 5. Compact and light weight design which can easily be integrated into end products.
- 6. Single power supply +5V drive (except for extended temperature type).
- 7. Low power consumption.

PAGE	19/20
	PAGE

17. STANDARD FONT MAP

<u> </u>						<u> </u>	ı		I	I			I		
Upper 4bit Lower 4bit	LLLL	LLLH	LLHL		LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	НЬНН	HHLL	HHLH		
LLLL	CG RAM (1)														
LLLH	(2)														
LLHL	(3)														
LLHH	(4)														
LHLL	(5)														
LHLH	(6)														
LHHL	(7)														
LHHH	(8)														
HLLL	(1)														
HLLH	(2)														
HLHL	(3)														
HLHH	(4)														
HHLL	(5)													88888	
HHLH	(6)														
HHHL	(7)														
нннн	(8)														

ВС	OOKBINDING AREA			
	PRODUCT SPEC.	MODE NO.	PAGE	20/20


18. PACKING DETAIL

WITH LED BKL
45 PCS/BOX
10 BOXES/CARTON
450 PCS/CARTON
20.00 KGS/CTN(G.W.)
0.07 M ³ /CARTON

WITHOUT LED BKL
45 PCS/BOX
10 BOXES/CARTON
450 PCS/CARTON
18.00 KGS/CTN(G.W.)
0.07 M ³ /CARTON

NOTE

- 1. The weight is estimated for reference only.
- 2. Packing detail may be changed without notice.



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for midas manufacturer:

Other Similar products are found below:

MCT070LA12W1024600LML MCOT128064BY-WM MCOB21609AV-EWP MC42004A6W-SPTLY MC22008B6W-SPR MCT035G12W320240LML MC11605A6WR-SPTLY-V2 MC21605H6W-BNMLW-V2 MCOT048064A1V-YI MCT101E0CW1280800LMLIPS MCT104A0W1024768LML MCT070Z0W800480LML MCT0144C6W128128PML MCIB-16-LVDS-CABLE MC41605A6W-FPTLA-V2 MCOT128064UA1V-WM MCT101E0TW1280800LMLIPS MCT150B0W1024768LML MCT050HDMI-A-RTP MCT050HDMI-A-CTP MCT070Z0TW1W800480LML MCT050ACA0CW800480LML MC42008A6W-SPTLY MC42005A12W-VNMLY MC42005A12W-VNMLG MCT052A6W480128LML MC21605A6WK-BNMLW-V2 MCOT256064A1A-BM MCOT22005A1V-EYM MC20805A12W-VNMLG MC21605B6WD-BNMLW-V2 MC22405A6WK-BNMLW-V2 MC41605A6WK-FPTLW-V2 MCT101HDMI-A-RTP MCT024L6W240320PML MCCOG21605D6W-FPTLWI MC21605A6WD-SPTLY-V2 MC22005A6WK-BNMLW-V2 MC24005AA6W9-BNMLW-V2 MC42004A6WK-SPTLY-V2 MC11609A6W-SPTLY-V2 MC0T064048A1V-YM MCOT128064BY-BM MCCOG128064B12W-FPTLRGB MC11609A6W-SPR-V2 MC21605H6WK-BNMLW-V2 MCOT128064E1V-BM MCT070HDMI-B-RTP MDT5000C MCCOG42005A6W-BNMLWI