

Addendum

HC908LJ12AD/D
Rev. 0, 6/2003

Addendum to
MC68HC908LJ12
Technical Data

This addendum provides information to the following MCU devices:

- **MC68HLC908LJ12** (see page 1)
- **MC68HC08LJ12** (see page 9)

The entire *MC68HC908LJ12 Technical Data*, Rev. 2 (Motorola document number MC68HC908LJ12/D) applies to these two devices, with exceptions outlined in this addendum.

Amendments to *MC68HC908LJ12/D*, Rev. 2, are documented on page 13.

MC68HLC908LJ12

The MC68HLC908LJ12 is a low-voltage version of the MC68HC908LJ12, with an operating voltage range of 2.4 to 3.3V.

FLASH Memory

The FLASH memory can be read at operating voltages from 2.4 to 3.3V. Program or erase operations require a minimum operating voltage of 2.7V.

Low-Voltage Inhibit (LVI)

The LVI module is not designed for the MC68HLC908LJ12. After an MCU reset, the LVI module is disabled (LVIPWRD = 1 in CONFIG1). The LVIPWRD bit should be left as logic 1 (the default setting).

Electrical Specifications

Electrical specifications for the MC68HLC908LJ12 device are given in the following tables.

Functional Operating Range

Table 1. Operating Range

| Characteristic | Symbol | Value | | Unit |
|---|----------|------------|------------|------|
| Operating temperature range | T_A | -40 to +85 | | °C |
| Operating voltage range | V_{DD} | 2.4 to 2.7 | 2.7 to 3.3 | V |
| Maximum internal operating frequency | f_{OP} | 2 | 4 | MHz |
| Operating voltage for FLASH memory program and erase operations | V_{DD} | 2.7 to 3.3 | | V |

DC Electrical Characteristics

Table 2. DC Electrical Characteristics (2.4 to 2.7V)

| Characteristic ⁽¹⁾ | Symbol | Min | Typ ⁽²⁾ | Max | Unit | |
|---|----------|---------------------|--------------------|---------------------|------|---|
| Output high voltage ($I_{LOAD} = -1.0$ mA) All ports | V_{OH} | $V_{DD}-0.4$ | — | — | V | |
| Output low voltage ($I_{LOAD} = 0.8$ mA) All ports ($I_{LOAD} = 4.0$ mA) PTB2-PTB5 ($I_{LOAD} = 10.0$ mA) PTB0/TxD-PTB1 | V_{OL} | — | — | 0.4 | V | |
| Input high voltage All ports, \overline{RST} , \overline{IRQ} , OSC1 | V_{IH} | $0.7 \times V_{DD}$ | — | V_{DD} | V | |
| Input low voltage All ports, \overline{RST} , \overline{IRQ} , OSC1 | V_{IL} | V_{SS} | — | $0.3 \times V_{DD}$ | V | |
| V_{DD} supply current | | | | | | |
| Run ⁽³⁾ , $f_{OP} = 2$ MHz with all modules on | I_{DD} | — | — | 5.2 | mA | |
| with ADC on | | — | — | 3.8 | mA | |
| with ADC off | | — | — | 2.8 | mA | |
| Wait ⁽⁴⁾ , $f_{OP} = 2$ MHz (all modules off) | | — | — | 2.3 | mA | |
| Stop, $f_{OP} = 8$ kHz ⁽⁵⁾ | | — | — | — | — | — |
| 25°C (with OSC, RTC, LCD ⁽⁶⁾ , LVI on) | | — | — | 200 | µA | |
| 25°C (with OSC, RTC, LCD ⁽⁶⁾ on) | | — | — | 27 | µA | |
| 25°C (with OSC, RTC on) | | — | — | 15 | µA | |
| 25°C (all modules off) | — | — | 1 | µA | | |
| Digital I/O ports Hi-Z leakage current All ports, \overline{RST} | I_{IL} | — | — | ± 10 | µA | |

Table 2. DC Electrical Characteristics (2.4 to 2.7V) (Continued)

| Characteristic ⁽¹⁾ | Symbol | Min | Typ ⁽²⁾ | Max | Unit |
|--|--------------------------------------|----------------------------|--------------------|--------------------------|--------------------------|
| Input current $\overline{\text{IRQ}}$ | I_{IN} | — | — | ± 1 | μA |
| Capacitance Ports (as input or output) | C_{OUT} C_{IN} | — — | — — | 12 8 | pF |
| POR re-arm voltage ⁽⁷⁾ | V_{POR} | 0 | — | 100 | mV |
| POR rise-time ramp rate ⁽⁸⁾ | R_{POR} | 0.02 | — | — | V/ms |
| Monitor mode entry voltage (at $\overline{\text{IRQ}}$ pin) | V_{HI} | $1.5 \times V_{\text{DD}}$ | — | $2 \times V_{\text{DD}}$ | V |
| Pullup resistors ⁽⁹⁾ PTA0–PTA3, PTD4–PTD7 configured as KBI0–KBI7 $\overline{\text{RST}}$, $\overline{\text{IRQ}}$ | R_{PU1} R_{PU2} | — — | 25 27 | — — | k Ω k Ω |

- $V_{\text{DD}} = 2.4$ to 2.7 Vdc, $V_{\text{SS}} = 0$ Vdc, $T_A = T_L$ to T_H , unless otherwise noted.
- Typical values reflect average measurements at midpoint of voltage range, 25°C only.
- Run (operating) I_{DD} measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. $C_L = 20$ pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run I_{DD} .
- Wait I_{DD} measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. $C_L = 20$ pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects wait I_{DD} .
- The 8kHz clock is from a 32kHz clock input at OSC1, for the driving the RTC.
- LCD driver configured for low current mode.
- Maximum is highest voltage that POR is guaranteed.
- If minimum V_{DD} is not reached before the internal POR reset is released, $\overline{\text{RST}}$ must be driven low externally until minimum V_{DD} is reached.
- R_{PU1} and R_{PU2} are measured at $V_{\text{DD}} = 2.6\text{V}$.

Table 3. DC Electrical Characteristics (2.7 to 3.3V)

| Characteristic ⁽¹⁾ | Symbol | Min | Typ ⁽²⁾ | Max | Unit |
|--|-----------------|----------------------------|--------------------|----------------------------|------|
| Output high voltage ($I_{\text{LOAD}} = -1.0$ mA) All ports | V_{OH} | $V_{\text{DD}} - 0.4$ | — | — | V |
| Output low voltage ($I_{\text{LOAD}} = 0.8$ mA) All ports ($I_{\text{LOAD}} = 4.0$ mA) PTB2–PTB5 ($I_{\text{LOAD}} = 10.0$ mA) PTB0/TxD–PTB1 | V_{OL} | — | — | 0.4 | V |
| Input high voltage All ports, $\overline{\text{RST}}$, $\overline{\text{IRQ}}$, OSC1 | V_{IH} | $0.7 \times V_{\text{DD}}$ | — | V_{DD} | V |
| Input low voltage All ports, $\overline{\text{RST}}$, $\overline{\text{IRQ}}$, OSC1 | V_{IL} | V_{SS} | — | $0.3 \times V_{\text{DD}}$ | V |

Table 3. DC Electrical Characteristics (2.7 to 3.3V) (Continued)

| Characteristic ⁽¹⁾ | Symbol | Min | Typ ⁽²⁾ | Max | Unit |
|---|-------------------------------------|-----------------------|--------------------|---------------------|------|
| V _{DD} supply current | | | | | |
| Run ⁽³⁾ , f _{OP} = 4 MHz | | — | — | 8 | mA |
| with all modules on | | — | — | 6 | mA |
| with ADC on | | — | — | 5 | mA |
| with ADC off | | — | — | 3.5 | mA |
| Wait ⁽⁴⁾ , f _{OP} = 4 MHz (all modules off) | I _{DD} | — | — | 3.5 | mA |
| Stop, f _{OP} = 8 kHz ⁽⁵⁾ | | | | | |
| 25°C (with OSC, RTC, LCD ⁽⁶⁾ , LVI on) | | — | — | 280 | μA |
| 25°C (with OSC, RTC, LCD ⁽⁶⁾ on) | | — | — | 38 | μA |
| 25°C (with OSC, RTC on) | | — | — | 15 | μA |
| 25°C (all modules off) | | — | — | 1 | μA |
| Digital I/O ports Hi-Z leakage current | | | | | |
| All ports, \overline{RST} | I _{IL} | — | — | ± 10 | μA |
| Input current | | | | | |
| \overline{IRQ} | I _{IN} | — | — | ± 1 | μA |
| Capacitance | | | | | |
| Ports (as input or output) | C _{OUT} C _{IN} | — — | — — | 12 8 | pF |
| POR re-arm voltage ⁽⁷⁾ | V _{POR} | 0 | — | 100 | mV |
| POR rise-time ramp rate ⁽⁸⁾ | R _{POR} | 0.02 | — | — | V/ms |
| Monitor mode entry voltage (at \overline{IRQ} pin) | V _{HI} | 1.5 × V _{DD} | — | 2 × V _{DD} | V |
| Pullup resistors ⁽⁹⁾ | | | | | |
| PTA0–PTA3, PTD4–PTD7 configured as KBI0–KBI7 | R _{PU1} | — | 25 | — | kΩ |
| \overline{RST} , \overline{IRQ} | R _{PU2} | — | 27 | — | kΩ |

- V_{DD} = 2.7 to 3.3 Vdc, V_{SS} = 0 Vdc, T_A = T_L to T_H, unless otherwise noted.
- Typical values reflect average measurements at midpoint of voltage range, 25 °C only.
- Run (operating) I_{DD} measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. C_L = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects run I_{DD}.
- Wait I_{DD} measured using external square wave clock source. All inputs 0.2 V from rail. No dc loads. Less than 100 pF on all outputs. C_L = 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects wait I_{DD}.
- The 8kHz clock is from a 32kHz clock input at OSC1, for the driving the RTC.
- LCD driver configured for low current mode.
- Maximum is highest voltage that POR is guaranteed.
- If minimum V_{DD} is not reached before the internal POR reset is released, \overline{RST} must be driven low externally until minimum V_{DD} is reached.
- R_{PU1} and R_{PU2} are measured at V_{DD} = 3V.

Oscillator
Characteristics

Table 4. Oscillator Specifications (2.4 to 2.7V)

| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|-------------------|-----|--------------------------------|---------|------|
| Internal oscillator clock frequency | f _{ICLK} | — | See Figure 1 . | — | Hz |
| External reference clock to OSC1 ⁽¹⁾ | f _{OSC} | dc | — | 8M | Hz |
| Crystal reference frequency ⁽²⁾ | f _{XCLK} | | 32.768k | 4.9152M | Hz |
| Crystal load capacitance ⁽³⁾ | C _L | — | — | — | |
| Crystal fixed capacitance | C ₁ | — | 2 × C _L (25p) | — | F |
| Crystal tuning capacitance | C ₂ | — | 2 × C _L (25p) | — | F |
| Feedback bias resistor | R _B | — | 10M | — | Ω |
| Series resistor ⁽⁴⁾ | R _S | — | 100k | — | Ω |

1. No more than 10% duty cycle deviation from 50%.
2. Fundamental mode crystals only.
3. Consult crystal manufacturer's data.
4. Not Required for high frequency crystals.

Table 5. Oscillator Specifications (2.7 to 3.3V)

| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|-------------------|-----|--------------------------------|---------|------|
| Internal oscillator clock frequency | f _{ICLK} | — | See Figure 1 . | — | Hz |
| External reference clock to OSC1 ⁽¹⁾ | f _{OSC} | dc | — | 16M | Hz |
| Crystal reference frequency ⁽²⁾ | f _{XCLK} | | 32.768k | 4.9152M | Hz |
| Crystal load capacitance ⁽³⁾ | C _L | — | — | — | |
| Crystal fixed capacitance | C ₁ | — | 2 × C _L (25p) | — | F |
| Crystal tuning capacitance | C ₂ | — | 2 × C _L (25p) | — | F |
| Feedback bias resistor | R _B | — | 10M | — | Ω |
| Series resistor ⁽⁴⁾ | R _S | — | 100k | — | Ω |

1. No more than 10% duty cycle deviation from 50%.
2. Fundamental mode crystals only.
3. Consult crystal manufacturer's data.
4. Not Required for high frequency crystals.





Figure 1. Typical Internal Oscillator Frequency


ADC Electrical Characteristics

Table 6. ADC Electrical Characteristics (2.4 to 3.3V)


| Characteristic | Symbol | Min | Max | Unit | Notes |
|--------------------------------------|-------------------|----------------------------|------------------------|--------------------------|---|
| Supply voltage | V _{DDA} | 2.4 | 3.3 | V | |
| Input range | V _{ADIN} | 0 | V _{DDA} | V | V _{ADIN} ≤ V _{DDA} |
| Resolution | B _{AD} | 10 | 10 | bits | 1,024 counts |
| Absolute accuracy | A _{AD} | See Figure 2 and Figure 3. | | | Includes quantization. ±1 ADC count = ±0.5 LSB |
| ADC internal clock | f _{ADIC} | 32 k | 2 M | Hz | t _{ADIC} = 1/f _{ADIC} |
| Conversion range | R _{AD} | V _{REFL} | V _{REFH} | V | |
| ADC voltage reference high | V _{REFH} | — | V _{DDA} + 0.1 | V | |
| ADC voltage reference low | V _{REFL} | V _{SSA} - 0.1 | — | V | V _{SSA} is tied to V _{SS} internally. |
| Conversion time | t _{ADC} | 16 | 17 | t _{ADIC} cycles | |
| Sample time | t _{ADS} | 5 | — | t _{ADIC} cycles | |
| Monotonically | M _{AD} | Guaranteed | | | |
| Zero input reading | Z _{ADI} | 000 | 001 | HEX | V _{ADIN} = V _{REFL} |
| Full-scale reading | F _{ADI} | 3FC | 3FF | HEX | V _{ADIN} = V _{REFH} |
| Input capacitance | C _{ADI} | — | 20 | pF | Not tested. |
| Input impedance | R _{ADI} | 20M | — | Ω | Measured at 5V |
| V _{REFH} /V _{REFL} | I _{VREF} | — | 1.6 | mA | Not tested. |




(a) $V_{DD} = 2.4V$ at $-40^{\circ}C$




(d) $V_{DD} = 2.7V$ at $-40^{\circ}C$




(b) $V_{DD} = 2.4V$ at $25^{\circ}C$



(e) $V_{DD} = 2.7V$ at $25^{\circ}C$



(c) $V_{DD} = 2.4V$ at $85^{\circ}C$



(f) $V_{DD} = 2.7V$ at $85^{\circ}C$

Note: ADC performance increases with increase in operating voltage and temperature.

Figure 2. Typical ADC Accuracy (2.4V and 2.7V)




Figure 3. Typical ADC Accuracy (3V and 3.3V)

Memory
Characteristics

At an operating voltage of less than 2.7 V, the FLASH memory can only be read. Program and erase are achieved at an operating voltage of 2.7 to 3.3V. The program and erase parameters in the *MC68HC908LJ12 Technical Data* are for $V_{DD} = 2.7 \text{ to } 3.3\text{V}$ only.

MC68HLC908LJ12
Order Numbers

Table 7 shows the ordering numbers for the MC68HLC908LJ12.

Table 7. MC68HLC908LJ12 Order Numbers

| MC Order Number ⁽¹⁾ | Package | Operating Temperature Range |
|--------------------------------|-------------|-----------------------------|
| MC68HLC98LJ12CFB | 52-pin LQFP | -40 °C to +85 °C |
| MC68HLC98LJ12CPB | 64-pin LQFP | -40 °C to +85 °C |
| MC68HLC98LJ12CFU | 64-pin QFP | -40 °C to +85 °C |

1. The missing "0" in "908" is intentional.

MC68HC08LJ12

The MC68HC08LJ12 is the ROM part equivalent to the MC68HC908LJ12.

Table 8. Summary of MC68HC08LJ12 and MC68HC908LJ12 Differences

| | MC68HC08LJ12 | MC68HC908LJ12 |
|--|--|---|
| Operating voltages | — 5.0V ± 10% | 3.3V ± 10% 5.0V ± 10% |
| Memory (\$C000–\$EFFF) | 12,288 bytes ROM | 12,288 bytes FLASH |
| User vectors (\$FFD0–\$FFFF) | 48 bytes ROM | 48 bytes FLASH |
| Registers at \$FE08 and \$FF09 | Not used; locations are reserved. | FLASH related registers. \$FE08 — FLCR \$FF09 — FLBPR |
| Monitor ROM (\$FC00–\$FDFF and \$FE10–\$FFCF) | Used for testing purposes only. | Used for testing and FLASH programming/erasing. |
| Available packages | 52-pin LQFP 64-pin LQFP 64-pin QFP | 52-pin LQFP 64-pin LQFP 64-pin QFP |

MCU Block Diagram [Figure 4](#) shows the block diagram of the MC68HC08LJ12.

Memory Map The MC68HC08LJ128 has 12,288 bytes of user ROM from \$C000 to \$EFFF, and 48 bytes of user ROM vectors from \$FFD0 to \$FFFF. On the MC68HC908LJ12 these memory locations are FLASH memory.

[Figure 5](#) shows the memory map of the MC68HC08LJ12.

Reserved Registers The two registers at \$FE08 and \$FE09 are reserved locations on the MC68HC08LJ12.
On the MC68HC908LJ12, these two locations are the FLASH control register and the FLASH block protect register respectively.

Monitor ROM The monitor program (monitor ROM: \$FE10–\$FFCF and \$FC00–\$FDFF) on the MC68HC08LJ12 is for device testing only.




Figure 4. MC68HC08LJ12 Block Diagram

| | |
|-----------------------|--|
| \$0000 ↓ \$005F | I/O Registers 96 Bytes |
| \$0060 ↓ \$025F | RAM 512 Bytes |
| \$0260 ↓ \$BFFF | Unimplemented 48,544 Bytes |
| \$C000 ↓ \$EFFF | ROM 12,288 Bytes |
| \$F000 ↓ \$FBFF | Unimplemented 3,072 Bytes |
| \$FC00 ↓ \$FDFF | Monitor ROM 1 512 Bytes |
| \$FE00 | SIM Break Status Register (SBSR) |
| \$FE01 | SIM Reset Status Register (SRSR) |
| \$FE02 | Reserved |
| \$FE03 | SIM Break Flag Control Register (SBFCR) |
| \$FE04 | Interrupt Status Register 1 (INT1) |
| \$FE05 | Interrupt Status Register 2 (INT2) |
| \$FE06 | Interrupt Status Register 3 (INT3) |
| \$FE07 | Reserved |
| \$FE08 | Reserved |
| \$FE09 | Reserved |
| \$FE0A | Reserved |
| \$FE0B | Reserved |
| \$FE0C | Break Address Register High (BRKH) |
| \$FE0D | Break Address Register Low (BRKL) |
| \$FE0E | Break Status and Control Register (BRKSCR) |
| \$FE0F | LVI Status Register (LVISR) |
| \$FE10 ↓ \$FFCF | Monitor ROM 2 448 Bytes |
| \$FFD0 ↓ \$FFFF | ROM Vectors 48 Bytes |

Figure 5. MC68HC08LJ12 Memory Map

Electrical Specifications

Electrical specifications for the MC68HC908LJ12 apply to the MC68HC08LJ12 except for the parameters indicated below.

Functional Operating Range

Table 9. Operating Range

| Characteristic | Symbol | Value | Unit |
|-----------------------------|----------|------------|------|
| Operating temperature range | T_A | -40 to +85 | °C |
| Operating voltage range | V_{DD} | 5.0V ± 10% | V |

RAM Memory Characteristics

Table 10. Memory Characteristics

| Characteristic | Symbol | Min. | Max. | Unit |
|----------------------------|-----------|------|------|------|
| RAM data retention voltage | V_{RDR} | 1.3 | — | V |

Notes:

Since MC68HC08LJ12 is a ROM device, FLASH memory electrical characteristics do not apply.

MC68HC08LJ12 Order Numbers

These part numbers are generic numbers only. To place an order, ROM code must be submitted to the ROM Processing Center (RPC).

Table 11. MC68HC08LJ12 Order Numbers

| MC Order Number | Package | Operating Temperature Range |
|-----------------|-------------|-----------------------------|
| MC68HC08LJ12CFB | 52-pin LQFP | -40 °C to +85 °C |
| MC68HC08LJ12CPB | 64-pin LQFP | -40 °C to +85 °C |
| MC68HC08LJ12CFU | 64-pin QFP | -40 °C to +85 °C |

AMENDMENTS TO MC68HC908LJ12/D, REV. 2

5.0V DC Electrical Characteristics Pages 394 and 395, *Table 23-4 5.0V DC Electrical Characteristics* — Delete LVI typical values and correct note 6.

From:

| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|--------------------|------|------|------|------|
| Low-voltage inhibit, trip falling voltage | V _{TRIPF} | 4.00 | 4.32 | 4.70 | V |
| Low-voltage inhibit, trip rising voltage | V _{TRIPR} | 4.00 | 4.32 | 4.70 | V |

Notes:

6. LCD driver configured for high current mode.

To:

| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|--------------------|------|-----|------|------|
| Low-voltage inhibit, trip falling voltage | V _{TRIPF} | 4.00 | — | 4.70 | V |
| Low-voltage inhibit, trip rising voltage | V _{TRIPR} | 4.00 | — | 4.70 | V |

Notes:

6. LCD driver configured for low current mode.

3.3V DC Electrical Characteristics Pages 396 and 397, *Table 23-5 3.3V DC Electrical Characteristics* — Delete LVI typical values and correct note 6.

From:

| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|--------------------|------|------|------|------|
| Low-voltage inhibit, trip falling voltage | V _{TRIPF} | 2.40 | 2.57 | 2.88 | V |
| Low-voltage inhibit, trip rising voltage | V _{TRIPR} | 2.46 | 2.63 | 2.97 | V |

Notes:

6. LCD driver configured for high current mode.

To:

| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|--------------------|------|-----|------|------|
| Low-voltage inhibit, trip falling voltage | V _{TRIPF} | 2.40 | — | 2.88 | V |
| Low-voltage inhibit, trip rising voltage | V _{TRIPR} | 2.46 | — | 2.97 | V |

Notes:

6. LCD driver configured for low current mode.

Oscillator Characteristics

Page 398, **Table 23-8 5.0V Oscillator Specifications** and **Table 23-9 3.3V Oscillator Specifications** — Replace *Internal oscillator clock frequency* values.

From:

| Characteristic | Symbol | Min | Typ | Max | Unit |
|-------------------------------------|------------------|-----|-----|-----|------|
| Internal oscillator clock frequency | f_{CLK} | 46k | 47k | 48k | Hz |

| Characteristic | Symbol | Min | Typ | Max | Unit |
|-------------------------------------|------------------|-------|-------|-----|------|
| Internal oscillator clock frequency | f_{CLK} | 42.8k | 43.4k | 44k | Hz |

To: See **Figure 1 . Typical Internal Oscillator Frequency** on page 6 of this document.

— END —

HC908LJ12AD/D
Rev. 0
6/2003

**For More Information On This Product,
Go to: www.freescale.com**

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [8-bit Microcontrollers - MCU category](#):

Click to view products by [Freescale manufacturer](#):

Other Similar products are found below :

[009936B](#) [CY8C20524-12PVXIT](#) [CY8C28433-24PVXIT](#) [MB95F012KPFT-G-SNE2](#) [MB95F013KPMC-G-SNE2](#) [MB95F263KPF-G-SNE2](#)
[MB95F264KPFT-G-SNE2](#) [MB95F398KPMC-G-SNE2](#) [MB95F478KPMC2-G-SNE2](#) [MB95F562KPF-G-SNE2](#) [MB95F564KPF-G-SNE2](#)
[MB95F634KPMC-G-SNE2](#) [MB95F636KWQN-G-SNE1](#) [MB95F696KPMC-G-SNE2](#) [MB95F698KPMC1-G-SNE2](#) [MB95F698KPMC2-G-](#)
[SNE2](#) [MB95F698KPMC-G-SNE2](#) [MB95F818KPMC1-G-SNE2](#) [MC908JK1ECDWER](#) [MC9S08PA32AVLD](#) [MC9S08PT60AVLD](#)
[R5F1076CMSPV0](#) [R5F5631ECDFBV0](#) [C8051F389-B-GQ](#) [C8051F392-A-GMR](#) [ISD-ES1600_USB_PROG](#) [901015X](#) [S9S08SL8F1CTJR](#)
[STM8TL53G4U6](#) [PIC16F877-04/P-B](#) [R5F10Y17ASP#30](#) [CY8C3MFIDOCK-125](#) [403708R](#) [MB95F354EPF-G-SNE2](#) [MB95F564KPFT-G-](#)
[SNE2](#) [MB95F564KWQN-G-SNE1](#) [MB95F636KP-G-SH-SNE2](#) [MB95F636KPMC-G-SNE2](#) [MB95F694KPMC-G-SNE2](#) [MB95F778JPMC1-](#)
[G-SNE2](#) [MB95F818KPMC-G-SNE2](#) [MC908QY8CDWER](#) [MC9S08PT16AVLD](#) [MC9S08PT32AVLH](#) [MC9S08PT60AVLC](#)
[MC9S08PT60AVLH](#) [C8051F500-IQR](#) [400801H](#) [LC87F0G08AUJA-AH](#) [026923G](#)