

Midas Displays, Electra House, 32 Southtown Road, Great Yarmouth, Norfolk, NR31 0DU +44 (0)1493 602602 +44 (0)1493 665111 sales@midasdisplays.com www.midasdisplays.com

# Specification





Address: Telephone: Fax: Email: Website:

### Midas LCD Part Number System

MC	COG	132033	8 A	*	6	w	*	*	-	S	N	т	L	w	*	*
1	2	3	4	5	6	7	8	9	-	10	11	12	13	14	15	16
1	=	MC: Mida	as Compo	onents												
2	=	Blank: Co	OB (chip	on boa	rd) CO	<b>G</b> : chip	on glas	s								
3	=	No of dot	s	(e.g. 2	240064	= 240 x	: 64 dot	s)	(6	e.g. 216	05 = 2 :	x 16 5m	m C.H.	)		
4	=	Series														
5	=	Series Va	riant:	A to Z	Z – see	addendı	um									
6	=	<b>3:</b> 3 o'clo	ck	<b>6:</b> 6 o <sup>3</sup>	'clock	9	<b>)</b> : 9 o'cl	ock	1	<b>2</b> : 12 o'	clock					
7	=	S: Norma	ul (0 to +	50 deg	C) <b>W</b> :	Wide t	emp. (-	20 to +	- 70 de	gC)X	: Exten	ded ten	ър ( <b>-</b> 30 -	+ 80 De	gC)	
8	=	Character	r Set													
		Blank: St C: Chines CB: Chine H: Hebre K: Europ L: Englis M: Europ R: Cyrilli W: Europ U: Europ	e Simplif ese Big 5 w bean (std) h/Japano bean (En c pean (En	fied (Gr (Graph ) (Engli ese (spe glish/Sc glish/G	raphic l nic Disp sh/Ger cial) candina re <mark>ek</mark> )	Display plays or man/Fr wian)	lly) ench/G									
9	=	Bezel Hei	ight (whe	re appl	licable /	/ availa	ble)									
		Blank 2 3 4 5 6 7 8 9 A B D E F G	Top of 9.5mm applical 8.9 mm 7.8 mm 7.8 mm 7.8 mm 7 mm 7 mm 6.4 mm 5.5 mm 5.5 mm 6.0mm 4.7mm 3.7mm	of PCB / not ble	o Top	(via ar Cor Sep Cor Sep Cor Sep Cor Sep Sep Sep Sep	nmon pins 1 ad 2) nmon nmon parate nmon parate nmon parate nmon parate nmon parate nmon parate nmon parate	or l l An An An An An An E E E E E E E E E E	rray Edge Lit rray rray rray rray rray dge dge dge dge dge dge EL							
10	=	T: TN S:	STN B:	STN B	Blue <b>G</b> :	STN G	rey F:	FSTN	<b>F2:</b> F	FSTN						
11	=	P: Positiv	ve N: Ne	gative												
12	=	<b>R:</b> Reflec	tive M:	Transm	issive	<b>T:</b> Trar	sflectiv	/e								
13	=	Backlight	t: Blank	Reflec	tive L	: LED										
14	=	Backlight	t Colour:	Y: Ye	llow-G	reen W	White	е <b>В:</b> В	lue <b>R</b> :	Red A	: Ambe	er <b>0:</b> O1	ange <b>G</b>	: Green	RGB: 1	R.G.B.
15	=	Driver Ch	ււթ։	Blank	: Stand	lard l	[: I <sup>2</sup> C	T: Tos	hiba T	6963C	A: Av	ant SA	P1024B	<b>R:</b> R	laio RA	8835
				c												

16 = Voltage Variant: e.g. 3 = 3v

### Contents

- 1. Precautions in use of LCD Modules
- 2. General Specification
- 3. Absolute Maximum Ratings
- 4. Electrical Characteristics
- 5. Optical Characteristics
- 6. Interface Pin Function
- 7. Power Supply
- 8. Contour Drawing & Block Diagram
- 9. Function Description
- 10. Character Generator ROM Pattern
- 11. Instruction Table
- 12. Timing Characteristics
- 13. Initializing of LCM
- 14. Quality Assurance
- 15. Reliability

### **<u>1. Precautions in use of LCD Modules</u>**

- (1) Avoid applying excessive shocks to the module or making any alterations or modifications to it.
- (2) Don't make extra holes on the printed circuit board, modify its shape or change the components of LCD module.
- (3) Don't disassemble the LCM.
- (4) Don't operate it above the absolute maximum rating.
- (5) Don't drop, bend or twist LCM.
- (6) Soldering: only to the I/O terminals.
- (7) Storage: please storage in anti-static electricity container and clean environment.

### **2.** General Specification

Item	Dimension	Unit
Number of Characters	8 characters x 2 Lines	-
Module dimensions (Without LED Backlight)	25.0 x 17.5 x 4.3 (MAX)	mm
View area	21.0 x 9.0	mm
Active area	17.6 x 6.0	mm
Dot size	0.345 x 0.345	mm
Dot pitch	0.375 x 0.375	mm
Character size	1.845x 2.595	mm
Character pitch	2.25 x 3.405	mm
LCD type	STN, GRAY, Reflective	
Duty	1/16	
View direction	6 o'clock	
Backlight Type	none	

### **<u>3. Absolute Maximum Ratings</u>**

Ite	em	Symbol	Min	Max	Unit
Input Voltage		VI	-0.3	VDD+0.3	V
Supply Voltage For L	ogic	VDD-V <sub>SS</sub>	-0.3	7.0	V
Supply Voltage For L	CD	V <sub>DD</sub> -V <sub>0</sub>	Vdd-13.5	0	V
Normal Temperature	Operating Temp.	Тор	0	50	°C
LCM	Storage Temp.	Tstr	-20	70	°C

## **4. Electrical Characteristics**


Symbol	Condition	Min	Тур	Max	Unit
$V_{DD}$ - $V_{SS}$	1-11	4.5	5.0	5.5	V
V <sub>DD</sub> -V <sub>0</sub>	Ta=25°C	2.9	<mark>3.</mark> 4	3.9	V
V <sub>IH</sub>	0-P	0.7 V <sub>DD</sub>		V <sub>DD</sub>	V
V <sub>IL</sub>		V <sub>SS</sub>		0.3 V <sub>DD</sub>	V
I <sub>DD</sub>	V <sub>DD</sub> =5V	0.5	1.2	1.5	mA
	V <sub>DD</sub> -V <sub>SS</sub> V <sub>DD</sub> -V <sub>0</sub> V <sub>IH</sub> V <sub>IL</sub>	$ \begin{array}{c c} V_{DD}-V_{SS} & - \\ \hline V_{DD}-V_0 & Ta=25^{\circ}C \\ \hline V_{IH} & - \\ \hline V_{IL} & - \\ \end{array} $	V <sub>DD</sub> -V <sub>SS</sub> -         4.5           V <sub>DD</sub> -V <sub>0</sub> Ta=25°C         2.9           V <sub>II</sub> -         0.7 V <sub>DD</sub> V <sub>IL</sub> -         V <sub>SS</sub>	$V_{DD}-V_{SS}$ -     4.5     5.0 $V_{DD}-V_0$ Ta=25°C     2.9     3.4 $V_{IH}$ -     0.7 V_{DD}     - $V_{IL}$ -     Vss     -	$V_{DD}-V_{SS}$ -         4.5         5.0         5.5 $V_{DD}-V_0$ Ta=25°C         2.9         3.4         3.9 $V_{IH}$ -         0.7 V_{DD}         -         V_{DD} $V_{IL}$ -         Vss         -         0.3 V_{DD}

### 5. Optical Characteristics

Item	Symbol	Condition	Min	Тур	Max	Unit
View Angle	(V)θ	$CR \ge 2$	-20	_	35	deg
view Augre	(H)φ	$CR \ge 2$	-30	_	30	deg
Contrast Ratio	CR	_		3	-	_
Response Time	T rise	_	_	_	250	ms
	T fall	_	_	_	250	ms


Definition of Operation Voltage (Vop)

Definition of Response Time (Tr, Tf)



Conditions:

Operating Voltage: Vop Frame Frequency: 64 HZ Definition of viewing angle (CR  $\geq$  2) Viewing Angle (  $\theta$  '  $\phi):0^\circ$  '  $0^\circ$  Driving Waveform:  $1/N\,dut\,y,\,1/a$  bias




### **<u>6. Interface Pin Function</u>**

Pin No.	Symbol	Level	Description
1	V <sub>SS</sub>	0V	Ground
2	V <sub>DD</sub>	5.0V	Supply Voltage for logic
3	V0	(Variable)	Operating voltage for LCD
4	RS	H/L	H: DATA, L: Instruction code
5	R/W	H/L	H: Read (MPU $\rightarrow$ Module) L: Write (MPU $\rightarrow$ Module)
6	Е	H,H→L	Chip enable signal
7	DB0	H/L	Data bit 0
8	DB1	H/L	Data bit 1
9	DB2	H/L	Data bit 2
10	DB3	H/L	Data bit 3
11	DB4	H/L	Data bit 4
12	DB5	H/L	Data bit 5
13	DB6	H/L	Data bit 6
14	DB7	H/L	Data bit 7
15	NC		No Connection
16	NC		No Connection

### 7. Power Supply


### SINGLE SUPPLY VOLTAGE TYPE



Vdd-V0: LCD Driving Voltage VR: 10K - 20K



### 8. Contour Drawing & Block Diagram



### 9. Function Description

The LCD display Module is built in a LSI controller, the controller has two 8-bit registers, an instruction register (IR) and a data register (DR).

The IR stores instruction codes, such as display clear and cursor shift, and address information for display data RAM (DDRAM) and character generator (CGRAM). The IR can only be written from the MPU. The DR temporarily stores data to be written or read from DDRAM or CGRAM. When address information is written into the IR, then data is stored into the DR from DDRAM or CGRAM. By the register selector (RS) signal, these two registers can be selected.

RS	R/W	Operation
0	0	IR write as an internal operation (display clear, etc.)
0	1	Read busy flag (DB7) and address counter (DB0 to DB7)
1	0	Write data to DDRAM or CGRAM (DR to DDRAM or CGRAM)
1	1	Read data from DDRAM or CGRAM (DDRAM or CGRAM to DR)

Busy Flag (BF)


When the busy flag is 1, the controller LSI is in the internal operation mode and the next instruction will not be accepted. When RS=0 and R/W=1, the busy flag is output to DB7. The next instruction must be written after ensuring that the busy flag is 0.

Address Counter (AC)

The address counter (AC) assigns addresses to both DDRAM and CGRAM

#### Display Data RAM (DDRAM)

This DDRAM is used to store the display data represented in 8-bit character codes. Its extended capacity is 80×8 bits or 80 characters. Below figure is the relationship between DDRAM addresses and positions on the liquid crystal display.



Example: DDRAM addresses 4E

1	0	0	1	1	1	0
---	---	---	---	---	---	---

#### Display position DDRAM address

1	2	3	4	5	6	7	8
00							
40	41	42	43	44	45	46	47

2-Line by 8-Character Display

Character Generator ROM (CGROM)

The CGROM generate  $5 \times 8$  dot or  $5 \times 10$  dot character patterns from 8-bit character codes. See Table 2.

#### Character Generator RAM (CGRAM)

In CGRAM, the user can rewrite character by program. For  $5 \times 8$  dots, eight character patterns can be written, and for  $5 \times 10$  dots, four character patterns can be written.

Write into DDRAM the character code at the addresses shown as the left column of table 1. To show the character patterns stored in CGRAM.



#### Table.1

For 5 * 8 dot character patt	erns		
Character Codes (DDRAM data)	CGRAM Address	Character Patterns (CGRAM data)	
7 6 5 4 3 2 1 0	5 4 3 2 1 0	7 6 5 4 3 2 1 0	
High Low	High Low	High Low	
0 0 0 0 * 0 0 0	$\left \begin{array}{cccccccccccccccccccccccccccccccccccc$	*       *       *       0       0       0         *       *       *       0       0       0       0         *       *       *       0       0       0       0         *       *       *       0       0       0       0         *       *       *       0       0       0       0         *       *       *       0       0       0       0         *       *       *       0       0       0       0         *       *       *       0       0       0       0         *       *       *       0       0       0       0         *       *       *       0       0       0       0         *       *       *       0       0       0       0         *       *       *       0       0       0       0         *       *       *       0       0       0       0         *       *       *       0       0       0       0         *       *       *       0       0       0 <t< td=""><td>Character pattern(1) Cursor pattern Character pattern(2)</td></t<>	Character pattern(1) Cursor pattern Character pattern(2)
	1 1 1 0 0 0 0 0 1	* * * 0 0 0 0 0 0 * * * *	Cursor pattern
0 0 0 0 * 1 1 1		* * *	
For 5 <u>*</u> 10 do <mark>t c</mark> har <mark>acter</mark> pat	erns		
Character Codes (DDRAM data)	CGRAM Address	Character Patterns (CGRAM data)	
7 6 5 4 3 2 1 0 High Low	5 4 3 2 1 0 High Low	7 6 5 4 3 2 1 0 High Low	
High Low		H igh L ow	•
0 0 0 0 * 0 0 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Character pattern Cursor pattern
		* * * * * * * *	
L			

For 5 \* 8 dot character patte

🔳 : " High "

#### **<u>10. Character Generator ROM Pattern</u>**

#### Table.2

Upper 4 Lower Bits 4 Bits		0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
xxxx0000	CG RAM (1)			0	9	P	Ň	P					9	Ξ.	CC.	p
xxxx0001	(2)			1	A	Q	a	9				7	Ŧ	4	ä	q
xxxx0010	(3)		11	2	B	R	b	r			Γ	1	Ņ	X	ß	θ
xxxx0011	(4)		#	3	С	S	C	S			1	7	Ţ	Ð	ε	60
xxxx0100	(5)		\$	4	D	T	d	t			N.	Ι	ŀ	Þ	H	Ω
xxxx0101	(6)		Ż	5	E	U	e	u				7	<del>,</del>	1	G	ü
xxxx0110	(7)	5	8,	6	F	Ų	f	V	0	4	7	ħ	-		ρ	Σ
xxxx0111	(8)		2	7	G	Ŵ	9	W	F	Δ	7	ŧ	7	7	g	π
xxxx1000	(1)		Ç	8	H	X	h	Х		Ar	1	2	礻	ŋ	Ţ	X
xxxx1001	(2)		Σ	9	Ι	Y	1	9			Ċ	ን	J	Ib	-1	Ч
xxxx1010	(3)		*		J	Ζ	j	Z			I		ň	V	j	Ŧ
xxxx1011	(4)		+	;	K		k	{			7	ţ	F		X	Б
xxxx1100	(5)		,	ζ		¥	1				Þ	Ð	7	7	¢	Ħ
xxxx1101	(6)		-		М		Μ	}			L	Z	ኅ	2	Ł	÷
xxxx1110	(7)			$\rangle$	Ν	^	n	÷			3	t	ţ,	**	'n	
xxxx1111	(8)		/	?	0		0	÷			ŋ	9	7		ö	


### **<u>11. Instruction Table</u>**

				Ins	structio	on Cod	le					Execution time
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	(fosc=270Khz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write "00H" to DDRAM and set DDRAM address to "00H" from AC	1.53ms
Return Home	0	0	0	0	0	0	0	0	1		Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.53ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and enable the shift of entire display.	39µs
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Set display (D), cursor (C), and blinking of cursor (B) on/off control bit.	39µs
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	_	_	Set cursor moving and display shift control bit, and the direction, without changing of DDRAM data.	39µs
Function Set	0	0	0	0	1	DL	N	F	2	7	Set interface data length (DL:8-bit/4-bit), numbers of display line (N:2-line/1-line)and, display font type (F:5×11 dots/5×8 dots)	39µs
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter.	39µs
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter.	39µs
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF. The contents of address counter can also be read.	0µs
Write Data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM).	43µs
Read Data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM).	43µs

\* "-": disregard


### **12. Timing Characteristics**

### 12.1 Write Operation



Item	Symbol	Min	Тур	Max	Unit
Enable cy <mark>cle time</mark>	$t_{cycE}$	1200			ns
Enable pu <mark>lse</mark> width (high level)	PW <sub>EH</sub>	140		R	ns
Enable rise/fall time	t <sub>Er</sub> ,t <sub>Ef</sub>	-		25	ns
Address set-up time (RS, R/W to E)	t <sub>AS</sub>	0	202		ns
Address hold time	t <sub>AH</sub>	10	_	_	ns
Data set-up time	t <sub>DSW</sub>	40	_	_	ns
Data hold time	t <sub>H</sub>	10	_	_	ns

### 12.2 Read Operation




NOTE: \*VOL1 is assumed to be 0.8V at 2 MHZ operation.

Ta=25°C, VDD=5.0±0.5V


Item	Symbol	Min	Тур	Max	Unit
Enable cycle time	$t_{cycE}$	1200	_	_	ns
Enable pulse width (high level)	PW <sub>EH</sub>	140	(7)		ns
Enable ris <mark>e/fall time</mark>	t <sub>Er</sub> ,t <sub>Ef</sub>	Y		25	ns
Address s <mark>et-</mark> up time (RS, R/W to E)	t <sub>AS</sub>	0	BV	KP	ns
Address hold time	t <sub>AH</sub>	10		F	ns
Data delay time	t <sub>DDR</sub>	4	<u>YPS</u>	100	ns
Data hold time	t <sub>DHR</sub>	10	_	_	ns

#### 12.3 Timing Diagram of VDD against V0.


Power on sequence shall meet the requirement of Figure 4, the timing diagram of VDD against V0.



### **13. Initializing of LCM**



4-Bit Ineterface



8-Bit Ineterface

### **<u>14. Quality Assurance</u>**

Item	Defect	Judgment Criterion	Partition
1	Spots	A)ClearAcceptable Qty in active area $d \leq 0.1$ Disregard $0.1 < d \leq 0.2$ 6 $0.2 < d \leq 0.3$ 2 $0.3 < d$ 0Note: Including pin holes and defective dots which must be within one pixel size.B)UnclearAcceptable Qty in active area Disregard $d \leq 0.2$ Disregard $0.2 < d \leq 0.5$ 6 $0.5 < d \leq 0.7$ 2 $0.7 < d$ 0	Minor
2	Bubbles in Polarizer		Minor
3	Scratch	In accordance with spots cosmetic criteria. When the light reflects on the panel surface, the scratches are not to be remarkable.	Minor
4	All <mark>owable Density</mark>	Above defects should be separated more than 30mm each other.	Minor
5	Coloration	Not to be noticeable coloration in the viewing area of the LCD panels. Back-light type should be judged with back-light on state only.	Minor

Screen Cosmetic Criteria

### 15. Reliability

	haomity lest		
Environmental To	est	-	
Test Item	Content of Test	Test Condition	Applicable Standard
High Temperature storage	Endurance test applying the high storage temperature for a long time.	70°C 96hrs	
Low Temperature storage	Endurance test applying the high storage temperature for a long time.	-20°C 96hrs	
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	50°C 96hrs	
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	0°C 96hrs	
High Temperature/ Humidity Storage	Endurance test applying the high temperature and high humidity storage for a long time.	70°C, 90%RH 96hrs	
High Temperature/ Humidity Operation	Endurance test applying the electric stress (Voltage & Current) and temperature / humidity stress to the element for a long time.	50°C, 90%RH 96hrs	X
Temperature Cycle	Endurance test applying the low and high temperature cycle. -20°C 25°C 70°C 30min 5min 30min 1 cycle	-20°C →70°C 10 cycles	
Mechanical Test			
Vibration test	Endurance test applying the vibration during transportation and using.	10~22Hz →1.5mmp-p 22~500Hz→1.5G Total 0.5hrs	
Shock test	Constructional and mechanical endurance test applying the shock during transportation.	50G Half sign wave 11 msedc 3 times of each direction	

Content of Reliability Test

\*\*\*Supply voltage for logic system=5V. Supply voltage for LCD system =Operating voltage at 25°C

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for midas manufacturer:

Other Similar products are found below :

MCT070LA12W1024600LML MCOT128064BY-WM MCOB21609AV-EWP MC42004A6W-SPTLY MC22008B6W-SPR MCT035G12W320240LML MC11605A6WR-SPTLY-V2 MC21605H6W-BNMLW-V2 MCOT048064A1V-YI MCT101E0CW1280800LMLIPS MCT104A0W1024768LML MCT070Z0W800480LML MCT0144C6W128128PML MCIB-16-LVDS-CABLE MC41605A6W-FPTLA-V2 MCOT128064UA1V-WM MCT101E0TW1280800LMLIPS MCT150B0W1024768LML MCT050HDMI-A-RTP MCT050HDMI-A-CTP MCT070Z0TW1W800480LML MCT050ACA0CW800480LML MC42008A6W-SPTLY MC42005A12W-VNMLY MC42005A12W-VNMLG MCT052A6W480128LML MC21605A6WK-BNMLW-V2 MCOT256064A1A-BM MCOT22005A1V-EYM MC20805A12W-VNMLG MC21605B6WD-BNMLW-V2 MC22405A6WK-BNMLW-V2 MC41605A6WK-FPTLW-V2 MCT101HDMI-A-RTP MCT024L6W240320PML MCCOG21605D6W-FPTLWI MC21605A6WD-SPTLY-V2 MC22005A6WK-BNMLW-V2 MC24005AA6W9-BNMLW-V2 MC42004A6WK-SPTLY-V2 MC11609A6W-SPTLY-V2 MC0T064048A1V-YM MCOT128064BY-BM MCCOG128064B12W-FPTLRGB MC11609A6W-SPR-V2 MC21605H6WK-BNMLW-V2 MC0T128064E1V-BM MCT070HDMI-B-RTP MDT5000C MCCOG42005A6W-BNMLWI