



DOC.

#### DATASHEET STATEMENT

- 1. The following icons are absolutely designed by Midas independently in 2007-SEP. They are not in common use in the LCD industry yet but just used for marking out Midasproducts' characteristics quickly and simply without any special meaning. Midas reserves the composing right and copyright. No one else is allowed to adopt these icons without Midas approval.
- 2. The ISO9001 logo used in this document is authorized by SGS (www.sgs.com). Midas had already successfully passed the strict and professional ISO9001:2000 Quality Management System Certification and got the certificate (No.: CN07/00404)
- 3. The technologies/techniques/crafts which denoted by the following icons are not exclusively owned by Midas, but also shared by Midas LCD strategic cooperators, however all these technologies/techniques/crafts have been finally confirmed by Midas professional engineers and QC department.
- **4.** As the difference in test standard and test conditions, also Midas insufficient familiarity with the actual LCD using environment, all the referred information in this DATASHEET (including the icons) only have two functions:
  - 4.1: providing quick reference when you are judging whether or not the product meets your requirements.
  - 4.2: listing out definitely the tolerance.

SAMPLE APPROVAL document rather than consider this DATASHEET as the standard for judging whether or not the LCD meets your requirements. Once you instruct Midas to a mass-production without definite demand for providing sample before, Midas will disclaim all responsibility if the mass-production is proved not meeting with your requirements.

- **5.** The sequence of the icons is random and doesn't indicate the importance grade.
- **6.** Icons explanation

Midas 2006 version logo. Midas is an integrated manufacturer of flat panel display (FPD). Midas supplies TN, HTN, STN, FSTN monochrome LCD panel; COB, COG, TAB LCD module; and all kinds of LED backlight.



#### **FAST RESPONSE TIME**

This icon on the cover indicates the product is with high response speed; Otherwise not.



#### PROTECTION CIRCUIT

This icon on the cover indicates the product is with protection circuit; Otherwise not.



#### **HIGH CONTRAST**

This icon on the cover indicates the product is with high contrast; Otherwise not.



## LONG LIFE VERSION

This icon on the cover indicates the product is long life version (over 9K hours guaranteed); Otherwise not.



#### **WIDE VIEWING SCOPE**

This icon on the cover indicates the product is with wide viewing scope; Otherwise not.



#### **Anti UV VERSION**

This icon on the cover indicates the product is against UV line. Otherwise not.



#### **RoHS COMPLIANCE**

This icon on the cover indicates the product meets ROHS requirements; Otherwise not.



#### **OPERATION TEMPERATURE RANGE**

This icon on the cover indicates the operating temperature range (X-Y).



#### **3TIMEs 100% QC EXAMINATION**

This icon on the cover indicates the product has passed Midas thrice 100% QC.
Otherwise not.



#### TWICE SELECTION OF LED MATERIALS

This icon on the cover indicates the LED had passed Midas twice strict selection which promises the product's identical color and brightness; Otherwise not.



#### Vlcm = 3.0V

This icon on the cover indicates the product can work at 3.0V exactly; otherwise not.



#### N SERIES TECHNOLOGY (2008 developed)

New structure, new craft, new technology and new materials inside both LCD module and LCD panel to improve the "RainBow"

BOOKBINDING AREA						
	STANDARD DOC.	REVISION RECORD	PAGE	1/20		

		DOC.			
NO.	DATE	DESCRIPTION	ITEM	PAGE	APPROVE
1	2010.12	INITIAL ISSUED	ALL	ALL	Style &
•	2010112		7,22	7122	1/2/2/



## **Midas LCD Part Number System**

MC COG 132033 A \* 6 W \* \* - S N T L W \* \* 1 2 3 4 5 6 7 8 9 - 10 11 12 13 14 15 16

1 = MC: Midas Components

2 = **Blank:** COB (chip on board) **COG**: chip on glass

3 =No of dots (e.g.  $240064 = 240 \times 64 \text{ dots}$ ) (e.g.  $21605 = 2 \times 16 \text{ 5mm C.H.}$ )

4 = Series

5 = Series Variant: A to Z - see addendum

6 = **3:** 3 o'clock **6:** 6 o'clock **9:** 9 o'clock **12:** 12 o'clock

7 = S: Normal (0 to + 50 deg C) W: Wide temp. (-20 to + 70 deg C) X: Extended temp (-30 + 80 Deg C)

8 = Character Set

Blank: Standard (English/Japanese)

C: Chinese Simplified (Graphic Displays only)

CB: Chinese Big 5 (Graphic Displays only)

H: Hebrew

 $\textbf{K:} \ European \ (std) \ (English/German/French/Greek)$ 

L: English/Japanese (special)

M: European (English/Scandinavian)

R: Cyrillic

W: European (English/Greek)

U: European (English/Scandinavian/Icelandic)

9 = **Bezel Height** (where applicable / available)

	T C D 1 + . T	Common	Array
	Top of Bezel to Top of PCB	(via pins 1	or Edge
	01 FCB	and 2)	Lit
Blank	9.5mm / not applicable	Common	Array
2	8.9 mm	Common	Array
3	7.8 mm	Separate	Array
4	7.8 mm	Common	Array
5	9.5 mm	Separate	Array
6	7 mm	Common	Array
7	7 mm	Separate	Array
8	6.4 mm	Common	Edge
9	6.4 mm	Separate	Edge
A	5.5 mm	Common	Edge
В	5.5 mm	Separate	Edge
D	6.0mm	Separate	Edge
$\mathbf{E}$	5.0mm	Separate	Edge
F	4.7mm	Common	Edge
G	3.7mm	Separate	$\widetilde{\mathbf{EL}}$

10 = T: TN S: STN B: STN Blue G: STN Grey F: FSTN F2: FFSTN

11 = **P:** Positive **N**: Negative

12 = **R:** Reflective **M:** Transmissive **T:** Transflective

13 = Backlight: Blank: Reflective L: LED

14 = Backlight Colour: Y: Yellow-Green W: White B: Blue R: Red A: Amber O: Orange G: Green RGB: R.G.B.

15 = Driver Chip: Blank: Standard I: I<sup>2</sup>C T: Toshiba T6963C A: Avant SAP1024B R: Raio RA8835

16 = Voltage Variant: e.g. 3 = 3v

#### **BOOKBINDING AREA**

STANDARD DOC.

**CONTENTS** 

PAGE 3/20

1.	GENERAL SPECIFICATIONS	Page 4
2.	MECHANICAL SPECIFICATIONS	Page 4
3.	ABSOLUTE MAXIMUM RATINGS	Page 4
4.	ELECTRONICAL CHARACTERISTIC	Page 4
5.	OPTICAL CHARACTERISTICS	Page 5
6.	ELECTRICAL SPECIFICATIONS	Page 6
7.	EXTERNAL DIMENSION	Page 8
	PIN ASSIGNMENT	•
9.	POWER SUPPLY	Page 9
	REFLECTOR OF SCREEN AND DDRAM ADDRESS -	
11.	INSTRUCTION TABLE	Page 10
12.	INSTRUCTION DESCRIPTION	Page 11
13.	CGRAM	Page 15
4.4		
14.	DDRAM	
		Page 15
15.	DDRAM	Page 15 Page 16
15. 16.	DDRAM INITIALIZATION	Page 15 Page 16 Page 18

ВО	OKBINDING AREA	1		
	PRODUCT SPEC.	MODE NO.	PAGE	4/20

#### 1. GENERAL SPECIFICATIONS

ITEM	NOMINAL DIMENSIONS / AVAILABLE OPTIONS
DISPLAY FORMAT	16 Characters by 1 Line
LCD PANEL OPTIONS	FSTN (Silver-gray color)
POLARIZER OPTIONS	Positive, Transflective
BACKLIGHT OPTIONS	Edge type LED backlight (White color)
VIEWING ANGLE OPTIONS	6:00 ( Bottom )
TEMPERATURE RANGE OPTIONS	Wide temp. range ( -20°C ~ 70°C )
CONTROLLERIC	SUNPLUS
DISPLAY DUTY	1/16
DRIVING BIAS	1/5

#### 2. MECHANICAL SPECIFICATIONS

OVERALL SIZE	LED backlight v	LED backlight version: 122.0 x 33.0 x max 15.2				
VIEWING AREA	99.0W x 13.0H	mm	HOLE-HOLE	115.0W x 25.0H	mm	
CHARACTER SIZE	4.84W x 9.22H	mm	CHARACTER PITCH	1.16W	mm	
DOT SIZE	0.92W x 1.10H	mm	DOT PITCH	0.06W x 0.06H	mm	

#### 3. ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	CONDITION	MIN	MAX	UNIT
POWER SUPPL <mark>Y ( LOGIC</mark> )	Vdd	25°C	-0.3	7.0	V
POWER SUPPLY (LCD)	V0	25°C	Vdd -13.5	Vdd +0.3	V
INPUT VOLTAGE	Vin	25°C	-0.3	Vdd +0.3	٧
OPERATING TEMPERATURE	Vopr		-20	70	°C
STORAGE TEMPERATURE	Vstg		-30	80	°C

## 4. ELECTRONICAL CHARACTERISTIC\*

ITEM	SYMBOL	CONDITION	S1	STANDARD			
ITEM	STWIBUL	CONDITION	MIN	TYP	MAX	UNIT	
Input voltage	Vdd	+5V	4.7	5.0	5.5	V	
Supply current	ldd	Vdd=5V		1.4		mA	
		-20°C	4.50		5.00		
Recommended LCD driving		0°C	4.45		4.85		
voltage for normal temp.	Vdd - V0	25 <sup>°</sup> C	4.20	4.50	4.70	V	
Version module		50°C	4.15		4.65		
		70°C	4.00		4.60		
LED forward voltage	Vf	25 <sup>°</sup> C	2.9		3.4	V	
LED forward current	lf	25°C		15	20	mA	
LED reverse Current	lr	25°C		10		μA	
LED color range	X coordinate	25°C If = 15mA	0.25		0.28		
LED color range	Y coordinate	25°C If = 15mA	0.26		0.29		
LED illuminance (Without LCD)	Lv	25°C If = 15mA	180		210	cd/m²	
LED life time		25°C If = 15mA	9K**			Hours	

<sup>\*</sup> The above data are for reference only.


<sup>\*\*</sup> If you wanted to drive the LED BKL uninterruptedly exceed 12hours/day, you are not suggested this version


BOOKBINDING AREA			
PRODUCT SPEC.	MODE NO.	PAGE	5/20


#### 5. OPTICAL CHARACTERISTIC


FOR TN TYPE LCD MODULE (TA=25°C, Vdd=5.0V ± 0.25V)								
ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT		
VIEWING ANGLE	Ф2 – Ф1	K=4	30			deg		
	Θ	N=4	25			ueg		
CONTRAST RATIO	K			2				
RESPONSE TIME(RISE)	<b>T</b> R			120	150	ms		
RESPONSE TIME(FALL)	<b>T</b> F			120	150	ms		

FOR STN TYPE LCD MODULE (TA=25 °C, Vdd=5.0V ± 0.25V)								
ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT		
VIEWING ANGLE	Ф2 – Ф1	K=4	40			deg		
VIEWING ANGLE	Θ		60			ueg		
CONTRAST RATIO	K			6				
RESPONSE TIME(RISE)	<b>T</b> R			150	250	ms		
RESPONSE TIME(FALL)	TF			150	250	ms		









ВООК	BINDING AREA			
	PRODUCT SPEC.	MODE NO.	PAGE	6/20

#### 6. ELECTRICAL SPECIFICATIONS

# 6.1 DC CHARACTERISTICS ( VDD = 4.5V to 5.5V, TA = 25 $^{\circ}$ C )

CHARACTERISTICS	CVMPOL		LIMIT		UNIT	TEST CONDITION
CHARACTERISTICS	STWIDUL	MIN.	TYP.	MAX.	UNII	1E31 CONDITION
INPUT HIGH VOLTAGE	VIH1	2.2		Vdd	V	Pins ( E. RS. R/W. DB0 - DB7 )
INPUT LOW VOLTAGE	VIL1	-0.3		0.6	V	FIIIS ( E. N.S. N/W. DBU - DB1 )
INPUT HIGH CURRENT	Іін	-2.0		2.0	μΑ	Pins ( RS. R/W. DB0 - DB7 )
INPUT LOW CURRENT	lıL	-20	-50	-100	μΑ	Vdd = 5.0V
OUTPUT HIGH VOLTAGE (TTL)	Vон1	2.4		Vdd	V	Iон = - 0.1mA Pins: DB0 - DB7
OUTPUT LOW VOLTAGE (TTL)	Vol1			0.4	V	IoL = 0.1mA Pins: DB0 - DB7

## 6.2 AC CHARACTERISTICS ( VDD = 4.5V to 5.5V, TA = 25°C )

#### Write mode


CHADACTEDISTICS	CYMPOL		LIMIT		LINUT	TEST CONDITION
CHARACTERISTICS	STINIBUL	MIN.	TYP.	MAX.	UNIT	TEST CONDITION
ENABLE CYCLE TIME	tc	<mark>500</mark>		/ // 4	ns	Pin E
ENABLE PULSE WIDTH	tpw	230			ns	Pin E
ENABLE RISE/ FALL TIME	tr, tr			20	ns	Pin E
ADDRESS SETUP TIME	tsp1	40			ns	Pins RS, R/W, E
ADDRESS HOLD TIME	tHD1	10			ns	Pins RS, R/W, E
DATA SETUP TIME	tsp2	80			ns	Pins: DB0 - DB7
DATA HOLD TIME	tHD2	10			ns	Pins: DB0 - DB7

## Read mode


CHARACTERISTICS	CAMBOI		LIMIT		LINUT	TEST CONDITION
CHARACTERISTICS	STWIBUL	MIN.	TYP.	MAX.	UNIT	1E31 CONDITION
ENABLE CYCLE TIME	tc	500			ns	Pin E
ENABLE PULSE WIDTH	tpw	230			ns	Pin E
ENABLE RISE/ FALL TIME	tr, tr			20	ns	Pin E
ADDRESS SETUP TIME	tsp1	40			ns	Pins RS, R/W, E
ADDRESS HOLD TIME	tHD1	10			ns	Pins RS, R/W, E
DATA OUTPUT DELAY TIME	to			120	ns	Pins: DB0 - DB7
DATA HOLD TIME	tHD2	5			ns	Pins: DB0 - DB7

ВОО	KBINDING AREA			
	PRODUCT SPEC.	MODE NO.	PAGE	7/20

#### **6.3.1 WRITE MODE TIMING DIAGRAM**





#### 6.3.2 READ MODE TIMING DIAGRAM




BOOKBINDING AREA			
PRODUCT SPEC.	MODE NO.	PAGE	8/20

#### 7. EXTERNAL DIMENSIONS








BOOKBINDING AREA	1		
PRODUCT SPEC.	MODE NO.	PAGE	9/20

#### **8.PIN ASSIGNMENT**

PIN	SYMBOL	FUNCTION
1	Vss	GND
2	Vdd	Power supply for LCM (+5.0V)
3	V0	Contrast Adjust
4	RS	Register Select Signal
5	R/W	Data Read / Write
6	E	Enable Signal
7-14	DB0 - DB7	Data bus line
15	LED+	Power supply for BKL (+5.0V)
16	LED-	Power supply for BKL (0V)

#### **9.POWER SUPPLY**



#### 10. REFLECTOR OF SCREEN AND DDRAM ADDRESS

Display position         1-1         1-2         1-3         1-4         1-5         1-6         1-7         1-8           DDRAM address         00         01         02         03         04         05         06         07         08         09           Display position         0A         0B         0C         0D         0E         0F         10         11         12         13           Display position         14         15         16         17         18         19         1A         1B         1C         1D           Display position         1         15         16         17         18         19         1A         1B         1C         1D           Display position         1-9         1-10         1-11         1-12         1-13         1-14         1-15         1-16											
Display position         OA         OB         OC         OD         OE         OF         10         11         12         13           Display position         DDRAM address         14         15         16         17         18         19         1A         1B         1C         1D           Display position         DDRAM address         1E         1F         20         21         22         23         24         25         26         27           Display position         1-9         1-10         1-11         1-12         1-13         1-14         1-15         1-16           DDRAM address         40         41         42         43         44         45         46         47         48         49           Display position         DDRAM address         4A         4B         4C         4D         4E         4F         50         51         52         53           Display position         DDRAM address         54         55         56         57         58         59         5A         5B         5C         5D           Display position         DDRAM address         54         55         56         57         58	Display p <mark>osi</mark> tion	1-1	1-2	1-3	1-4	1-5	1-6	1-7	1-8		
DDRAM address         0A         0B         0C         0D         0E         0F         10         11         12         13           Display position         DDRAM address         14         15         16         17         18         19         1A         1B         1C         1D           Display position         DDRAM address         1E         1F         20         21         22         23         24         25         26         27           Display position         1-9         1-10         1-11         1-12         1-13         1-14         1-15         1-16           DDRAM address         40         41         42         43         44         45         46         47         48         49           Display position         DDRAM address         4A         4B         4C         4D         4E         4F         50         51         52         53           Display position         DDRAM address         54         55         56         57         58         59         5A         5B         5C         5D           Display position         Total content of the	DDRAM address	00	01	02	03	04	05	06	07	08	09
Display position         14         15         16         17         18         19         1A         1B         1C         1D           Display position         1E         1F         20         21         22         23         24         25         26         27           Display position         1-9         1-10         1-11         1-12         1-13         1-14         1-15         1-16	Display position								!		i !
DDRAM address         14         15         16         17         18         19         1A         1B         1C         1D           Display position         1E         1F         20         21         22         23         24         25         26         27           Display position         1-9         1-10         1-11         1-12         1-13         1-14         1-15         1-16	DDRAM address	0A	0B	0C	0D	0E	0F	10	11	12	13
Display position         1E         1F         20         21         22         23         24         25         26         27           Display position         1-9         1-10         1-11         1-12         1-13         1-14         1-15         1-16           DDRAM address         40         41         42         43         44         45         46         47         48         49           Display position         DDRAM address         4A         4B         4C         4D         4E         4F         50         51         52         53           Display position         DDRAM address         54         55         56         57         58         59         5A         5B         5C         5D           Display position         Display position         B         50         57         58         59         5A         5B         5C         5D	Display position										
DDRAM address         1E         1F         20         21         22         23         24         25         26         27           Display position         1-9         1-10         1-11         1-12         1-13         1-14         1-15         1-16	DDRAM address	14	15	16	17	18	19	1A	1B	1C	1D
Display position         1-9         1-10         1-11         1-12         1-13         1-14         1-15         1-16           DDRAM address         40         41         42         43         44         45         46         47         48         49           Display position         DDRAM address         4A         4B         4C         4D         4E         4F         50         51         52         53           Display position         DDRAM address         54         55         56         57         58         59         5A         5B         5C         5D           Display position	Display position										
DDRAM address         40         41         42         43         44         45         46         47         48         49           Display position         DDRAM address         4A         4B         4C         4D         4E         4F         50         51         52         53           Display position         DDRAM address         54         55         56         57         58         59         5A         5B         5C         5D           Display position         Display positio	DDRAM address	1E	1F	20	21	22	23	24	25	26	27
Display position         Jumple         <	Display position	1-9	1-10	1-11	1-12	1-13	1-14	1-15	1-16		
DDRAM address         4A         4B         4C         4D         4E         4F         50         51         52         53           Display position         DDRAM address         54         55         56         57         58         59         5A         5B         5C         5D           Display position         Display position	DDRAM address	40	41	42	43	44	45	46	47	48	49
Display position  DDRAM address 54 55 56 57 58 59 5A 5B 5C 5D  Display position	Display position		! !			 	 				
DDRAM address 54 55 56 57 58 59 5A 5B 5C 5D  Display position	DDRAM address	4A	4B	4C	4D	4E	4F	50	51	52	53
Display position	Display position		<u> </u>					<u></u>	<u></u>		<u> </u>
	DDRAM address	54	55	56	57	58	59	5A	5B	5C	5D
DDRAM address 5E 5F 60 61 62 63 64 65 66 67									:		:
	Display position		i L	   	 	 	! L	 	 	 	 

<sup>1-1</sup> means first character of line 1 on screen

MODE NO.	PAGE	10/20
-	MODE NO.	MODE NO. PAGE

## 11. INSTRUCTION TABLE

Ima4···················		Instruction Code							December 41	Execution		
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	2 DB1 DB0		Description	Time(fosc= 270kHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write 20H to DDRAM set DDRAM address to 00H from AC	1.52ms
Return Home	0	0	0	0	0	0	0	0	1	1	Set DDRAM address to 00H from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.52ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and enable the shift of entire display	38 µs
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Set display(D) cursor(C) and blinking of cursor(B) on/off	38 µs
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	-	-/	Set cursor moving and display shift control bit, and the direction, without changing DDRAM data	38 µs
Function Set	0	0	0	0	1	DL	N	F	-	-	Set interface data length(DL:8bit/4bit), number of display line (N:2line/1line) and,display font type F:5X11dots / 5X8dots	38 µs
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter	38 µs
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter	38 µs
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF The contents of address counter can also be read	0 µs
Write Data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM)	38 µs
Read data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM)	38 µs

BOOKBINDING AREA			
PRODUCT	MODE NO.	PAGE	11/20
	PRODUCT SPEC.	PRODUCT MODE NO.	PRODUCT MODE NO.

#### 12. INSTRUCTION DESCRIPTION

## A. Clear Display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing 20H (space code) to all DDRAM address, and set DDRAM address to 00H into AC (address counter).

Return cursor to the original status, namely, bring the cursor to the left edge on the first line of the display.

Make the entry mode increment (I/D = HIGH)

## B. Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	4

Set DDRAM address to 00H into the address counter.

Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change.

## C. Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

## I/D:Increment /decrement of DDRAM address(cursor or blink)

I/D=High,cursor/blink moves to right and DDRAM address is increased by 1.

I/D=low,cursor/blink moves to left and DDRAM address is decreased by 1.

\*CGRAM operates the same way as DDRAM, when reading from or writing to CGRAM.

#### SH:Shift of entire display

When DDRAM read (CGRAM read/write) operation or SH=Low,shifting of entire display is not performed.if SH=High, and DDRAM write operation,shift of entire display is performed according to I/D value(I/D=High,shift left, I/D=Low, shift right).

# PRODUCT MODE NO. PAGE 12/20

## D. Display ON/OFF Control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

## D:Display ON/OFF control bit

When D=High, entire display is turned on.

When D=Low, display is turned off, but display data remains in DDRAM.

#### C:Cursor ON/OFF control bit

When C=High, cursor is turned on.

When C=Low, cursor is disappeared in current display ,but I/D register preserves its data.

#### **B:Cursor Blink ON/OFF control bit**

When B=High, cursor blink is on, which performs alternately between all the High data and display characters at the cursor position.

When B=Low ,blink is off.

## E. Cursor or Display Shift

RS	R/W	DB7	DB6	D <mark>B5</mark>	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	1.11	-

Shifting of right/left cursor position or display without writing or reading of display data.

This instruction is used to correct or search display data.

During 2-line mode display, cursor moves to the 2<sup>nd</sup> line after the 40<sup>th</sup> digit of the 1<sup>st</sup> line.

Note that display shift is performed simultaneously in all the lines.

When displayed data is shifted repeatedly, each line is shifted individually.

When display shift is performed, the contents of the address counter are not changed.

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by 1
0	1	Shift cursor to the right, AC is increased by 1
1	0	Shift all the display to the left,cursor moves according to the display
1	1	Shift all the display to the right, cursor moves according to the display

## BOOKBINDING AREA

PRODUCT	MODE NO.	PAGE	42/20
SPEC.		PAGE	13/20

## F. Function set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	N	F	-	-

## DL:Interface data length control bit

When DL=High, it means 8-bit bus mode with MPU.

When DL=Low, it means 4-bit bus mode with MPU.

When 4-bit bus mode, it needs to transfer 4-bit data twice.

## N:Display line number control bit

When N=Low, 1-line display mode is set.

When N=High, 2-line display mode is set.

## F:Display font type control bit

When F=Low, 5x8 dots format display mode is set.

When F=High, 5x11 dots format display mode.

## G. Set CGRAM Address

RS	R/W	DB7	DB6	D <mark>B5</mark>	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

## H. Set DDRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N=Low), DDRAM address is from 00H to 4FH In 2-line display mode(N=High), DDRAM address in the 1<sup>st</sup> line is from 00H to 27H and DDRAM address in the 2<sup>nd</sup> line is from 40H to 67H

# PRODUCT MODE NO. PAGE 14/20

## I. Read Busy Flag & Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether IC is in internal operation or not .

If BF is High, internal operation is in progress and shall wait until BF is to be Low, which by then the next instruction can be performed. In this instruction you and also read the value of the address counter.

## J. Write data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, and CGRAM, is set by the previous address set instruction (DDRAM address set, CGRAM address set).

RAM set instruction can also determine the AC direction to RAM.

After write operation, the address is automatically increased /decreased by 1,according the entry mode.

## K. Read data from RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that has been read first is invalid, as the direction of AC is not yet determined. If RAM data is read several times without RAM address instructions set before read operation, the correct RAM data can be obtained from the second. But the first data would be incorrect, as there is no time margin to transfer RAM data.

BOOKBINDING AREA	A		
PRODUCT SPEC.	MODE NO.	PAGE	15/20

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction, it also transfers RAM data to output data register.

After read operation, address counter is automatically increased/decreased by 1 according to the entry mode.

After CGRAM read operation, display shift may not be executed correctly.

Note:In case of RAM write operation,AC is increased/decreased by 1 as in read operation.

At this time,AC indicates the next address position, but only the previous data can be read by the read instruction.

#### 13. RELATIONSHIP BETWEEN CHARACTER CODE AND CGRAM

Character code	CGRAM Address	CGRAM Data	Pattern
D7 D6 D5 D4 D3 D2 D1 D0	A5 A4 A3 A2 A1 A0	P7 P6 P5 P4 P3 P2 P1 P0	number
0 0 0 0 x 0 0 0	0 0 0 0 0 0	x x x 0 1 1 1 0	pattern 1
	0 0 1	x x x 1 0 0 0 1	
i	0 1 0	x x x 1 0 0 0 1	
	0 1 1	x x x 1 1 1 1 1	
	1 0 0	x x x 1 0 0 0 1	
	1 0 1	x x x 1 0 0 0 1	
	1 1 0	x x x 1 0 0 0 1	
	1 1 1	x x x 0 0 0 0 0	
0 0 0 0 x 1 1 1	0 0 0 0 0 0	x x x 1 0 0 0 1	pattern8
	0 0 1	x x x 1 0 0 0 1	
	0 1 0	x x x 1 0 0 0 1	
	0 1 1	x x x 1 1 1 1 1	
	1 0 0	x x x 1 0 0 0 1	
	1 0 1	x x x 1 0 0 0 1	
	1 1 0	x x x 1 0 0 0 1	
	1 1 1	x x x 0 0 0 0 0	
<u> </u>	1	I I	

#### 14. DISPLAY DATA RAM(DDRAM)


DDRAM stores display data of maximum 80x8 bits(80 characters). DDRAM address is set in the address counter(AC) as a hexadecimal number

MSB						LSB
AC6	AC5	AC4	AC3	AC2	AC1	AC0

BOOKBINDING AREA			
PRODUCT SPEC.	MODE NO.	PAGE	16/20
01 20.			


#### 15. INITIALIZATION

#### 15.1 8-bit interface mode (Condition: fosc = 270KHZ)




BOOKBIN	DING AREA			
	PRODUCT SPEC.	MODE NO.	PAGE	17/20


#### 15.2 4-bit interface mode (Condition: fosc = 270KHZ)



ВО	OKBINDING AREA			
	PRODUCT	MODE NO.	DAGE	18/20
	SPEC.		PAGE	10/20

#### **16.INTERFACE TO MPU**





transferred twice.(upper 4-bits of data, then lower

#### **Features**

- 1. Interface to an 8-bit or 4-bit MPU is available.
- 2. 192 types of alphanumeric, symbols and special characters can be displayed with the built in character generator (ROM).

4-bits of data.)

- 3. Other preferred characters can be displayed by character generator (RAM).
- 4. Various instructions may be programmed.
  - Clear display
  - Cursor at home
  - On/Off cursor
  - Blink character
  - Shift display
  - Shift cursor
  - Read/Write display data .etc.
- 5. Compact and light weight design which can easily be integrated into end products.
- 6. Single power supply +5V drive (except for extended temperature type).
- 7. Low power consumption.

EA		
O I	DE NO.	19/20
J	JCT MO	JCT MODE NO.

## **17. STANDARD FONT MAP**

Upper															
4bit Lower 4bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	HHLH	
LLLL	CG RAM (1)														
LLLH	(2)														
LLHL	(3)														
LLHH	(4)														
LHLL	(5)														
LHLH	(6)														
LHHL	(7)														
LHHH	(8)														
HLLL	(1)														
HLLH	(2)														
HLHL	(3)														
HLHH	(4)														
HHLL	(5)														
HHLH	(6)														
HHHL	(7)														
нннн	(8)														

воок	BINDING AREA			
	PRODUCT SPEC.	MODE NO.	PAGE	20/20


#### **18. PACKING DETAIL**

WITH LED BKL
30 PCS/BOX
10 BOXES/CARTON
300 PCS/CARTON
18.00 KGS/CTN(G.W.)
0.07 M <sup>3</sup> /CARTON

WITHOUT LED BKL
30 PCS/BOX
10 BOXES/CARTON
300 PCS/CARTON
16.00 KGS/CTN(G.W.)
0.07 M³/CARTON

## NOTE

- 1. The weight is estimated for reference only.
- 2. Packing detail may be changed without notice.



## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

## Click to view similar products for midas manufacturer:

Other Similar products are found below:

MCT070LA12W1024600LML MCOT128064BY-WM MCOB21609AV-EWP MC42004A6W-SPTLY MC22008B6W-SPR MCT035G12W320240LML MC11605A6WR-SPTLY-V2 MC21605H6W-BNMLW-V2 MCOT048064A1V-YI MCT101E0CW1280800LMLIPS MCT104A0W1024768LML MCT070Z0W800480LML MCT0144C6W128128PML MCIB-16-LVDS-CABLE MC41605A6W-FPTLA-V2 MCOT128064UA1V-WM MCT101E0TW1280800LMLIPS MCT150B0W1024768LML MCT050HDMI-A-RTP MCT050HDMI-A-CTP MCT070Z0TW1W800480LML MCT050ACA0CW800480LML MC42008A6W-SPTLY MC42005A12W-VNMLY MC42005A12W-VNMLG MCT052A6W480128LML MC21605A6WK-BNMLW-V2 MCOT256064A1A-BM MCOT22005A1V-EYM MC20805A12W-VNMLG MC21605B6WD-BNMLW-V2 MC22405A6WK-BNMLW-V2 MC41605A6WK-FPTLW-V2 MCT101HDMI-A-RTP MCT024L6W240320PML MCCOG21605D6W-FPTLWI MC21605A6WD-SPTLY-V2 MC22005A6WK-BNMLW-V2 MC24005AA6W9-BNMLW-V2 MC42004A6WK-SPTLY-V2 MC11609A6W-SPTLY-V2 MC0T064048A1V-YM MCOT128064BY-BM MCCOG128064B12W-FPTLRGB MC11609A6W-SPR-V2 MC21605H6WK-BNMLW-V2 MCOT128064E1V-BM MCT070HDMI-B-RTP MDT5000C MCCOG42005A6W-BNMLWI