## ±15kV ESD-Protected, ±60V Fault-Protected, 10Mbps, Fail-Safe RS-485/J1708 Transceivers

#### **General Description**

The MAX3440E–MAX3444E fault-protected RS-485 and J1708 transceivers feature ±60V protection from signal faults on communication bus lines. Each device contains one differential line driver with three-state output and one differential line receiver with three-state input. The 1/4-unit-load receiver input impedance allows up to 128 transceivers on a single bus. The devices operate from a 5V supply at data rates of up to 10Mbps. True fail-safe inputs guarantee a logic-high receiver output when the receiver inputs are open, shorted, or connected to an idle data line.

Hot-swap circuitry eliminates false transitions on the data bus during circuit initialization or connection to a live backplane. Short-circuit current-limiting and thermal shutdown circuitry protect the driver against excessive power dissipation, and on-chip ±15kV ESD protection eliminates costly external protection devices.

The MAX3440E–MAX3444E are available in 8-pin SO and PDIP packages and are specified over industrial and automotive temperature ranges.

#### **Applications**

- RS-422/RS-485 Communications
- Industrial Networks
- Telecommunications Systems
- HVAC Controls

#### **Features**

- ±15kV ESD Protection
- ±60V Fault Protection
- Guaranteed 10Mbps Data Rate (MAX3441E/MAX3443E)
- Hot Swappable for Telecom Applications
- True Fail-Safe Receiver Inputs
- Enhanced Slew-Rate-Limiting Facilitates Error-Free Data Transmission (MAX3440E/MAX3442E/MAX3444E)
- Allow Up to 128 Transceivers on the Bus
- -7V to +12V Common-Mode Input Range
- Automotive Temperature Range (-40°C to +125°C)
- Industry-Standard Pinout

#### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX3440EESA+	-40°C to +85°C	8 SO
MAX3440EEPA+	-40°C to +85°C	8 PDIP
MAX3440EASA+	-40°C to +125°C	8 SO
MAX3440EAPA+	-40°C to +125°C	8 PDIP


<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

Ordering Information continued at end of data sheet.

#### Selector Guide

PART	TYPE	DATA RATE (Mbps)	LOW-POWER SHUTDOWN	RECEIVER/DRIVER ENABLE	TRANSCEIVERS ON BUS	HOT SWAP
MAX3440E	RS-485	0.25	No	Yes	128	Yes
MAX3441E	RS-485	2.5 to 10	No	Yes	128	Yes
MAX3442E	RS-485	0.25	Yes	Yes	128	Yes
MAX3443E	RS-485	2.5 to 10	Yes	Yes	128	Yes
MAX3444E	J1708	0.25	Yes	Yes	128	Yes (only RE)

## **Pin Configurations and Typical Operating Circuits**





## ±15kV ESD-Protected, ±60V Fault-Protected, 10Mbps, Fail-Safe RS-485/J1708 Transceivers

### **Absolute Maximum Ratings**

Voltages Referenced to GND	
V <sub>CC</sub>	+7V
FAULT, DE/RE, RE, DE, DE, DI, TXD0.3V to (V <sub>CC</sub> +	0.3V)
A, B (Note 1)	.±60V
RO0.3V to (V <sub>CC</sub> +	0.3V)
Short-Circuit Duration (RO, A, B)Conti	nuous
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
SO (derate 5.9mW/°C above +70°C)47	71mW
PDIP (derate 9.09mW/°C above +70°C)72	27mW

Operating Temperature Ranges	
MAX344_EE	40°C to +85°C
MAX344_EA	40°C to +125°C
Storage Temperature Range	65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

**Note 1:** A, B must be terminated with  $54\Omega$  or  $100\Omega$  to guarantee  $\pm 60V$  fault protection.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **DC Electrical Characteristics**

 $(V_{CC}$  = +4.75V to +5.25V,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $V_{CC}$  = +5V and  $T_A$  = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DRIVER						
Differential Driver Output	\/	Figure 1, $R_L = 100\Omega$	2		V <sub>CC</sub>	V
Differential Driver Output	V <sub>OD</sub>	Figure 1, $R_L = 54\Omega$	1.5		V <sub>CC</sub>	V
Change in Magnitude of Differential Output Voltage	ΔV <sub>OD</sub>	Figure 1, $R_L = 100\Omega$ or $54\Omega$ (Note 2)			0.2	V
Driver Common-Mode Output Voltage	V <sub>OC</sub>	Figure 1, $R_L = 100\Omega$ or $54\Omega$		V <sub>CC</sub> / 2	3	٧
Change in Magnitude of Common-Mode Voltage	ΔV <sub>OC</sub>	Figure 1, $R_L = 100\Omega$ or $54\Omega$ (Note 2)			0.2	V
DRIVER LOGIC	•		·			
Driver Input High Voltage	V <sub>DIH</sub>		2			V
Driver Input Low Voltage	V <sub>DIL</sub>				8.0	V
Driver Input Current	I <sub>DIN</sub>				±2	μA
Driver Short-Circuit Output Current		0V ≤ V <sub>OUT</sub> ≤ +12V			+350	mA
(Note 3)	losp	-7V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	-350			IIIA
Driver Short-Circuit Foldback	1	(V <sub>CC</sub> - 1V) ≤ V <sub>OUT</sub> ≤ +12V (Note 3)	+25			mA
Output Current	losdf	-7V ≤ V <sub>OUT</sub> ≤ +1V (Note 3)			-25	IIIA
RECEIVER						
		V <sub>CC</sub> = GND, V <sub>A, B</sub> = 12V			250	
Input Current	I <sub>A,B</sub>	A, B V <sub>A, B</sub> = -7V			-150	μA
		V <sub>A, B</sub> = ±60V			±6	mA
Receiver Differential Threshold Voltage	V <sub>TH</sub>	-7V ≤ V <sub>CM</sub> ≤ +12V	-200		-50	mV
Receiver Input Hysteresis	$\Delta V_{TH}$			25		mV

### **DC Electrical Characteristics (continued)**

 $(V_{CC} = +4.75V \text{ to } +5.25V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
RECEIVER LOGIC							
Output High Voltage	V <sub>OH</sub>	Figure 2, I <sub>C</sub>	<sub>DH</sub> = -1.6mA	V <sub>CC</sub> – 0.6			V
Output Low Voltage	V <sub>OL</sub>	Figure 2, I <sub>C</sub>	<sub>DL</sub> = 1mA			0.4	V
Three-State Output Current at Receiver	I <sub>OZR</sub>	0V ≤ V <sub>A</sub> , B	≤ V <sub>CC</sub>			±1	μΑ
Receiver Input Resistance	R <sub>IN</sub>	-7V ≤ V <sub>CM</sub>	≤ +12V	48			kΩ
Receiver Output Short-Circuit Current	I <sub>OSR</sub>	0V ≤ V <sub>RO</sub> ≤ V <sub>CC</sub>				±95	mA
CONTROL							
Control Input High Voltage	VCIH	DE, DE, RE, DE/RE		2			V
Input Current Latch During First Rising Edge	I <sub>IN</sub>	DE, DE/RE, RE			90		μA
SUPPLY CURRENT							
Normal Operation	I <sub>Q</sub>	No load, DI = V <sub>CC</sub> or GND	$\begin{array}{l} \text{MAX3440E (DE/RE = $V_{CC}$),} \\ \text{MAX3442E (DE = $V_{CC}$,} \\ \text{RE = GND),} \\ \text{MAX3444E (DE = $RE = GND)} \end{array}$			30	mA
			$\begin{array}{l} \text{MAX3441E (DE/RE = $V_{CC}$),} \\ \text{MAX3443E (DE = $V_{CC}$,} \\ \text{RE = GND)} \end{array}$			10	
		DE = GND, MAX3443E	, RE = V <sub>CC</sub> (MAX3442E/ E)			20	
Supply Current in Shutdown Mode	I <sub>SHDN</sub>	DE = GND, (MAX3442)	, RE = V <sub>CC</sub> , T <sub>A</sub> = +25°C E/MAX3443E)			10	μA
		DE = RE =	V <sub>CC</sub> (MAX3444E)			100	
		DE = RE = $V_{CC}$ , $T_A$ = +25°C (MAX3444E)				10	
Supply Current with Output Shorted to ±60V	ISHRT	1	, RE = GND, no load ree-state (MAX3443E)			±15	mA

#### **Protection Specifications**

 $(V_{CC} = +4.75V \text{ to } +5.25V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Overvoltage Protection		A, B; R <sub>SOUR</sub>	$RCE = 0$ , $R_L = 54\Omega$	±60			V
ESD Protection		A, B	Human Body Model		±15		kV
FAULT DETECTION							
Receiver Differential Threshold	F <sub>DIPH</sub>	V <sub>CM</sub> = 0V, h	igh limit	270		450	mV
Receiver Differential Threshold	F <sub>DIPL</sub>	V <sub>CM</sub> = 0V, Ic	ow limit	-450		-270	mV
Fault-Detection Common-Mode Input Voltage Positive				12			V
Fault-Detection Common-Mode Input Voltage Negative						-7	V

## ±15kV ESD-Protected, ±60V Fault-Protected, 10Mbps, Fail-Safe RS-485/J1708 Transceivers

### **Switching Characteristics (MAX3440E/MAX3442E/MAX3444E)**

 $(V_{CC} = +4.75V \text{ to } +5.25V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Driver Propagation Delay	<sup>t</sup> PLHA,	MAX3440E/MAX3442E, Figure 3, $R_L$ = 54Ω, $C_L$ = 50pF			2000	ns
, 0	<sup>t</sup> PLHB	MAX3444E, R <sub>DIFF</sub> = 60Ω, C <sub>DIFF</sub> = 100pF				
Driver Differential Propagation Delay	t <sub>DPLH,</sub> t <sub>DPHL</sub>	Figure 4, $R_L$ = 54 $\Omega$ , $C_L$ = 50pF			2000	ns
Driver Differential Output Transition Time	t <sub>LH</sub> ,t <sub>HL</sub>	Figure 4, $R_L$ = 54 $\Omega$ , $C_L$ = 50pF	200		2000	ns
Driver Output Skew	tskewab, tskewba	$R_L$ = 54 $\Omega$ , $C_L$ = 50pF, tSKEWAB =  tPLHA - tPHLB , tSKEWBA =  tPLHB - tPHLA			350	ns
Differential Driver Output Skew	t <sub>DSKEW</sub>	$R_L = 54\Omega$ , $C_L = 50pF$ , $t_{DSKEW} =  t_{DPLH} - t_{DPHL} $			200	ns
Maximum Data Rate	f <sub>MAX</sub>		250			kbps
Driver Enable Time to Output High	t <sub>PDZH</sub>	Figure 5, $R_L = 500\Omega$ , $C_L = 50pF$			2000	ns
Driver Disable Time from Output High	t <sub>PDHZ</sub>	Figure 5, $R_L = 500\Omega$ , $C_L = 50pF$			2000	ns
Driver Enable Time from Shutdown to Output High	t <sub>PDHS</sub>	Figure 5, $R_L = 500\Omega$ , $C_L = 50pF$ (MAX3442E/MAX3444E)			4.2	μs
Driver Enable Time to Output Low	t <sub>PDZL</sub>	Figure 6, $R_L = 500\Omega$ , $C_L = 50pF$			2000	ns
Driver Disable Time from Output Low	t <sub>PDLZ</sub>	Figure 6, $R_L = 500\Omega$ , $C_L = 50pF$			2000	ns
Driver Enable Time from Shutdown to Output Low	t <sub>PDLS</sub>	Figure 6, $R_L = 500\Omega$ , $C_L = 50pF$ (MAX3442E/MAX3444E)			4.2	μs
Driver Time to Shutdown	tshdn	$R_L = 500\Omega$ , $C_L = 50pF$ (MAX3442E/MAX3444E)			800	ns
Receiver Propagation Delay	t <sub>RPLH</sub> , t <sub>RPHL</sub>	Figure 7, C <sub>L</sub> = 20pF, V <sub>ID</sub> = 2V, V <sub>CM</sub> = 0V			2000	ns
Receiver Output Skew	trskew	C <sub>L</sub> = 20pF, t <sub>RSKEW</sub> =  t <sub>RPLH</sub> - t <sub>RPHL</sub>			200	ns
Receiver Enable Time to Output High	t <sub>RPZH</sub>	Figure 8, $R_L = 1k\Omega$ , $C_L = 20pF$			2000	ns
Receiver Disable Time from Output High	t <sub>RPHZ</sub>	Figure 8, $R_L$ = 1k $\Omega$ , $C_L$ = 20pF			2000	ns
Receiver Wake Time from Shutdown	t <sub>RPWAKE</sub>	Figure 8, $R_L = 1\Omega$ , $C_L = 20pF$ (MAX3442E/MAX3444E)			4.2	μs
Receiver Enable Time to Output Low	t <sub>RPZL</sub>	Figure 8, $R_L = 1k\Omega$ , $C_L = 20pF$			2000	ns
Receiver Disable Time from Output Low	t <sub>RPLZ</sub>	Figure 8, $R_L = 1\Omega$ , $C_L = 20pF$			2000	ns
Receiver Time to Shutdown	t <sub>SHDN</sub>	$R_L = 50\Omega$ , $C_L = 50pF$ (MAX3442E/MAX3444E)			800	ns

#### **Switching Characteristics (MAX3441E/MAX3443E)**

 $(V_{CC} = +4.75V \text{ to } +5.25V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $V_{CC} = +5V \text{ and } T_A = +25^{\circ}C.)$ 


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Driver Propagation Delay	t <sub>PLHA,</sub> t <sub>PLHB</sub>	Figure 3, $R_L = 27\Omega$ , $C_L = 50pF$			60	ns
Driver Differential Propagation Delay	t <sub>DPLH</sub> , t <sub>DPHL</sub>	Figure 4, $R_L$ = 54 $\Omega$ , $C_L$ = 50pF			60	ns
Driver Differential Output Transition Time	t <sub>LH</sub> ,t <sub>HL</sub>	Figure 4, $R_L$ = 54 $\Omega$ , $C_L$ = 50pF			25	ns
Driver Output Skew	<sup>t</sup> SKEWAB <sup>,</sup> <sup>t</sup> SKEWBA	$R_L$ = 54 $\Omega$ , $C_L$ = 50pF, $t_{SKEWBA}$ = $ t_{PLHA}$ - $t_{PHLB} $ , $t_{SKEWBA}$ = $ t_{PLHB}$ - $t_{PHLA} $			10	ns
Differential Driver Output Skew	t <sub>DSKEW</sub>	$R_L = 54\Omega$ , $C_L = 50pF$ , $t_{DSKEW} =  t_{DPLH} - t_{DPHL} $			10	ns
Maximum Data Rate	f <sub>MAX</sub>		10			Mbps
Driver Enable Time to Output High	t <sub>PDZH</sub>	Figure 5, $R_L = 500\Omega$ , $C_L = 50pF$			1200	ns
Driver Disable Time from Output High	t <sub>PDHZ</sub>	Figure 5, $R_L = 500\Omega$ , $C_L = 50pF$			1200	ns
Driver Enable Time from Shutdown to Output High	t <sub>PDHS</sub>	Figure 5, $R_L = 500\Omega$ , $C_L = 50pF$ (MAX3443E)			4.2	μs
Driver Enable Time to Output Low	t <sub>PDZL</sub>	Figure 6, $R_L = 500\Omega$ , $C_L = 50pF$			1200	ns
Driver Disable Time from Output Low	t <sub>PDLZ</sub>	Figure 6, $R_L = 500\Omega$ , $C_L = 50pF$			1200	ns
Driver Enable Time from Shutdown to Output Low	t <sub>PDLS</sub>	Figure 6, $R_L = 500\Omega$ , $C_L = 50pF$ (MAX3443E)			4.2	μs
Driver Time to Shutdown	t <sub>SHDN</sub>	Figure 6, $R_L = 500\Omega$ , $C_L = 50pF$ (MAX3443E)			800	ns
Receiver Propagation Delay	t <sub>RPLH</sub> ,	Figure 7, C <sub>L</sub> = 20pF, V <sub>ID</sub> = 2V, V <sub>CM</sub> = 0V			85	ns
Receiver Output Skew	t <sub>RSKEW</sub>	C <sub>L</sub> = 20pF, t <sub>RSKEW</sub> =  t <sub>RPLH</sub> - t <sub>RPHL</sub>			15	ns
Receiver Enable Time to Output High	t <sub>RPZH</sub>	Figure 8, $R_L = 1k\Omega$ , $C_L = 20pF$			400	ns
Receiver Disable Time from Output High	t <sub>RPHZ</sub>	Figure 8, $R_L$ = 1k $\Omega$ , $C_L$ = 20pF			400	ns
Receiver Wake Time from Shutdown	t <sub>RPWAKE</sub>	Figure 8, $R_L = 1k\Omega$ , $C_L = 20pF$ (MAX3443E)			4.2	μs
Receiver Enable Wake Time from Shutdown	t <sub>RPSH</sub>	Figure 8, $R_L$ = 1k $\Omega$ , $C_L$ = 20pF			400	ns
Receiver Disable Time from Output Low	t <sub>RPLZ</sub>	Figure 8, $R_L = 1k\Omega$ , $C_L = 20pF$			400	ns
Receiver Time to Shutdown	t <sub>SHDN</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ (MAX3443E)			800	ns

Note 2:  $\Delta V_{OD}$  and  $\Delta V_{OC}$  are the changes in  $V_{OD}$  and  $V_{OC}$ , respectively, when the DI input changes state.

**Note 3:** The short-circuit output current applies to peak current just before foldback current limiting; the short-circuit foldback output current applies during current limiting to allow a recovery from bus contention.

#### **Typical Operating Characteristics**

( $V_{CC}$  = +5V,  $T_A$  = +25°C, unless otherwise noted.)



### **Test Circuits and Waveforms**




Figure 1. Driver V<sub>OD</sub> and V<sub>OC</sub>




Figure 2. Receiver VOH and VOL




Figure 3. Driver Propagation Times




Figure 4. Driver Differential Output Delay and Transition Times

## **Test Circuits and Waveforms (continued)**




Figure 5. Driver Enable and Disable Times




Figure 6. Driver Enable and Disable Times




Figure 7. Receiver Propagation Delay

### **Test Circuits and Waveforms (continued)**




Figure 8. Receiver Enable and Disable Times

Note 4: The input pulse is supplied by a generator with the following characteristics: f = 5MHz, 50% duty cycle;  $tr \le 6ns$ ;  $Z0 = 50\Omega$ .

Note 5: C<sub>L</sub> includes probe and stray capacitance.

# ±15kV ESD-Protected, ±60V Fault-Protected, 10Mbps, Fail-Safe RS-485/J1708 Transceivers

## **Pin Description**

	PIN			
MAX3440E MAX3441E	MAX3442E MAX3443E	MAX3444E	NAME	FUNCTION
1	_	_	FAULT	Fault output. 1 = fault; 0 = normal operation A or B under the following conditions:  • A-B differential <200mV  • A shorted to B  • A shorted to a voltage within the common-mode range (detected only when the driver is enabled)  • B shorted to a voltage within the common-mode range (detected only when the driver is enabled)  • A or B outside the common-mode range
2	1	1	RO	Receiver Output. If receiver enabled and (A-B) ≥ -50mV, RO = high; if (A-B) ≤ -200mV, RO = low.
_	2	2	RE	Receiver Output Enable. Pull RE low to enable RO.
_	_	3	DE	Driver Output Enable. Pull $\overline{DE}$ low to enable the outputs Force $\overline{DE}$ high to three-state the outputs. Drive $\overline{RE}$ and $\overline{DE}$ high to enter low-power shutdown mode.
3	_	_	DE/RE	Driver/Receiver Output Enable. Pull DE/RE low to three- state the driver output and enable RO. Force DE/RE high to enable driver output and three-state RO
_	3	_	DE	Driver Output Enable. Force DE high to enable driver. Pull $\overline{\text{DE}}$ low to three-state the driver output. Drive $\overline{\text{RE}}$ high and pull DE low to enter low-power shutdown mode.
4	4	_	DI	Driver Input. A logic-low on DI forces the noninverting output low and the inverting output high. A logic-high on DI forces the noninverting output high and the inverting output low.
_	_	4	TXD	J1708 Input. A logic-low on TXD forces outputs A and B to the dominant state. A logic-high on TXD forces outputs A and B to the recessive state.
5	5	5	GND	Ground
6	6	6	Α	Noninverting Receiver Input/Driver Output
7	7	7	В	Inverting Receiver Input/Driver Output
8	8	8	V <sub>CC</sub>	Positive Supply, V <sub>CC</sub> = +4.75V to +5.25V

#### **Function Tables**

Table 1. MAX3440E/MAX3441E Fault Table

INPUTS	1	TUO	PUTS	
A-B V <sub>ID</sub> DIFFERENTIAL INPUT VOLTAGE	COMMON-MODE VOLTAGE	RO	FAULT CONDITIONED BY DELAY	FAULT CONDITION
≥0.45V		1	0	Normal operation
<0.45V and ≥0.27V		1	Indeterminate	Indeterminate
<0.27V and ≥-0.05V		1	1	Low-input differential voltage
≤-0.05V and ≥-0.2V	≤12V and ≥-7V	Indeterminate (Note 1)	1	Low-input differential voltage
≤-0.2V and >-0.27V		0	1	Low-input differential voltage
≤-0.27V and >-0.45V		0	Indeterminate	Indeterminate
≤-0.45V		0	0	mueterminate
X	<-7V or >+12V	Indeterminate	1 Outside common-mode voltage	

X = Don't care.

Note 1: Receiver output may oscillate with this differential input condition.

Table 2. MAX3440E/MAX3441E (RS-485/RS-422)

TRANSMITTING							
INP	UTS	OUTPUTS					
DE/RE	DI	Α	В				
0	Х	High-Z	High-Z				
1	0	0	1				
1	1	1	0				

X = Don't care.

Table 4. MAX3444E (J1708) Application

TRANSMITTING				
INPUTS		OUTPUTS		CONDITIONS
TXD	DE	Α	В	_
0	1	High-Z	High-Z	_
1	1	High-Z	High-Z	_
0	0	0	1	Dominant state
1	0	High-Z	High-Z	Recessive state

X = Don't care.

www.maximintegrated.com

Table 3. MAX3442E/MAX3443E (RS-485/RS-422)

TRANSMITTING				
INPUTS			OUTPUTS	
RE	DE	DI	Α	В
0	0	Х	High-Z	High-Z
0	1	0	0	1
0	1	1	1	0
1	0	Х	Shutdown	Shutdown
1	1	0	0	1
1	1	1	1	0

X = Don't care.

Table 5. MAX3440E/MAX3441E (RS-485/RS-422)

RECEIVING			
INP	OUTPUTS		
DE/RE	(A - B)	RO	
0	≥-0.05V	1	
0	≤-0.2V	0	
0	Open/shorted	1	
1	X	High-Z	

X = Don't care.

#### **Function Tables (continued)**

## Table 6. MAX3442E/MAX3443E (RS-485/RS-422)

RECEIVING				
	INPUTS			
RE	DE	(A - B)	RO	
0	X	≥-0.05V	1	
0	X	≤-0.2V	0	
0	Х	Open/shorted	1	
1	1	X	High-Z	
1	0	Х	Shutdown	

X = Don't care.

#### **Detailed Description**

The MAX3440E-MAX3444E fault-protected transceivers for RS-485/RS-422 and J1708 communication contain one driver and one receiver. These devices feature failsafe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted, or when they are connected to a terminated transmission line with all drivers disabled (see the True Fail-Safe section). All devices have a hot-swap input structure that prevents disturbances on the differential signal lines when a circuit board is plugged into a hot backplane (see the Hot-Swap Capability section). The MAX3440E/MAX3442E/ MAX3444E feature a reduced slew-rate driver that minimizes EMI and reduces reflections caused by improperly terminated cables, allowing error-free data transmission up to 250kbps (see the Reduced EMI and Reflections section). The MAX3441E/ MAX3443E drivers are not slew-rate limited, allowing transmit speeds up to 10Mbps.

#### **Driver**

The driver accepts a single-ended, logic-level input (DI) and transfers it to a differential, RS-485/RS-422 level output (A and B). Deasserting the driver enable places the driver outputs (A and B) into a high-impedance state.

#### Receiver

The receiver accepts a differential, RS-485/RS-422 level input (A and B), and transfers it to a single-ended, log-ic-level output (RO). Deasserting the receiver enable places the receiver inputs (A and B) into a high-impedance state (see Tables 1–7).

Table 7. MAX3444E (RS-485/RS-422)

RECEIVING				
	INPUTS			
RE	DE	(A - B)	RO	
0	Х	≥-0.05V	1	
0	Х	□-0.2V	0	
0	Х	Open/shorted	1	
1	0	X	High-Z	
1	1	X	Shutdown	

X = Don't care.

## Low-Power Shutdown (MAX3442E/MAX3443E/MAX3444E)

The MAX3442E/MAX3443E/MAX3444E offer a low-power shutdown mode. Force DE low and  $\overline{RE}$  high to shut down the MAX3442E/MAX3443E. Force  $\overline{DE}$  and  $\overline{RE}$  high to shut down the MAX3444E. A time delay of 50ns prevents the device from accidentally entering shutdown due to logic skews when switching between transmit and receive modes. Holding DE low and  $\overline{RE}$  high for at least 800ns guarantees that the MAX3442E/MAX3443E enter shutdown. In shutdown, the devices consume a maximum 20µA supply current.

#### ±60V Fault Protection

The driver outputs/receiver inputs of RS-485 devices in industrial network applications often experience voltage faults resulting from shorts to the power grid that exceed the -7V to +12V range specified in the EIA/TIA-485 standard. In these applications, ordinary RS-485 devices (typical absolute maximum -8V to +12.5V) require costly external protection devices. To reduce system complexity and eliminate this need for external protection, the driver outputs/receiver inputs of the MAX3440E–MAX3444E withstand voltage faults up to ±60V with respect to ground without damage. Protection is guaranteed regardless whether the device is active, shut down, or without power.

#### True Fail-Safe

The MAX3440E–MAX3444E use a -50mV to -200mV differential input threshold to ensure true fail-safe receiver inputs. This threshold guarantees the receiver outputs a logic-high for shorted, open, or idle data lines. The -50mV to -200mV threshold complies with the ±200mV threshold EIA/TIA-485 standard.

## ±15kV ESD-Protected, ±60V Fault-Protected, 10Mbps, Fail-Safe RS-485/J1708 Transceivers

#### ±15kV ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against ESD encountered during handling and assembly. The MAX3440E—MAX3444E receiver inputs/driver outputs (A, B) have extra protection against static electricity found in normal operation. Maxim's engineers have developed state-of-the-art structures to protect these pins against ±15kV ESD without damage. After an ESD event, the MAX3440E—MAX3444E continue working without latchup.

ESD protection can be tested in several ways. The receiver inputs are characterized for protection to ±15kV using the Human Body Model.

#### **ESD Test Conditions**

ESD performance depends on a number of conditions. Contact Maxim for a reliability report that documents test setup, methodology, and results.




Figure 9a. Human Body ESD Test Model

#### **Human Body Model**

Figure 9a shows the Human Body Model, and Figure 9b shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the device through a  $1.5 \mathrm{k}\Omega$  resistor.

#### **Driver Output Protection**

Two mechanisms prevent excessive output current and power dissipation caused by faults or bus contention. The first, a foldback current limit on the driver output stage, provides immediate protection against short circuits over the whole common-mode voltage range. The second, a thermal shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature exceeds +160°C. Normal operation resumes when the die temperature cools to +140°C, resulting in a pulsed output during continuous short-circuit conditions.




Figure 9b. Human Body Model Current Waveform

#### **Hot-Swap Capability**

#### **Hot-Swap Inputs**

Inserting circuit boards into a hot, or powered, backplane may cause voltage transients on DE, DE/RE, RE, and receiver inputs A and B that can lead to data errors. For example, upon initial circuit board insertion, the processor undergoes a power-up sequence. During this period, the high-impedance state of the output drivers makes them unable to drive the MAX3440E-MAX3444E enable inputs to a defined logic level. Meanwhile, leakage currents of up to 10µA from the high-impedance output, or capacitively coupled noise from V<sub>CC</sub> or GND, could cause an input to drift to an incorrect logic state. To prevent such a condition from occurring, the MAX3440E-MAX3443E feature hot-swap input circuitry on DE, DE/RE, and RE to guard against unwanted driver activation during hot-swap situations. The MAX3444E has hot-swap input circuitry only on RE. When V<sub>CC</sub> rises, an internal pulldown (or pullup for RE) circuit holds DE low for at least 10µs, and until the current into DE exceeds 200µA. After the initial power-up sequence, the pulldown circuit becomes transparent, resetting the hot-swap tolerable input.

#### **Hot-Swap Input Circuitry**

At the driver-enable input (DE), there are two nMOS devices, M1 and M2 (Figure 10). When  $V_{CC}$  ramps from zero, an internal 15µs timer turns on M2 and sets the SR latch, which also turns on M1. Transistors M2, a 2mA current sink, and M1, a 100µA current sink, pull DE to GND through a 5.6kW resistor. M2 pulls DE to the disabled state against an external parasitic capacitance up to 100pF that may drive DE high. After 15µs, the timer deactivates M2 while M1 remains on, holding DE low against three-state leakage currents that may drive DE high. M1 remains on until an external current source overcomes the required input current. At this time, the SR latch resets M1 and turns off. When M1 turns off, DE reverts to a standard, high-impedance CMOS input. Whenever  $V_{CC}$  drops below 1V, the input is reset.

A complementary circuit for  $\overline{RE}$  uses two pMOS devices to pull  $\overline{RE}$  to  $V_{CC}.$ 

#### **Applications Information**

#### 128 Transceivers on the Bus

The MAX3440E–MAX3444E transceivers 1/4-unit-load receiver input impedance (48kW) allows up to 128 transceivers connected in parallel on one communication line. Connect any combination of these devices, and/or other RS-485 devices, for a maximum of 32-unit loads to the line.

#### **Reduced EMI and Reflections**

The MAX3440E/MAX3442E/MAX3444E are slew-rate limited, minimizing EMI and reducing reflections caused by improperly terminated cables. Figure 11 shows the driver output waveform and its Fourier analysis of a 125kHz signal transmitted by a MAX3443E. High-frequency harmonic components with large amplitudes are evident.

Figure 12 shows the same signal displayed for a MAX3442E transmitting under the same conditions. Figure 12's high-frequency harmonic components are much lower in amplitude, compared with Figure 11's, and the potential for EMI is significantly reduced.




Figure 10. Simplified Structure of the Driver Enable Pin (DE)

## ±15kV ESD-Protected, ±60V Fault-Protected, 10Mbps, Fail-Safe RS-485/J1708 Transceivers

In general, a transmitter's rise time relates directly to the length of an unterminated stub, which can be driven with only minor waveform reflections. The following equation expresses this relationship conservatively:

Length =  $t_{RISE}/(10 \times 1.5 \text{ns/ft})$ 

where t<sub>RISF</sub> is the transmitter's rise time.

For example, the MAX3442E's rise time is typically 800ns, which results in excellent waveforms with a stub length up to 53ft. A system can work well with longer unterminated stubs, even with severe reflections, if the waveform settles out before the UART samples them.

#### **RS-485 Applications**

The MAX3440E–MAX3443E transceivers provide bidirectional data communications on multipoint bus transmission lines. Figures 13 and 14 show a typical network applications circuit. The RS-485 standard covers line lengths up to 4000ft. To minimize reflections and reduce data errors, terminate the signal line at both ends in its characteristic impedance, and keep stub lengths off the main line as short as possible.




Figure 11. Driver Output Waveform and FFT Plot of MAX3443E Transmitting a 125kHz Signal

#### J1708 Applications

The MAX3444E is designed for J1708 applications. To configure the MAX3444E, connect  $\overline{\text{DE}}$  and  $\overline{\text{RE}}$  to GND. Connect the signal to be transmitted to TXD. Terminate the bus with the load circuit as shown in Figure 15. The drivers used by SAE J1708 are used in a dominant-mode application. DE is active low; a high input on DE places the outputs in high impedance. When the driver is disabled (TXD high or  $\overline{DE}$  high), the bus is pulled high by external bias resistors R1 and R2. Therefore, a logic level high is encoded as recessive. When all transceivers are idle in this configuration, all receivers output logic high because of the pullup resistor on A and pulldown resistor on B. R1 and R2 provide the bias for the recessive state. C1 and C2 combine to form a 6MHz lowpass filter, effective for reducing FM interference. R2, C1, R4, and C2 combine to form a 1.6MHz lowpass filter, effective for reducing AM interference. Because the bus is unterminated, at high frequencies, R3 and R4 perform a pseudotermination. This makes the implementation more flexible, as no specific termination nodes are required at the ends of the bus.




Figure 12. Driver Output Waveform and FFT Plot of MAX3442E Transmitting a 125kHz Signal

# ±15kV ESD-Protected, ±60V Fault-Protected, 10Mbps, Fail-Safe RS-485/J1708 Transceivers




Figure 13. MAX3440E/MAX3441E Typical RS-485 Network




Figure 14. MAX3442E/MAX3443E Typical RS-485 Network





Figure 15. J1708 Application Circuit

### **Ordering Information (continued)**

DADT TEMP DANCE DIN DACKAGE				
PART	TEMP RANGE	PIN-PACKAGE		
MAX3441EESA+	-40°C to +85°C	8 SO		
MAX3441EEPA+	-40°C to +85°C	8 PDIP		
MAX3441EASA+	-40°C to +125°C	8 SO		
MAX3441EAPA+	-40°C to +125°C	8 PDIP		
MAX3442EESA+	-40°C to +85°C	8 SO		
MAX3442EEPA+	-40°C to +85°C	8 PDIP		
MAX3442EASA+	-40°C to +125°C	8 SO		
MAX3442EAPA+	-40°C to +125°C	8 PDIP		
MAX3443ECSA+	0°C to +70°C	8 SO		
MAX3443ECPA+	0°C to +70°C	8 PDIP		
MAX3443EESA+	-40°C to +85°C	8 SO		
MAX3443EEPA+	-40°C to +85°C	8 PDIP		
MAX3443EASA+	-40°C to +125°C	8 SO		
MAX3443EAPA+	-40°C to +125°C	8 PDIP		
MAX3444EESA+	-40°C to +85°C	8 SO		
MAX3444EEPA+	-40°C to +85°C	8 PDIP		
MAX3444EASA+	-40°C to +125°C	8 SO		
MAX3444EAPA+	-40°C to +125°C	8 PDIP		
	frac/DallC compliant			

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

## **Pin Configurations and Typical Operating Circuits (continued)**



## ±15kV ESD-Protected, ±60V Fault-Protected, 10Mbps, Fail-Safe RS-485/J1708 Transceivers

### **Chip Information**

PROCESS: BICMOS

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
8 SO	S8+4	21-0041	90-0096

## ±15kV ESD-Protected, ±60V Fault-Protected, 10Mbps, Fail-Safe RS-485/J1708 Transceivers

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/02	Initial release	_
1	12/05	Corrected the supply current units from µA to mA for the Shutdown Supply Current vs. Temperature graph in the <i>Typical Operating Characteristics</i> section; updated the outputs in Table 4; updated Figure 15	6, 11, 17
2	11/10	Added lead(Pb)-free parts to the <i>Ordering Information</i> table; added the soldering temperature to the <i>Absolute Maximum Ratings</i> section; updated Table 4 outputs	1, 2, 11, 17
3	4/14	Deleted "Truck and Trailer Applications" and "Automotive Applications" from Applications	1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for RS-485 Interface IC category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

LTC1483CN8 MAX14770EGUA+ SP481ECN-L/TR ISL32740EIBZ-T7A MAX14786EAUD+T MAX14786EASD+T SN75LBC180ADR SN75LBC175ADR SN75976A1MDGGREP SN65HVD76DR SN65HVD74DR SN65HVD11SJD MAX13443EASA+ MAX13430EEUB+ MAX13451EAUD+ SP3483CN-L/TR SN888CDR SN75176BPS SN65LBC176QDRG4Q1 SN65LBC176QDRG4 SN65HVD77DR SN65HVD77DGK SN65HVD77DGK SN65HVD77DGK SN65HVD74DGK SN65HVD74DGK SN65HVD74DGK SN65HVD1477DGK SN65HVD1477DGK SN65HVD1473DR SN65HVD1470DGSR MAX13450EAUD MAX13451EAUD LTC1685CS8#PBF LTC1518IS#PBF LTC1535ISW#PBF MAX13432EESD+T MAX13451EAUD+T MAX14770EESA+T ADM3065EARMZ LTC487CSW#PBF LTC1687CS#PBF LTC1688IS#PBF LTC1688IS#PBF LTC1688IS#PBF LTC1688IS#PBF