# ne<mark>x</mark>peria

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

INTEGRATED CIRCUITS



Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook 1996 Mar 12



# 74F74


#### FEATURE

Industrial temperature range available (-40°C to +85°C)

#### DESCRIPTION

The 74F74 is a dual positive edge-triggered D-type flip-flop featuring individual data, clock, set, and reset inputs; also true and complementary outputs. Set (SD) and reset (RD) are asynchronous active low inputs and operate independently of the clock input. When set and reset are inactive (high), data at the D input is transferred to the Q and  $\overline{Q}$  outputs on the low-to-high transition of the clock. Data must be stable just one setup time prior to the low-to-high transition of the clock for predictable operation. Clock triggering occurs at a voltage level and is not directly related to the transition time of the positive-going pulse. Following the hold time interval, data at the D input may be changed without affecting the levels of the output.

#### **PIN CONFIGURATION**



TYPE	TYPICAL f <sub>max</sub>	TYPICAL SUPPLY CURRENT (TOTAL)
74F74	125MHz	11.5mA

#### **ORDERING INFORMATION**


	ORDER		
DESCRIPTION	COMMERCIAL RANGE V <sub>CC</sub> = 5V ±10%, T <sub>amb</sub> = 0°C to +70°C	INDUSTRIAL RANGE V <sub>CC</sub> = 5V ±10%, T <sub>amb</sub> = −40°C to +85°C	PKG. DWG. #
14-pin plastic DIP	N74F74N	174F74N	SOT27-1
14-pin plastic SO	N74F74D	I74F74D	SOT108-1

#### INPUT AND OUTPUT LOADING AND FAN OUT TABLE


PINS	DESCRIPTION	74F (U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0, D1	Data inputs	1.0/1.0	20µA/0.6mA
CP0, CP1	Clock inputs (active rising edge)	1.0/1.0	20µA/0.6mA
SD0, SD1	Set inputs (active low)	1.0/3.0	20µA/1.8mA
RD0, RD1	Reset inputs (active low)	1.0/3.0	20µA/1.8mA
Q0, Q1, Q0, Q1	Data outputs	50/33	1.0mA/20mA

NOTE: One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state.

#### LOGIC SYMBOL




### **IEC/IEEE SYMBOL**



# 74F74

#### LOGIC DIAGRAM



#### **FUNCTION TABLE**

	INP	UTS		OUT	PUTS	OPERATING
SD	RD	СР	D	Q	Q	MODE
L	Н	Х	Х	Н	L	Asynchronous set
Н	L	Х	Х	L	Н	Asynchronous reset
L	L	Х	Х	Н	Н	Undetermined*
Н	Н	$\uparrow$	h	Н	L	Load "1"
Н	Н	$\uparrow$	I	L	Н	Load "0"
н	н	1 1	Х	NC	NC	Hold

NOTES:

I

H = High voltage level

h = High voltage level one setup time prior to low-to-high clock transition

1 =

Low voltage level Low voltage level one setup time prior to low-to-high clock = transition

NC= No change from the previous setup

- X = Don't care ↑ = Low-to-hig Ţ
  - Low-to-high clock transition Not low-to-high clock transition =
  - = This setup is unstable and will change when either set or reset return to the high level.

#### **ABSOLUTE MAXIMUM RATINGS**

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

SYMBOL	PARAMETER		RATING	UNIT
V <sub>CC</sub>	Supply voltage		-0.5 to +7.0	V
V <sub>IN</sub>	Input voltage		-0.5 to +7.0	V
I <sub>IN</sub>	Input current		-30 to +5	mA
V <sub>OUT</sub>	Voltage applied to output in high output state		-0.5 to V <sub>CC</sub>	V
I <sub>OUT</sub>	Current applied to output in low output state		40	mA
Ŧ		Commercial range	0 to +70	°C
T <sub>amb</sub>	Operating free air temperature range	Industrial range	-40 to +85	°C
T <sub>stg</sub>	Storage temperature range	•	-65 to +150	°C

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER			LIMITS		UNIT
STMBOL	PARAMETER		MIN	NOM	MAX	UNIT
V <sub>CC</sub>	Supply voltage		4.5	5.0	5.5	V
V <sub>IH</sub>	High-level input voltage		2.0			V
V <sub>IL</sub>	Low-level input voltage				0.8	V
l <sub>lk</sub>	Input clamp current				-18	mA
I <sub>OH</sub>	High-level output current				-1	mA
I <sub>OL</sub>	Low-level output current				20	mA
T <sub>amb</sub>	Operating free air temperature range	Commercial range	0		+70	°C
'amb	Operating nee an temperature range	Industrial range	-40		+85	°C

# 74F74

#### **DC ELECTRICAL CHARACTERISTICS**

(Over recommended operating free-air temperature range unless otherwise noted.)

	DADAMET		TEAT CONDITI	0101		LIMITS			
SYMBOL	PARAMET	ER	TEST CONDITION	TEST CONDITIONS.					UNIT
M		ltogo	±10%V <sub>CC</sub>			2.5			V
V <sub>OH</sub>	High-level output vo	mage	$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN$ $I_{OH} = MAX$ $\pm 5\% V_{CC}$		$\pm 5\% V_{CC}$	2.7	3.4		V
M.		ltogo	$V_{CC} = MIN, V_{IL} = MAX, V_{IH} = MIN$ $I_{OL} = MAX$ $\frac{\pm 10\% V_{CC}}{\pm 5\% V_{CC}}$			0.30	0.50	V	
V <sub>OL</sub>	Low-level output vo	llage				0.30	0.50	V	
V <sub>IK</sub>	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$				-0.73	-1.2	V
l <sub>l</sub>	Input current at max voltage	kimum input	$V_{CC} = MAX, V_I = 7.0V$					100	μA
I <sub>IH</sub>	High-level input cur	rent	$V_{CC} = MAX, V_1 = 2.7V$					20	μA
	Low-level input	Dn, CPn	$V_{CC} = MAX, V_I = 0.5V$					-0.6	mA
ΙL	current	SDn, RDn	$V_{CC} = MAX, V_I = 0.5V$					-1.8	mA
I <sub>OS</sub>	Short-circuit output	current <sup>3</sup>	$V_{CC} = MAX$					-150	mA
I <sub>CC</sub>	Supply current (tota	I) <sup>4</sup>	V <sub>CC</sub> = MAX		11.5	16	mA		

NOTES:

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. 1

2

All typical values are at  $V_{CC} = 5V$ ,  $T_{amb} = 25^{\circ}C$ . Not more than one output should be shorted at a time. For testing  $I_{OS}$ , the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting 3 of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests,  $I_{OS}$  tests should be performed last. 4 Measure  $I_{CC}$  with the clock input grounded and all outputs open, then with Q and  $\overline{Q}$  outputs high in turn.

#### **AC ELECTRICAL CHARACTERISTICS**

				LIMITS								
SYMBOL	PARAMETER	TEST CONDITION	$V_{CC}$ = +5.0V T <sub>amb</sub> = +25°C C <sub>L</sub> = 50pF, R <sub>L</sub> = 500Ω			$\label{eq:VCC} \begin{array}{l} V_{CC} = +5.0V \pm 10\% \\ T_{amb} = 0^\circ C \ to \ +70^\circ C \\ C_L = 50 pF, \ R_L = 500 \Omega \end{array}$		$\label{eq:VCC} \begin{array}{l} V_{CC} = +5.0V \pm 10\% \\ T_{amb} = -40^\circ \text{C to} +85^\circ \text{C} \\ C_L = 50\text{pF}, \ R_L = 500\Omega \end{array}$		UNIT		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX			
f <sub>max</sub>	Maximum clock frequency	Waveform 1	100	125		100		90		MHz		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay CPn to Qn or Qn	Waveform 1	3.8 4.4	5.3 6.2	6.8 8.0	3.8 4.4	7.8 9.2	3.8 4.4	8.5 9.2	ns		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay SDn, RDn_to Qn or Qn	Waveform 2	3.2 3.5	4.6 7.0	6.1 9.0	3.2 3.5	7.1 10.5	3.2 2.5	7.5 10.5	ns		


#### **AC SETUP REQUIREMENTS**

						LIM	IITS			
SYMBOL	PARAMETER	TEST CONDITION	$V_{CC}$ = +5.0V $T_{amb}$ = +25°C $C_L$ = 50pF, R <sub>L</sub> = 500Ω			$\label{eq:V_CC} \begin{array}{l} \text{V}_{CC} = +5.0\text{V} \pm 10\% \\ \text{T}_{amb} = 0^\circ\text{C} \text{ to } +70^\circ\text{C} \\ \text{C}_L = 50\text{pF}, \text{R}_L = 500\Omega \end{array}$		$\label{eq:VCC} \begin{array}{l} V_{CC} = +5.0V \pm 10\% \\ T_{amb} = -40^\circ C \ to \ +85^\circ C \\ C_L = 50 p F, \ R_L = 500 \Omega \end{array}$		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t <sub>su</sub> (H) t <sub>su</sub> (L)	Setup time, high or low Dn to CPn	Waveform 1	2.0 3.0			2.0 3.0		2.0 3.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, high or low Dn to CPn	Waveform 1	1.0 1.0			1.0 1.0		1.0 1.0		ns
t <sub>w</sub> (H) t <sub>w</sub> (L)	CPn pulse width, high or low	Waveform 1	4.0 5.0			4.0 5.0		4.0 5.0		ns
t <sub>w</sub> (L)	SDn, RDn pulse width, low	Waveform 2	4.0			4.0		4.0		ns
t <sub>rec</sub>	Recovery time SDn, RDn to CPn	Waveform 3	2.0			2.0		2.0		ns


# 74F74

#### AC WAVEFORMS

For all waveforms,  $V_{\rm M}$  = 1.5V. The shaded areas indicate when the input is permitted to change for predictable output performance.




Waveform 1. Propagation delay for data to output, data setup time and hold times, and clock width, and maximum clock frequency




Waveform 3. Recovery time for set or reset to clock

#### **TEST CIRCUIT AND WAVEFORMS**



#### DEFINITIONS:


- R<sub>L</sub> = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value.
- C<sub>L</sub> = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.
- $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.



Waveform 2. Propagation delay for set and reset to output, set and reset pulse width

#### Input Pulse Definition

family INPUT PULSE REQUIREMENTS								
ramity	amplitude	V <sub>M</sub>	rep. rate	tw	t <sub>TLH</sub>	t <sub>THL</sub>		
74F	3.0V	1.5V	1MHz	500ns	2.5ns	2.5ns		



UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	с	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.13	0.53 0.38	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.2
inches	0.17	0.020	0.13	0.068 0.044	0.021 0.015	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.087

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFEF	RENCES		ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT27-1	050G04	MO-001AA				<del>-92-11-17-</del> 95-03-11	

74F74

SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 Α D Х Лу = v 🕅 A HF Ζ Q A۶  $(A_3$ pin 1 index H Ш Н Н е  $\Phi \times \mathbb{M}$ detail X bp 2.5 5 mm 0 scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) Α Z <sup>(1)</sup> D<sup>(1)</sup> E<sup>(1)</sup> UNIT Lp A<sub>1</sub> A<sub>2</sub> A<sub>3</sub> bp с ΗE L Q v θ е w У max. 0.25 1.45 0.49 0.25 8.75 4.0 6.2 1.0 0.7 0.7 0.25 0.25 mm 1.75 1.27 1.05 0.25 0.1 8<sup>0</sup> 0.10 0.36 0.19 8.55 3.8 5.8 0.4 0.6 0.3 1.25 0.244  $0^{\mathrm{o}}$ 0.010 0.057 0.019 0.0100 0.35 0.16 0.039 0.028 0.028 inches 0.069 0.01 0.050 0.041 0.01 0.01 0.004 0.004 0.049 0.014 0.0075 0.34 0.15 0.228 0.016 0.024 0.012 Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT108-1	076E06S	MS-012AB				<del>-95-01-23</del> 97-05-22

# 74F74

#### Data sheet status

Data sheet status	Product status	Definition <sup>[1]</sup>	
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.	
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.	
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible produ	

[1] Please consult the most recently issued datasheet before initiating or completing a design.

#### Definitions

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

**Right to make changes** — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Document order number:

PHILIPS

Date of release: 10-98 9397-750-05066

Let's make things better.



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Flip Flops category:

Click to view products by NXP manufacturer:

Other Similar products are found below :

5962-8955201EA MC74HC11ADTG MC10EP29MNG MC74HC11ADTR2G NLV14013BDTR2G NLV14027BDG NLX1G74MUTCG 703557B 746431H 5962-90606022A 5962-9060602FA NLV14013BDR2G M38510/30104BDA M38510/07106BFA M38510/06102BFA M38510/06101B2A NLV74HC74ADR2G TC4013BP(N,F) NLV14013BDG NLV74AC32DR2G NLV74AC74DR2G MC74HC73ADG CY74FCT16374CTPACT MC74HC11ADR2G 74LVT74D,118 74VHCT9273FT(BJ) MM74HC374WM 74ALVCH162374PAG TC7WZ74FK,LJ(CT CD54HCT273F HMC853LC3TR HMC723LC3CTR MM74HCT574MTCX MM74HCT273WM SN74LVC74APW SN74LVC74AD MC74HC73ADTR2G MC74HC11ADG SN74ALVTH16374GR M74HCT273B1R M74HC377RM13TR M74HC374RM13TR M74HC175B1R M74HC174RM13TR 74ALVTH16374ZQLR 74ALVTH32374ZKER 74AUP1G74DC,125 74VHC374FT(BJ) 74VHC9273FT(BJ) NLV14013BCPG