

Specification

BT45232

BTHQ128064AVD1-FSTF-12-LEDMULTI-COG

Doc. No.: COG-BTD12864-49

Version December 2010



DOCUMENT REVISION HISTORY

DOCUM REVISI FROM		DATE	DESCRIPTION	CHANGED BY	CHECKED BY
A		2010.09.28	First Release.	CHEN YUE	CHI SHAO BO
			Based on: a.) VL-QUA-012B REV.Y 2010.12.10	102	20
			According to VL-QUA-012B, LCD size is small because Unit Per Laminate=24 which is more than 6pcs/Laminate.		
A	В	2010.10.07	Items 1 to 4 were updated: 1.) (Page 6, Figure 2) Block Diagram was updated. 2.) (Page 7,Table 2(a)) Interface signals description was updated. 3.) (Page 11,Table 5) VLCD update define. 4.) (Page 16, Figure 7) Reference circuit was added.	LI WEI	CHI SHAO BO
В	C	2010.12.23	Item 1 was updated: 1.) (Page 11,Table 5) None 4 was added.	LI WEI	CHI SHAO BO



CONTENTS

		<u>Page No.</u>
1.	GENERAL DESCRIPTION	4
2.	MECHANICAL SPECIFICATIONS	4
3.	INTERFACE SIGNALS	7
4.	ABSOLUTE MAXIMUM RATINGS	9
4.1	ELECTRICAL MAXIMUM RATINGS – FOR IC ONLY	9
4.2	ENVIRONMENTAL CONDITION	10
5.	ELECTRICAL SPECIFICATIONS	11
5.1	TYPICAL ELECTRICAL CHARACTERISTICS	11
5.2	TIMING SPECIFICATIONS	12
5.3	COMMAND TABLE	15
5.4	INITIAL CODE SETTING (FOR REFERENCE ONLY)	16
5.5	REFERENCE CIRCUIT	16
6.	ELECTRO-OPTICAL CHARACTERISTICS	17
6.1	ISO PLOT	18
6.2	OPTICAL CHARACTERISTICS DEFINITION	19
7.	LCD COSMETIC CONDITIONS	20
8.	REMARK	20

Specification of LCD Module Type Model No.: COG-BTD12864-49

1. General Description

• 128 x 64 Dots FSTN B & W Positive Transflective Dot Matrix LCD Module.

• Viewing Angle: 12 o'clock.

• Driving scheme: 1/65 duty, 1/7 bias.

- 'SITRONIX'ST7565P (COG) LCD controller/ driver or equivalent.
- FPC connection.
- RGB TRI color backlight.
- "RoHS" compliance.

2. Mechanical Specifications

The mechanical detail is shown in Fig. 1 and summarized in Table 1 below.

Table 1

Parameter	Specifications	Unit
Outline dimensions	55.6(W) x 70.2(H) x 4.48(D) (Included FPC. Exclude terminals of	mm
	backlight)	
Viewing area	50.60(W) x 31.0(H)	mm
Active area	46.577(W) x 27.697(H)	mm
Display format	128(W) x 64(H)	dots
Dot size	0.349(W) x 0.418(H)	mm
Dot spacing	0.015(W) x 0.015(H)	mm
Dot pitch	0.364(W) x 0.433(H)	mm
Weight	Approx: 15	grams




Figure 1: Module Specification




Figure 2: Block Diagram.

3. Interface signals

Table 2(a): Pin Assignment

This pin configures the interface to be parallel mode or serial mode.									
P/S = "H": Parallel data input/output. P/S = "L": Serial data input. The following applies depending on the P/S status: P/S Data/Command Data Read/Write Serial Clo. "H" D/C D0 to D7 \overline{RD} , \overline{WR} X "L" D/C D7 Write only D6 When P/S = "L", D0 to D5 must be fixed to "H". \overline{RD} (E) and \overline{WR} (R/W) are fixed to either "H" or "L".	P/S = "H": Parallel data input/output. P/S = "L": Serial data input. The following applies depending on the P/S status: P/S Data/Command Data Read/Write Serial Clock "H" D/C D0 to D7 RD, WR X "L" D/C D7 Write only D6 When P/S = "L", D0 to D5 must be fixed to "H".								
The serial access mode does NOT support read operation.									
This is the MPU interface selection pin. C86 = "H": 6800 Series MPU interface. C86 = "L": 8080 Series MPU interface.									
3 V0 This is a multi-level power supply for the liquid crystal drive. The volt	age								
4 V1 supply applied is determined by the liquid crystal cell, and is changed									
5 V2 through the use of a resistive voltage divided or through changing the									
	impedance using an op. amp. Voltage levels are determined based on VSS,								
and must maintain the relative magnitudes shown below. $V0 \ge V1 \ge V2 \ge V3 \ge V4 \ge VSS$ When the power supply turns ON, the internal power supply circuits produce the V1 to V4 voltages shown below. The voltage settings are selected using the LCD bias set command. For 1/7 bias: V1= 6/7 * V0, V2=5/7 * V0, V3=2/7 * V0, V4=1/7 * V0.									
8 C2- DC/DC voltage converter. Connect a capacitor between this terminal CAP2P terminal.									
9 C2+ DC/DC voltage converter. Connect a capacitor between this terminal CAP2N terminal.	l and the								
10 C1+ DC/DC voltage converter. Connect a capacitor between this terminal CAP1N terminal.	l and the								
11 C1- DC/DC voltage converter. Connect a capacitor between this terminal CAP1P terminal.	l and the								
12 C3+ DC/DC voltage converter. Connect a capacitor between this terminal a CAP1N terminal.	nd the								
VOUT DC/DC voltage converter. Connect a capacitor between this terminal a or VDD.	nd VSS								
14 VSS Ground.									
15 VDD Power supply pins for logic.									

Table 2(b): Pin Assignment

Pin No.	Symbol	Description
16	D7	
17	D6	This is an 8-bit bi-directional data bus that connects to an 8-bit standard MPU
18	D5	data bus.
19	D4	When the serial interface is selected ($P/S = LOW$), then D7 serves as the serial data input terminal (SI) and D6 serves as the serial clock input terminal (SCL).
20	D3	At this time, D0 to D5 are set to high impedance.
21	D2	When the chip select is inactive, D0 to D7 are set to high impedance.
22	D1	when the emp select is inactive, Bo to B' are set to high impedance.
23	D0	
24	E(RD)	When connected to 8080 series MPU, this pin is treated as the "RD" signal of the 8080 MPU and is LOW-active. The data bus is in an output status when this signal is "L". When connected to 6800 series MPU, this pin is treated as the "E" signal of the 6800 MPU and is HIGH-active. This is the enable clock input terminal of the 6800 Series MPU.
25	$R/W(\overline{WR})$	When connected to 8080 series MPU, this pin is treated as the "WR" signal of the 8080 MPU and is LOW-active. The signals on the data bus are latched at the rising edge of the WR signal. When connected to 6800 series MPU, this pin is treated as the "R/W" signal of the 6800 MPU and decides the access type:
		When R/W = "H": Read. When R/W = "L": Write.
26	D/C	This is connect to the least significant bit of the normal MPU address bus, and it determines whether the data bits are data or command. D/C = "H": Indicates that D0 to D7 are display data. D/C= "L": Indicates that D0 to D7 are control data.
27	CS1	This is the chip select signal. When /CS1 = "L", then the chip select becomes active, and data/command I/O is enabled.
28	RES	When RES is set to "L", the register settings are initialized (cleared). The reset operation is performed by the /RES signal level.

4. Absolute Maximum Ratings

4.1 Electrical Maximum Ratings – for IC Only

Table 3

Parameter	Symbol	Min.	Max.	Unit
Power Supply voltage (Logic)	VDD	+0.3	+3.6	V
Power Supply voltage (VDD2)	VDD2	+0.3	+3.6	V
Power Supply voltage (V0, VOUT)	V0, VOUT	+0.3	+14.5	V
Power Supply voltage (V1, V2, V3, V4)	V1, V2, V3, V4	V0	+0.3	V

Note:

- 1. The VDD2, V0 to V4 and VOUT are relative to the VSS = 0V reference.
- 2. Insure that the voltage levels of V1, V2, V3, and V4 are always such that $VOUT \ge V0 \ge V1 \ge V2 \ge V3 \ge V4$.
- 3. Permanent damage to the LSI may result if the LSI is used outside of the absolute maximum ratings. Moreover, it is recommended that in normal operation the chip be used at the electrical characteristic conditions, and use of the LSI outside of these conditions may not only result in malfunctions of the LSI, but may have a negative impact on the LSI reliability as well.




Figure 3

4.2 Environmental Condition

Table 4

_	Oper	•	Stor	_	
Item	Tempe	erature	Tempe	rature	Remark
	(To	pr)	(Ts	tg)	
			(Not	e 1)	
	Min.	Max.	Min.	Max.	
Ambient Temperature	0°C	+50°C	-20°C	+65°C	Dry
	90% max. RI				
Humidity (Note 1)	< 50% RH fo	No condensation			
	temperature				
Vibration (IEC 68-2-6)	Frequency:	$10 \sim 55 \mathrm{Hz}$			
cells must be mounted on	Amplitude:	0.75 mm			3 directions
a suitable connector	Duration: 20	cycles in each	direction.		
	Pulse duratio	n: 11 ms			
Shock (IEC 68-2-27)	Peak accelera	3 directions			
Half-sine pulse shape	Number of sl	3 uncclions			
	perpendicula	r axes.		-	

Note 1: Product cannot sustain at extreme storage conditions for long time.

5. Electrical Specifications

5.1 Typical Electrical Characteristics

At Ta = +25 °C, $VDD = +3.3\pm5\%$, VSS = 0V.

Table 5

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	
Supply voltage (Logic)	VDD-VSS		3.14	3.3	3.47	V	
Supply voltage (LCD) (built-in)	VLCD =V0-VSS	Ta = 0 °C, Character mode VDD = +3.3V, Note 1	-	8.9	-	V	
		Ta = 25 °C, Character mode VDD = +3.3V, Note 1	8.45	8.65	8.85	V	
		Ta = +50 °C, Character mode $VDD = +3.3V$, Note 1	-	8.1	-	V	
Low-level input signal voltage	V _{ILC}	Note 2	VSS	-	0.2xVDD	V	
High-level input signal voltage	V _{IHC}	Note 2	0.8xVDD	-	VDD	V	
Supply Current (Logic & LCD)	IDD	VDD = +3.3V,Note 1, Character mode	-	0.46	0.69	mA	
		VDD = +3.3V,Note 1, Checker board mode	-	0.78	1.2	mA	
Supply current of LED02 backlight	VLED (RED)		-	30	40		
	(GREEN) VLED	Forward voltage	-	30	40	mA	
	(BLUE) VLED	= 4.2V	-	30	40		
Wavelength of	λ (RED)	N 1 CLED I	620	628	635		
LED02 backlight	λ (GREEN)	Number of LED die	510	525	540	nm	
	$\frac{\lambda \text{ (GREEN)}}{\lambda \text{ (BLUE)}} = 2 \text{dies.}$		465	472	480	7	
Luminance (on the backlight	(RED)	Note 4	38	70	140		
surface) of	(GREEN)		80	150	280	cd/m ²	
backlight	(BLUE)		15	30	80		

- Note 1: There is tolerance in optimum LCD driving voltage during production and it will be within the specified range.
- Note 2: D/C, D0 to D5, D6, D7, E(\overline{RD}),R/W(\overline{WR}),\overline{CS1},C86,P/S,\overline{RES} terminals.
- Note 3: Do not display a fixed pattern for more than 30 min. because it may cause image sticking due to LCD characteristics. It is recommended to change display pattern frequently. If customer must fix display pattern on the screen, please consider to activate screen saver.
- Note 4: The expected lifetime of backlight is 15K hours at 25°C,RH45%, If=15mA/die. This is a presumption target, no experimental data support.

5.2 Timing Specifications

System Bus read/Write Characteristics 1 (For the 8080 Series MPU)

At Ta =
$$0$$
 °C to $+50$ °C, VDD = $+3.3V\pm5\%$, VSS = $0V$.

Table 6

Item	Signal	Symbol	Condition	Rat	ing	Units
item	Signal Symbo		Condition	Min.	Max.	Ullits
Address hold time		tAH8		0	–	
Address setup time	A0	tAW8		0	_	
System cycle time		tcyc8		240	_]
Enable L pulse width (WRITE)	WR	tcclw		80	_]
Enable H pulse width (WRITE)	1 VVK	t CCHW		80	_]
Enable L pulse width (READ)	RD	tCCLR		140	_	Ns
Enable H pulse width (READ)	ן אט	tCCHR		80]
WRITE Data setup time		tDS8		40	_]
WRITE Address hold time	D0 to D7	tDH8		0	_]
READ access time	D0 to D7	tACC8	CL = 100 pF	_	70]
READ Output disable time		t OH8	CL = 100 pF	5	50]

^{*1} The input signal rise time and fall time (tr, tr) is specified at 15 ns or less. When the system cycle time is extremely fast, $(tr + tr) \le (tcycs - tcchw - tcchw)$ for $(tr + tr) \le (tcycs - tcchw - tcchw)$ are specified.

^{*3} tcclw and tcclR are specified as the overlap between /CS1 being "L" (CS2 = "H") and /WR and /RD being at the "L" level.




Figure 4: The timing diagram of system bus read/write (For the 8080 Series MPU)

 $^{^{*}2}$ All timing is specified using 20% and 80% of VDD as the reference.

System Bus read/Write Characteristics 2 (For the 6800 Series MPU)

At Ta =0 °C to +50 °C, VDD = $+3.3V\pm5\%$, VSS = 0V.

Table 7

Itama	Cianal	Cymah al	Condition	Rating		Linita
Item	Signal	Symbol	Condition	Min.	Max.	Units
Address hold time		tAH6		0	_	
Address setup time	A0	tAW6		0	_	
System cycle time		tcyc6		240	_	
Enable L pulse width (WRITE)	WR	tewlw		80	_	
Enable H pulse width (WRITE)	VVK	tewhw		80	_	
Enable L pulse width (READ)	RD	tewlr		80	_	ns
Enable H pulse width (READ)	ן אט	tEWHR		140		
WRITE Data setup time		tDS6		40	_	
WRITE Address hold time	D0 to D7	tDH6		0	_	
READ access time	D0 to D7	tACC6	CL = 100 pF	_	70	
READ Output disable time		t OH6	CL = 100 pF	5	50	

^{*1} The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. When the system cycle time is extremely fast, (tr +tf) ≤ (tcγc6 - tewlw - tewhw) for (tr + tf) ≤ (tcγc6 - tewlr - tewhr) are specified.

^{*3} tewlw and tewlr are specified as the overlap between CS1 being "L" (CS2 = "H") and E.




Figure 5: The timing diagram of system bus read/write (For the 6800 Series MPU)

^{*2} All timing is specified using 20% and 80% of VDD as the reference.

Reset Timing

At Ta =0 °C to +50 °C, VDD = +3.3 $V\pm5\%$, VSS = 0V.

Table 8

Item	Signal	Symbol	Condition	,	Units		
item	Sigilal	Syllibol	Condition	Min.	Тур.	Max.	Ullits
Reset time		tr		_	_	1.0	us
Reset "L" pulse width	/RES	trw		1.0	_	_	us

^{*1} All timing is specified with 20% and 80% of $\mbox{\em VDD}$ as the standard.




Figure 6: Reset Timing

5.3. Command Table

Table 9

Command		Command Code										Function	
		/RD	/WR	D7	D6	D5	D4	D3	D2	D1	D0		
(1) Display ON/OFF	0	1	0	1	0	1	0	1	1	1	0 1	LCD display ON/OFF 0: OFF, 1: ON	
(2) Display start line set	0	1	0	0	1	Di	spla	ıy sta	art a	ddre	ess	Sets the display RAM display start line address	
(3) Page address set	0	1	0	1	0	1	1	Pa	ige a	addr	ess	Sets the display RAM page address	
(4) Column address set upper bit	0	1	0	0	0	0	1			_	cant Iress	Sets the most significant 4 bits of the display RAM column address.	
Column address set lower bit	0	1	0	0	0	0	0	Lea	ast s	ignif	icant Iress	Sets the least significant 4 bits of the display RAM column address.	
(5) Status read	0	0	1		St	atus		0	0	0	0	Reads the status data	
(6) Display data write	1	1	0			١	Nrit	e da	ta			Writes to the display RAM	
(7) Display data read	1	0	1			ı	Rea	d da	ta			Reads from the display RAM	
(8) ADC select	0	1	0	1	0	1	0	0	0	0	0 1	Sets the display RAM address SEG output correspondence 0: normal, 1: reverse	
(9) Display normal/ reverse	0	1	0	1	0	1	0	0	1	1	0 1	Sets the LCD display normal/ reverse 0: normal, 1: reverse	
(10) Display all points ON/OFF	0	1	0	1	0	1	0	0	1	0	0	Display all points 0: normal display 1: all points ON	
(11) LCD bias set	0	1	0	1	0	1	0	0	0	1	0	Sets the LCD drive voltage bias ratio 0: 1/9 bias, 1: 1/7 bias (ST7565P)	
(12) Read/modify/write	0	1	0	1	1	1	0	0	0	0	0	Column address increment At write: +1 At read: 0	
(13) End	0	1	0	1	1	1	0	1	1	1	0	Clear read/modify/write	
(14) Reset	0	1	0	1	1	1	0	0	0	1	0	Internal reset	
(15) Common output mode select	0	1	0	1	1	0	0	0	*	*	*	Select COM output scan direction 0: normal direction 1: reverse direction	
(16) Power control set	0	1	0	0	0	1	0	1		oera ode	ting	Select internal power supply operating mode	
(17) V0 voltage regulator internal resistor ratio set	0	1	0	0	0	1	0	0		esist atio	or	Select internal resistor ratio(Rb/Ra) mode	
(18) Electronic volume mode set Electronic volume register set	0	1	0	1 0	0	0 Ele	0 ctro	0 nic v	0 olur	0 ne v	1 ⁄alue	Set the V0 output voltage electronic volume register	
(19) Static indicator ON/OFF Static indicator	0	1	0	1	0	1	0	1	1	0	0	0: OFF, 1: ON	
register set				0	0	0	0	0	0	0	Mode	Set the flashing mode	
(20) Booster ratio set	0	1	0	1	1 0	1 0	1 0	1 0	0		0 p-up alue	select booster ratio 00: 2x,3x,4x 01: 5x 11: 6x	
(21) Power saver												Display OFF and display all points ON compound command	
(22) NOP	0	1	0	1	1	1	0	0	0	1	1	Command for non-operation	
(23) Test	0	1	0	1	1	1	1	*	*	*	*	Command for IC test. Do not use this command	

5.4 Initial code setting (for reference only)

Table 10

Description	Setting data
Reset	0xe2
LCD bias set	0xa3
ADC select	0xa0
Common output mode select	0xc8
V5 voltage regulator internal resistor ratio set	0x25
Electronic volume mode set	0x81
Electronic volume	0x13
Power control set	0x25
Display start line set	0x40
Page address set	0xb0
Column address upper bit set	0x10
Column address lower bit set	0x04
Display all point ON/OFF	0xa4
Display normal or reverse	0xa6

5.5 Reference circuit




Figure 7: Reference Circuit Diagram

6. Electro-Optical Characteristics

Table 11(B/L: Red)

Item	Symbol	Temp. Value				Unit	Condition	
		°C	Min.	Тур.	Max.	Omi	Condition	
Driving voltage	Vop	+25	-	8.75	-	V	Vop= optimum voltage	
Response time	Ton	+25	1	4119	4942	msec	Vop= Optimum voltage $\theta = 0^{\circ}, \ \phi = 0^{\circ}$	
	Toff		-	7087	9213			
Optimum viewing area Cr ≥ 2	θ1(6 o'clock)	+25	22	32	-	DEG	φ = 0°	Vop= Optimum voltage (Remark 1)
	θ2(12 o'clock)		15	22	-			
	\$\phi 1(3 o'clock)		14	20	-		$\theta = 0_{\circ}$	
	φ2(9 o'clock)		17	25	-			
Contrast ratio	Cr	+25	2.8	4	-	-	Vop = Optimum voltage $\theta = 0^{\circ}, \phi = 0^{\circ}$	
Transmittance		+25	14%	20%	-	_	Vop = Optimum voltage	

Remark 1: Due to hardware limitation, the maximum measurable angle is 50 $^{\rm O}$

Table 12(B/L: Green)

Itama	Cymala o l	Temp.	Value			Unit	Condition	
Item	Symbol	°C	Min.	Тур.	Max.	Unit	Condition	
Driving voltage	Vop	+25	-	8.76	-	V	Vop= optimum voltage	
Response time	Ton	+25	ı	5136	6677	msec	Vop= Optimum voltage $\theta = 0^{\circ}, \phi = 0^{\circ}$	
	Toff		-	4231	5500			
Optimum viewing area Cr ≥ 2	θ1(6 o'clock)	+25	21	30	-	DEG	φ = 0°	Vop= Optimum voltage (Remark 1)
	θ2(12 o'clock)		22	35	-			
	\$\phi 1(3 o'clock)		30	43	-		$\theta = 0_{\circ}$	
	φ2(9 o'clock)		20	28	-			
Contrast ratio	Cr	+25	2.8	4	-		Vop = Optimum voltage $\theta = 0^{\circ}, \phi = 0^{\circ}$	
						_		
Transmittance		+25	13%	19%	-	-	Vop = Optimum voltage	

Remark 1: Due to hardware limitation, the maximum measurable angle is 50 $^{\rm O}$

Table 13(B/L: Blue)

Τ.	G 1 1	Temp.	Value			TT **	G 1:4:	
Item	Symbol	°C	Min.	Тур.	Max.	Unit	Condition	
Driving voltage	Vop	+25	-	8.75	-	V	Vop= optimum voltage	
Response time	Ton	+25	-	8487	11033	msec	Vop= Optimum voltage	
	Toff		-	7314	9508		$\theta = 0^{\circ}, \phi = 0^{\circ}$	
Optimum viewing area Cr ≥ 2	θ1(6 o'clock)	+25	21	30	-	DEG	φ = 0°	Vop= Optimum voltage (Remark 1)
	θ2(12 o'clock)		28	40	-			
	\$\phi 1(3 o'clock)		28	40	-		$\theta = 0_{\circ}$	
	φ2(9 o'clock)		20	28	-			
Contrast ratio	Cr	+25	2.8	4	-	-	Vop = Optimum voltage $\theta = 0^{\circ}, \ \phi = 0^{\circ}$	
Transmittance		+25	12%	17%	-	-	Vop = Optimum voltage	

Remark 1: Due to hardware limitation, the maximum measurable angle is 50 $^{\rm O}$

6.1 ISO plot




Figure 9: B/L: Blue





Figure 8: B/L: Green

6.2 Optical Characteristics Definition


a.) Viewing Angle




b.) Contrast Ratio

B1 = segments luminance in case of non-selected waveform

B2 = segments luminance in case of selected waveform



c.) Response Time



,

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for batron manufacturer:

Other Similar products are found below:

BTHQ42005VSS-FSTF-LED WHITE BT22008VSMNLEDRED BT96040AV2-COG-FSTF-12-I2C BTHQ21605V-COG-FSRE-I2C